TimeQuest Timing Analyzer report for DE0_NANO
Thu Mar  2 17:51:03 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 43. Slow 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 61. Fast 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.46        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.7%      ;
;     Processor 3            ;  14.4%      ;
;     Processor 4            ;  12.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; SDC File List                                                                                  ;
+------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                              ; Status ; Read at                  ;
+------------------------------------------------------------+--------+--------------------------+
; Nios_sopc/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Mar  2 17:50:59 2017 ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.sdc       ; OK     ; Thu Mar  2 17:50:59 2017 ;
; DE0_NANO.sdc                                               ; OK     ; Thu Mar  2 17:50:59 2017 ;
+------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                          ; Targets                                                                           ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; altera_reserved_tck                                                           ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                 ; { altera_reserved_tck }                                                           ;
; CLOCK_50                                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                 ; { CLOCK_50 }                                                                      ;
; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ; Generated ; 20.000  ; 50.0 MHz  ; -0.192 ; 9.808  ; 50.00      ; 1         ; 1           ; -3.5  ;        ;           ;            ; false    ; CLOCK_50 ; sdram_pll_inst|altpll_component|auto_generated|pll1|inclk[0]                    ; { sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0] }                    ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; 45.41 MHz ; 45.41 MHz       ; CLOCK_50                                                                      ;      ;
; 54.67 MHz ; 54.67 MHz       ; altera_reserved_tck                                                           ;      ;
; 59.99 MHz ; 59.99 MHz       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.120 ; -204.722      ;
; CLOCK_50                                                                      ; -2.021  ; -10.157       ;
; altera_reserved_tck                                                           ; 40.854  ; 0.000         ;
+-------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                      ; 0.289 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.358 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.484 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                 ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.564 ; -202.691      ;
; CLOCK_50                                                                      ; 16.072 ; 0.000         ;
; altera_reserved_tck                                                           ; 48.028 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                 ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                           ; 1.254 ; 0.000         ;
; CLOCK_50                                                                      ; 1.992 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.813 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                      ; 9.484  ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.898 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.493 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -15.120 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 13.138     ;
; -15.041 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 13.059     ;
; -15.016 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 13.034     ;
; -15.016 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 13.043     ;
; -15.015 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 13.033     ;
; -14.995 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 13.013     ;
; -14.937 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.955     ;
; -14.937 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.964     ;
; -14.934 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.957     ;
; -14.925 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.943     ;
; -14.916 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.934     ;
; -14.912 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.939     ;
; -14.911 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.929     ;
; -14.911 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.938     ;
; -14.901 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.928     ;
; -14.894 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.917     ;
; -14.890 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.908     ;
; -14.889 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.907     ;
; -14.883 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.901     ;
; -14.882 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.900     ;
; -14.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.864     ;
; -14.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.239     ; 12.863     ;
; -14.838 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.856     ;
; -14.833 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.860     ;
; -14.822 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.849     ;
; -14.820 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.847     ;
; -14.820 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.838     ;
; -14.820 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.843     ;
; -14.814 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.837     ;
; -14.808 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.831     ;
; -14.807 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.825     ;
; -14.807 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.834     ;
; -14.803 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.821     ;
; -14.800 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.823     ;
; -14.796 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.823     ;
; -14.785 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.803     ;
; -14.785 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.812     ;
; -14.783 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.806     ;
; -14.783 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.806     ;
; -14.781 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.804     ;
; -14.780 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.803     ;
; -14.779 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.797     ;
; -14.779 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.806     ;
; -14.777 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.795     ;
; -14.775 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.802     ;
; -14.770 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.239     ; 12.789     ;
; -14.769 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.239     ; 12.788     ;
; -14.768 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.791     ;
; -14.767 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.239     ; 12.786     ;
; -14.764 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.782     ;
; -14.764 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.788     ;
; -14.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.784     ;
; -14.758 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.776     ;
; -14.753 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.771     ;
; -14.749 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.773     ;
; -14.743 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.766     ;
; -14.743 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.766     ;
; -14.741 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.768     ;
; -14.740 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.239     ; 12.759     ;
; -14.740 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 12.768     ;
; -14.740 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.763     ;
; -14.734 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.752     ;
; -14.734 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.761     ;
; -14.732 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.756     ;
; -14.731 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.755     ;
; -14.728 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.746     ;
; -14.720 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.744     ;
; -14.719 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.239     ; 12.738     ;
; -14.716 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.740     ;
; -14.715 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.742     ;
; -14.713 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.731     ;
; -14.710 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.733     ;
; -14.708 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.731     ;
; -14.702 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.720     ;
; -14.697 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.721     ;
; -14.696 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.723     ;
; -14.696 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.719     ;
; -14.695 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.722     ;
; -14.694 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.712     ;
; -14.694 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.717     ;
; -14.692 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.710     ;
; -14.692 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.716     ;
; -14.688 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX2[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.246     ; 12.700     ;
; -14.688 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.706     ;
; -14.687 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX2[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.246     ; 12.699     ;
; -14.681 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.704     ;
; -14.681 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.708     ;
; -14.677 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.700     ;
; -14.675 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.702     ;
; -14.674 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.240     ; 12.692     ;
; -14.674 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.697     ;
; -14.671 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.694     ;
; -14.670 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.697     ;
; -14.670 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.231     ; 12.697     ;
; -14.670 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 12.694     ;
; -14.669 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.692     ;
; -14.669 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.692     ;
; -14.666 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 12.689     ;
; -14.666 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.239     ; 12.685     ;
; -14.666 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 12.694     ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.021 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 22.309     ;
; -1.952 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 22.240     ;
; -1.816 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 22.104     ;
; -1.784 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 22.087     ;
; -1.570 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 21.873     ;
; -1.565 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 21.868     ;
; -1.471 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 21.765     ;
; -1.391 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 21.685     ;
; -1.253 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 21.547     ;
; -1.237 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 21.519     ;
; -1.155 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 21.437     ;
; -1.120 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 21.387     ;
; -1.053 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 21.320     ;
; -1.020 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 21.302     ;
; -0.931 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 21.198     ;
; -0.908 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 21.196     ;
; -0.839 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 21.127     ;
; -0.703 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 20.991     ;
; -0.632 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 20.935     ;
; -0.574 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.516     ;
; -0.494 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.436     ;
; -0.418 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 20.721     ;
; -0.413 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 20.716     ;
; -0.356 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 20.298     ;
; -0.330 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 20.246     ;
; -0.263 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 20.179     ;
; -0.141 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 20.057     ;
; -0.087 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 20.390     ;
; -0.080 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 20.362     ;
; -0.058 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 20.350     ;
; 0.002  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 20.280     ;
; 0.137  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 20.145     ;
; 0.178  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.759     ;
; 0.222  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 20.072     ;
; 0.247  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.690     ;
; 0.383  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.554     ;
; 0.584  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 19.683     ;
; 0.596  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 19.686     ;
; 0.840  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 19.083     ;
; 1.054  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 18.869     ;
; 1.055  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 19.237     ;
; 1.059  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 18.864     ;
; 1.065  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 19.238     ;
; 1.119  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.823     ;
; 1.151  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.791     ;
; 1.231  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.711     ;
; 1.344  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 18.578     ;
; 1.369  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.573     ;
; 1.374  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.542     ;
; 1.386  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 18.905     ;
; 1.401  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 18.516     ;
; 1.426  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 18.496     ;
; 1.468  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 18.449     ;
; 1.561  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 18.361     ;
; 1.590  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 18.327     ;
; 1.753  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 18.529     ;
; 1.758  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 18.545     ;
; 1.867  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.285      ;
; 1.867  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.285      ;
; 1.867  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.285      ;
; 1.867  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.285      ;
; 1.867  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.285      ;
; 1.867  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.285      ;
; 1.867  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.285      ;
; 1.867  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.285      ;
; 1.867  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.285      ;
; 1.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.263      ;
; 1.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.263      ;
; 1.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.263      ;
; 1.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.263      ;
; 1.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.263      ;
; 1.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.263      ;
; 1.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.263      ;
; 1.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.263      ;
; 1.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.263      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.903  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.249      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.925  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.227      ;
; 1.931  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.221      ;
; 1.931  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.221      ;
; 1.931  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.221      ;
; 1.931  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.221      ;
; 1.931  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.157      ; 8.221      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 9.326      ;
; 41.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 9.177      ;
; 41.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 9.139      ;
; 41.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 8.888      ;
; 42.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.913      ;
; 42.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.830      ;
; 44.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.181      ;
; 44.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.880      ;
; 44.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 5.352      ;
; 44.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.292      ;
; 44.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.281      ;
; 44.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.271      ;
; 44.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.208      ;
; 45.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.976      ;
; 45.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 4.873      ;
; 45.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 4.801      ;
; 45.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.675      ;
; 45.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.493      ;
; 46.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.167      ;
; 46.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 3.822      ;
; 46.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.769      ;
; 46.443 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.743      ;
; 47.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.148      ;
; 47.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.011      ;
; 47.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.895      ;
; 47.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.805      ;
; 47.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.615      ;
; 47.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.593      ;
; 47.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.523      ;
; 47.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.476      ;
; 47.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.359      ;
; 48.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.179      ;
; 48.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.172      ;
; 48.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.171      ;
; 48.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.073      ;
; 48.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.036      ;
; 48.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 1.839      ;
; 49.333 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 0.855      ;
; 92.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.721      ;
; 92.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.720      ;
; 92.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.567      ;
; 92.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.572      ;
; 92.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.571      ;
; 92.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.534      ;
; 92.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.533      ;
; 92.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.418      ;
; 92.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.380      ;
; 92.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.283      ;
; 92.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.282      ;
; 92.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.129      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.308      ;
; 93.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.307      ;
; 93.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.225      ;
; 93.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.224      ;
; 93.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.154      ;
; 93.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.071      ;
; 94.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.560      ;
; 94.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.518      ;
; 94.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.510      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.466      ;
; 94.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.391      ;
; 94.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.384      ;
; 94.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.384      ;
; 94.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.383      ;
; 94.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.382      ;
; 94.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.382      ;
; 94.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.375      ;
; 94.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.361      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.335      ;
; 94.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.325      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.299      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.314      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.313      ;
; 94.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.275      ;
; 94.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.275      ;
; 94.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.269      ;
; 94.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.229      ;
; 94.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.223      ;
; 94.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.223      ;
; 94.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.209      ;
; 94.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.218      ;
; 94.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.217      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.216      ;
; 94.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.207      ;
; 94.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.206      ;
; 94.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.197      ;
; 94.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.193      ;
; 94.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.189      ;
; 94.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.185      ;
; 94.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.167      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.860      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.864      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.868      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.871      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.867      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.872      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.869      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.873      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.874      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.872      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.873      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.877      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.873      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.875      ;
; 0.306 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.871      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.879      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.876      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.879      ;
; 0.308 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[24]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.877      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.877      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.879      ;
; 0.310 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.875      ;
; 0.310 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[28]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.877      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.880      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.876      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.885      ;
; 0.313 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.878      ;
; 0.313 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.878      ;
; 0.314 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.879      ;
; 0.316 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.881      ;
; 0.317 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.882      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.888      ;
; 0.321 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.886      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 0.880      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.897      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.905      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.895      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.898      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.907      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 0.888      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.899      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.902      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.901      ;
; 0.332 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[26]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.899      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 0.886      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.902      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.903      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.901      ;
; 0.335 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|writedata[14]                                                                                             ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.906      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.904      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.905      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.906      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.914      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.909      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a60~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.918      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 0.902      ;
; 0.348 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                       ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.580      ;
; 0.348 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.913      ;
; 0.349 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.914      ;
; 0.349 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.914      ;
; 0.349 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[22]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.918      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.921      ;
; 0.354 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[30]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.921      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.924      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|wr_address                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|wr_address                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.000                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_write                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.593      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.367 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|ir_out[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.599      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_229|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_229|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_226|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_226|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.484 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.717      ;
; 0.554 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.555 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.555 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.556 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.558 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.558 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.559 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.560 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.560 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.562 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.796      ;
; 0.563 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.797      ;
; 0.565 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.799      ;
; 0.566 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.800      ;
; 0.568 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.830      ;
; 0.571 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.833      ;
; 0.586 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.820      ;
; 0.647 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.909      ;
; 0.721 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.934      ;
; 0.732 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.599      ;
; 0.733 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.600      ;
; 0.736 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.969      ;
; 0.736 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.969      ;
; 0.737 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.969      ;
; 0.737 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.970      ;
; 0.738 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.970      ;
; 0.739 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.971      ;
; 0.797 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.031      ;
; 0.797 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.031      ;
; 0.830 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.830 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.064      ;
; 0.830 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.832 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.065      ;
; 0.837 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.071      ;
; 0.838 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.072      ;
; 0.839 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.073      ;
; 0.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.077      ;
; 0.845 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.849 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.085      ;
; 0.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.087      ;
; 0.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.087      ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.089      ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.089      ;
; 0.856 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.090      ;
; 0.862 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.094      ;
; 0.863 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.097      ;
; 0.864 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.097      ;
; 0.868 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.101      ;
; 0.875 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.108      ;
; 0.902 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.136      ;
; 0.902 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.136      ;
; 0.905 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.144      ;
; 0.916 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.150      ;
; 0.917 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.151      ;
; 0.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.174      ;
; 0.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.173      ;
; 0.942 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.175      ;
; 0.942 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.175      ;
; 0.947 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.181      ;
; 0.948 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.182      ;
; 0.949 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.183      ;
; 0.950 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.184      ;
; 0.951 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.185      ;
; 0.956 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.189      ;
; 0.956 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.189      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.191      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.192      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.191      ;
; 0.959 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.203      ;
; 0.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.204      ;
; 0.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.193      ;
; 0.965 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.199      ;
; 0.965 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.199      ;
; 0.965 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.199      ;
; 0.966 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.210      ;
; 0.967 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.211      ;
; 0.967 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.201      ;
; 0.967 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.201      ;
; 0.969 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.202      ;
; 0.974 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.207      ;
; 0.976 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.210      ;
; 0.976 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.210      ;
; 0.976 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.209      ;
; 0.978 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.244      ;
; 0.987 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.220      ;
; 0.988 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.221      ;
; 0.988 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.221      ;
; 0.993 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.226      ;
; 0.993 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.226      ;
; 1.021 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.255      ;
; 1.022 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.256      ;
; 1.024 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.262      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -4.564 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.340     ; 2.785      ;
; -4.564 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.340     ; 2.785      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.796      ;
; -4.214 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.796      ;
; -4.214 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.796      ;
; -4.214 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.786      ;
; -4.214 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.976     ; 2.799      ;
; -4.214 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.984     ; 2.791      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.981     ; 2.793      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.785      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.796      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.796      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.785      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.785      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.796      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.785      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.796      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.785      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.984     ; 2.790      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.791      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.785      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.796      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.796      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.796      ;
; -4.213 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.785      ;
; -4.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.970     ; 2.794      ;
; -4.194 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.959     ; 2.796      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.962     ; 2.787      ;
; -4.187 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.956     ; 2.792      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.072 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.662      ;
; 16.073 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.161     ; 3.658      ;
; 16.073 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 3.662      ;
; 16.073 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 3.659      ;
; 16.073 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 3.662      ;
; 16.073 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.661      ;
; 16.073 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 3.662      ;
; 16.073 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 3.662      ;
; 16.073 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 3.659      ;
; 16.106 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 3.587      ;
; 16.106 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 3.587      ;
; 16.126 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 3.569      ;
; 16.126 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 3.586      ;
; 16.126 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 3.586      ;
; 16.128 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 3.582      ;
; 16.128 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 3.582      ;
; 16.129 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.667      ;
; 16.129 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.667      ;
; 16.134 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.668      ;
; 16.134 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.670      ;
; 16.134 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.670      ;
; 16.143 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.676      ;
; 16.143 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.677      ;
; 16.143 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.662      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.672      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.672      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.676      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.676      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.672      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.676      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.676      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.675      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.673      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.673      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.672      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.674      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.673      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.674      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.675      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.675      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.674      ;
; 16.144 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.675      ;
; 16.149 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.666      ;
; 16.149 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.666      ;
; 16.149 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.649      ;
; 16.149 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.651      ;
; 16.149 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.649      ;
; 16.151 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.662      ;
; 16.151 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.662      ;
; 16.292 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.511      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.508      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.508      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.510      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.511      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.511      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.507      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.511      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.511      ;
; 16.295 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 3.468      ;
; 16.295 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 3.468      ;
; 16.315 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 3.450      ;
; 16.315 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.467      ;
; 16.315 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.467      ;
; 16.317 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.463      ;
; 16.317 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.463      ;
; 16.326 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.492      ;
; 16.330 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.472      ;
; 16.346 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.467      ;
; 16.346 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.467      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.691      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.691      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.691      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.691      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.691      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.691      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.691      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.691      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_valid_from_R                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.327      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_valid                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.327      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_exception                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.329      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.328      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_wr_dst_reg                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.328      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.328      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.328      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.328      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.328      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_shift_rot_right                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.329      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_force_src2_zero                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.327      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_retaddr                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.326      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_src2_use_imm                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.327      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.327      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_alu_sub                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.335      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_logic                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.329      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_uncond_cti_non_br                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.326      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_status_reg_pie                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.330      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|hbreak_enabled                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.330      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[7]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.330      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_src_imm5_shift_rot                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.329      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_logic_op[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.329      ;
; 16.580 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_logic_op[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.329      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.155      ;
; 48.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.155      ;
; 96.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.588      ;
; 96.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.588      ;
; 96.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.588      ;
; 96.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.588      ;
; 96.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.588      ;
; 96.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.588      ;
; 96.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.588      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.591      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.596      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.596      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.596      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.596      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.596      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.596      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.596      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.596      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.596      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.593      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.595      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_64|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_64|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_64|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_70|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_70|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_70|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.589      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.597      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.588      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.588      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.588      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.588      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.588      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.588      ;
; 96.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.588      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.507      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.539      ;
; 1.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.566      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.696      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.706      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.706      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.706      ;
; 1.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.719      ;
; 1.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.719      ;
; 1.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.719      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.750      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.750      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.750      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.750      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.750      ;
; 1.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.750      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.752      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.752      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.752      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.752      ;
; 1.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.752      ;
; 1.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.929      ;
; 1.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.929      ;
; 1.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.929      ;
; 1.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.929      ;
; 1.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.929      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.995      ;
; 2.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.245      ;
; 2.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.245      ;
; 2.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.245      ;
; 2.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.245      ;
; 2.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.245      ;
; 2.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.245      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 2.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.708      ;
; 3.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.386      ;
; 3.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.386      ;
; 3.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.386      ;
; 3.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.386      ;
; 3.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.386      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 2.620      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 2.620      ;
; 2.005 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.613      ;
; 2.005 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.613      ;
; 2.005 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.613      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.617      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.617      ;
; 2.017 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.620      ;
; 2.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.614      ;
; 2.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.614      ;
; 2.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.614      ;
; 2.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.614      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.608      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.609      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.610      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.607      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.608      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.609      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.609      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.608      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.613      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.621      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.621      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.616      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.624      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.616      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.622      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.622      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.626      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.622      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.622      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.622      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.624      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.624      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.623      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.620      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.625      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.625      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.625      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.625      ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 3.813 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.453     ; 2.606      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.814 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.459     ; 2.601      ;
; 3.819 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.456     ; 2.609      ;
; 3.828 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.467     ; 2.607      ;
; 3.838 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.608      ;
; 3.838 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.608      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.606      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.598      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.609      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.609      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.598      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.598      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.609      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.598      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.609      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.598      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.473     ; 2.612      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.482     ; 2.603      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.481     ; 2.604      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.598      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.609      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.609      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.609      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.598      ;
; 3.839 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.481     ; 2.604      ;
; 3.840 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.599      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 3.848 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.609      ;
; 4.205 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.853     ; 2.598      ;
; 4.205 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.853     ; 2.598      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 38.473 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; 50.96 MHz ; 50.96 MHz       ; CLOCK_50                                                                      ;      ;
; 61.69 MHz ; 61.69 MHz       ; altera_reserved_tck                                                           ;      ;
; 67.17 MHz ; 67.17 MHz       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                      ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -13.443 ; -181.590      ;
; CLOCK_50                                                                      ; 0.376   ; 0.000         ;
; altera_reserved_tck                                                           ; 41.895  ; 0.000         ;
+-------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                      ; 0.281 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.311 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.436 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.954 ; -175.016      ;
; CLOCK_50                                                                      ; 16.453 ; 0.000         ;
; altera_reserved_tck                                                           ; 48.284 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                           ; 1.138 ; 0.000         ;
; CLOCK_50                                                                      ; 1.776 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.355 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                      ; 9.484  ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.892 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.444 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -13.443 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.718     ;
; -13.371 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.646     ;
; -13.369 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.653     ;
; -13.354 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.629     ;
; -13.336 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.611     ;
; -13.335 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.610     ;
; -13.287 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.571     ;
; -13.282 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.557     ;
; -13.280 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.564     ;
; -13.279 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.554     ;
; -13.270 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.554     ;
; -13.263 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.538     ;
; -13.247 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.531     ;
; -13.247 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.522     ;
; -13.238 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.513     ;
; -13.229 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.504     ;
; -13.228 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.503     ;
; -13.227 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.502     ;
; -13.207 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.482     ;
; -13.203 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.487     ;
; -13.202 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.478     ;
; -13.198 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.482     ;
; -13.188 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.468     ;
; -13.188 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.472     ;
; -13.181 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.456     ;
; -13.174 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.449     ;
; -13.172 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.447     ;
; -13.168 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.448     ;
; -13.166 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.441     ;
; -13.160 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.444     ;
; -13.158 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.442     ;
; -13.148 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.432     ;
; -13.140 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.424     ;
; -13.140 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.415     ;
; -13.138 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.422     ;
; -13.138 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.413     ;
; -13.134 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.414     ;
; -13.131 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.406     ;
; -13.128 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.977     ; 11.409     ;
; -13.126 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.402     ;
; -13.126 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.401     ;
; -13.121 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.405     ;
; -13.121 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.396     ;
; -13.120 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.400     ;
; -13.119 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.395     ;
; -13.119 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.394     ;
; -13.116 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.392     ;
; -13.113 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 11.398     ;
; -13.113 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.389     ;
; -13.103 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.387     ;
; -13.102 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.377     ;
; -13.095 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.379     ;
; -13.094 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.370     ;
; -13.094 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.977     ; 11.375     ;
; -13.092 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.367     ;
; -13.091 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.371     ;
; -13.081 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.365     ;
; -13.080 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.977     ; 11.361     ;
; -13.079 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.359     ;
; -13.079 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.359     ;
; -13.078 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.362     ;
; -13.076 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.351     ;
; -13.073 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.348     ;
; -13.067 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.342     ;
; -13.066 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.346     ;
; -13.065 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.340     ;
; -13.063 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.338     ;
; -13.055 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.335     ;
; -13.054 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.329     ;
; -13.054 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.334     ;
; -13.053 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.337     ;
; -13.053 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.333     ;
; -13.052 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.332     ;
; -13.051 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.331     ;
; -13.051 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.335     ;
; -13.049 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.333     ;
; -13.047 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.977     ; 11.328     ;
; -13.046 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.977     ; 11.327     ;
; -13.044 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX2[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.986     ; 11.316     ;
; -13.041 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.325     ;
; -13.039 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.323     ;
; -13.038 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.974     ; 11.322     ;
; -13.038 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.314     ;
; -13.037 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 11.322     ;
; -13.037 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.313     ;
; -13.037 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.977     ; 11.318     ;
; -13.035 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 11.320     ;
; -13.034 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX2[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.986     ; 11.306     ;
; -13.033 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 11.318     ;
; -13.031 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.311     ;
; -13.030 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.306     ;
; -13.027 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.303     ;
; -13.025 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.305     ;
; -13.024 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.299     ;
; -13.024 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 11.309     ;
; -13.022 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.297     ;
; -13.019 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.983     ; 11.294     ;
; -13.019 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.977     ; 11.300     ;
; -13.018 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.982     ; 11.294     ;
; -13.018 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.978     ; 11.298     ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.376 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 19.883     ;
; 0.432 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 19.827     ;
; 0.550 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 19.709     ;
; 0.655 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 19.619     ;
; 0.837 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 19.437     ;
; 0.842 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 19.432     ;
; 0.962 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 19.303     ;
; 1.036 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 19.229     ;
; 1.063 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 19.189     ;
; 1.132 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 19.120     ;
; 1.155 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 19.110     ;
; 1.235 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 19.001     ;
; 1.251 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 19.001     ;
; 1.289 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 18.947     ;
; 1.346 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 18.913     ;
; 1.390 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 18.846     ;
; 1.402 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 18.857     ;
; 1.520 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 18.739     ;
; 1.661 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 18.613     ;
; 1.740 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 18.209     ;
; 1.814 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 18.135     ;
; 1.843 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 18.431     ;
; 1.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 18.426     ;
; 1.913 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 18.009     ;
; 1.933 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 18.016     ;
; 1.967 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 17.955     ;
; 2.068 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 17.854     ;
; 2.074 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 18.178     ;
; 2.129 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 18.134     ;
; 2.143 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 18.109     ;
; 2.166 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.279      ; 18.108     ;
; 2.262 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 17.990     ;
; 2.295 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 17.649     ;
; 2.351 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 17.593     ;
; 2.454 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 17.811     ;
; 2.469 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 17.475     ;
; 2.607 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.554      ;
; 2.607 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.554      ;
; 2.607 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.554      ;
; 2.607 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.554      ;
; 2.607 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.554      ;
; 2.607 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.554      ;
; 2.607 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.554      ;
; 2.607 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.554      ;
; 2.607 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.554      ;
; 2.625 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.536      ;
; 2.625 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.536      ;
; 2.625 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.536      ;
; 2.625 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.536      ;
; 2.625 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.536      ;
; 2.625 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.536      ;
; 2.625 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.536      ;
; 2.625 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.536      ;
; 2.625 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.536      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.694 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.467      ;
; 2.696 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.465      ;
; 2.696 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.465      ;
; 2.696 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.465      ;
; 2.696 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.465      ;
; 2.696 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.465      ;
; 2.696 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.465      ;
; 2.696 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.465      ;
; 2.696 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.465      ;
; 2.696 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.465      ;
; 2.703 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.458      ;
; 2.703 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.458      ;
; 2.703 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.458      ;
; 2.703 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.458      ;
; 2.703 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.458      ;
; 2.703 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.458      ;
; 2.703 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.458      ;
; 2.703 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.458      ;
; 2.703 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.458      ;
; 2.705 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 17.547     ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.712 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.449      ;
; 2.714 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.447      ;
; 2.714 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.447      ;
; 2.714 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.447      ;
; 2.714 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.447      ;
; 2.714 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.447      ;
; 2.714 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.447      ;
; 2.714 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 7.447      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 8.337      ;
; 42.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 8.183      ;
; 42.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 8.152      ;
; 42.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 7.904      ;
; 43.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 7.042      ;
; 43.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 6.970      ;
; 44.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.485      ;
; 45.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.217      ;
; 45.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.733      ;
; 45.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.737      ;
; 45.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.719      ;
; 45.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.672      ;
; 45.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.661      ;
; 45.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 4.407      ;
; 45.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.315      ;
; 45.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.256      ;
; 46.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.147      ;
; 46.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.962      ;
; 46.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.686      ;
; 46.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.383      ;
; 46.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.361      ;
; 46.902 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.334      ;
; 47.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.792      ;
; 47.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.709      ;
; 47.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.565      ;
; 47.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.514      ;
; 47.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.318      ;
; 47.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.296      ;
; 47.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.254      ;
; 48.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.215      ;
; 48.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.128      ;
; 48.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.942      ;
; 48.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.931      ;
; 48.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.930      ;
; 48.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.844      ;
; 48.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.815      ;
; 48.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.656      ;
; 49.482 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 0.753      ;
; 92.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.981      ;
; 92.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.981      ;
; 93.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.829      ;
; 93.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.820      ;
; 93.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.820      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.775      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.775      ;
; 93.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.668      ;
; 93.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.623      ;
; 93.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.541      ;
; 93.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.541      ;
; 93.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.389      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.657      ;
; 94.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.657      ;
; 94.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.585      ;
; 94.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.585      ;
; 94.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.505      ;
; 94.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.433      ;
; 94.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.987      ;
; 94.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.950      ;
; 94.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.942      ;
; 95.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.905      ;
; 95.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.826      ;
; 95.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.820      ;
; 95.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.820      ;
; 95.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.819      ;
; 95.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.819      ;
; 95.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.819      ;
; 95.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.812      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.799      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.785      ;
; 95.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.775      ;
; 95.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.774      ;
; 95.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.765      ;
; 95.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.737      ;
; 95.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.736      ;
; 95.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.729      ;
; 95.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.730      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.725      ;
; 95.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.724      ;
; 95.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.724      ;
; 95.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.724      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.707      ;
; 95.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.721      ;
; 95.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.719      ;
; 95.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.704      ;
; 95.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.703      ;
; 95.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.695      ;
; 95.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.691      ;
; 95.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.671      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.682      ;
; 95.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.678      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.794      ;
; 0.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.798      ;
; 0.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.803      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a72~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.808      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.804      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a36~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.809      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a8~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.806      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a8~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.807      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.810      ;
; 0.298 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[24]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.809      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a64~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.813      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.810      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a60~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.810      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a72~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.814      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.811      ;
; 0.301 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[28]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.811      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a60~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a64~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.817      ;
; 0.304 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.812      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.814      ;
; 0.305 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.813      ;
; 0.305 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.813      ;
; 0.305 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.812      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a32~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.819      ;
; 0.306 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.813      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a56~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.816      ;
; 0.307 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                        ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.814      ;
; 0.307 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.814      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a36~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.822      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a8~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.819      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.819      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.819      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                              ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a4~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 0.814      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[1]                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|wr_address                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|wr_address                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_request                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_request                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.819      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_write                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.327 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.332 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|ir_out[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.544      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_33j:auto_generated|counter_reg_bit[0]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_33j:auto_generated|counter_reg_bit[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.534      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_229|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_229|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_64|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_64|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_232|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_232|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_226|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_226|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.436 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.648      ;
; 0.496 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.709      ;
; 0.498 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.711      ;
; 0.499 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.712      ;
; 0.502 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.715      ;
; 0.503 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.716      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.744      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.505 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.718      ;
; 0.505 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.718      ;
; 0.505 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.745      ;
; 0.507 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.720      ;
; 0.509 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.722      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.736      ;
; 0.577 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.817      ;
; 0.660 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.544      ;
; 0.661 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.545      ;
; 0.671 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.864      ;
; 0.673 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.884      ;
; 0.674 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.885      ;
; 0.676 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.887      ;
; 0.682 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.892      ;
; 0.683 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.893      ;
; 0.684 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.894      ;
; 0.711 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.924      ;
; 0.711 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.924      ;
; 0.742 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.955      ;
; 0.742 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.747 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.748 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.749 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.750 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.963      ;
; 0.750 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.751 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.964      ;
; 0.752 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.965      ;
; 0.752 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.965      ;
; 0.753 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.965      ;
; 0.754 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.967      ;
; 0.755 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.967      ;
; 0.756 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.969      ;
; 0.757 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.969      ;
; 0.759 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.761 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.763 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.765 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.978      ;
; 0.766 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.770 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.982      ;
; 0.774 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.987      ;
; 0.779 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.992      ;
; 0.782 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.994      ;
; 0.784 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.996      ;
; 0.794 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.004      ;
; 0.805 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.018      ;
; 0.805 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.018      ;
; 0.820 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.038      ;
; 0.823 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.036      ;
; 0.823 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.036      ;
; 0.831 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.044      ;
; 0.831 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.043      ;
; 0.838 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.051      ;
; 0.838 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.050      ;
; 0.839 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.052      ;
; 0.841 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.053      ;
; 0.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.056      ;
; 0.845 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.058      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.058      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.059      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.061      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.061      ;
; 0.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.063      ;
; 0.852 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.065      ;
; 0.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.065      ;
; 0.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.065      ;
; 0.854 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.067      ;
; 0.857 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.070      ;
; 0.859 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.072      ;
; 0.859 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.071      ;
; 0.861 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.074      ;
; 0.866 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.078      ;
; 0.870 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.083      ;
; 0.870 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.083      ;
; 0.874 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.086      ;
; 0.881 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.093      ;
; 0.882 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.108      ;
; 0.882 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.108      ;
; 0.882 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.094      ;
; 0.883 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.095      ;
; 0.883 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.095      ;
; 0.884 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.096      ;
; 0.886 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.112      ;
; 0.886 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.112      ;
; 0.904 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.149      ;
; 0.914 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.127      ;
; 0.914 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.127      ;
; 0.930 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.142      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -3.954 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.053     ; 2.462      ;
; -3.954 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.053     ; 2.462      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.647 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.473      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.738     ; 2.462      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.738     ; 2.462      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.738     ; 2.462      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.738     ; 2.462      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.738     ; 2.462      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.738     ; 2.462      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.468      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.738     ; 2.462      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.738     ; 2.462      ;
; -3.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.468      ;
; -3.638 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.733     ; 2.466      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 2.473      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 2.473      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.470      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.474      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.474      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.474      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.474      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.476      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.474      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.474      ;
; -3.637 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.474      ;
; -3.627 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.717     ; 2.471      ;
; -3.620 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 2.473      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.464      ;
; -3.613 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.705     ; 2.469      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.453 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.297      ;
; 16.453 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.297      ;
; 16.453 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.297      ;
; 16.453 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.297      ;
; 16.453 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.297      ;
; 16.454 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.293      ;
; 16.454 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.293      ;
; 16.454 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.296      ;
; 16.454 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 3.294      ;
; 16.514 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.186     ; 3.197      ;
; 16.514 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.186     ; 3.197      ;
; 16.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.304      ;
; 16.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.301      ;
; 16.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.299      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.299      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.299      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.302      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.299      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.300      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.299      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.301      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.300      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.301      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.302      ;
; 16.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.302      ;
; 16.532 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.183     ; 3.182      ;
; 16.534 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 3.194      ;
; 16.534 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 3.194      ;
; 16.535 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 3.196      ;
; 16.535 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 3.196      ;
; 16.540 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.272      ;
; 16.540 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.272      ;
; 16.544 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.275      ;
; 16.545 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.276      ;
; 16.545 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.276      ;
; 16.554 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.267      ;
; 16.558 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.257      ;
; 16.558 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.259      ;
; 16.558 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.257      ;
; 16.560 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.269      ;
; 16.560 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.269      ;
; 16.561 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.271      ;
; 16.561 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.271      ;
; 16.680 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.132      ;
; 16.680 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.131      ;
; 16.680 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.134      ;
; 16.680 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.134      ;
; 16.680 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.134      ;
; 16.680 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.134      ;
; 16.680 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.134      ;
; 16.680 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.134      ;
; 16.681 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.130      ;
; 16.690 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.086      ;
; 16.690 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.086      ;
; 16.708 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.071      ;
; 16.710 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.083      ;
; 16.710 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.083      ;
; 16.711 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.085      ;
; 16.711 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.085      ;
; 16.712 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.117      ;
; 16.729 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.091      ;
; 16.745 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.084      ;
; 16.745 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.084      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 3.288      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 3.288      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 3.288      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 3.288      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 3.288      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 3.288      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 3.288      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 3.288      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_valid_from_R                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.976      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_valid                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.976      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_exception                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.977      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.976      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_wr_dst_reg                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.976      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.976      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.976      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.976      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.976      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_shift_rot_right                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.977      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_force_src2_zero                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.975      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_retaddr                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.975      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_src2_use_imm                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.976      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.975      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_alu_sub                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.983      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_logic                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.977      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_uncond_cti_non_br                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.975      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_status_reg_pie                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.978      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|hbreak_enabled                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.978      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_src_imm5_shift_rot                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.977      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_logic_op[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.977      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_logic_op[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.977      ;
; 16.939 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_invert_arith_src_msb                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.983      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.948      ;
; 48.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.948      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.192      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.192      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.192      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.192      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.192      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.192      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.192      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.192      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.192      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.189      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.187      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.187      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.187      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.180      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.180      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.180      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.191      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_134|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_134|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.187      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.187      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.187      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.187      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_161|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_161|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_161|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.186      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.190      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.339      ;
; 1.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.339      ;
; 1.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.339      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.363      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.403      ;
; 1.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.425      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.543      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.553      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.553      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.553      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.564      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.564      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.564      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.591      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.591      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.591      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.591      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.591      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.591      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.597      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.597      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.597      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.597      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.597      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.757      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.796      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.796      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.816      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.046      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.046      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.046      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.046      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.046      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.046      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.469      ;
; 2.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.044      ;
; 2.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.043      ;
; 2.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.043      ;
; 2.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.043      ;
; 2.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.043      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.776 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.341      ;
; 1.776 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.341      ;
; 1.791 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.336      ;
; 1.791 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.336      ;
; 1.791 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.336      ;
; 1.794 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.338      ;
; 1.794 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.338      ;
; 1.801 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.342      ;
; 2.119 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.336      ;
; 2.119 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.335      ;
; 2.119 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.332      ;
; 2.119 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.335      ;
; 2.119 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.329      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.336      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.330      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.330      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.337      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.338      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.331      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.338      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.332      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.338      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.331      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.331      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.338      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.331      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.331      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.331      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.331      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.332      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.332      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.337      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.337      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.337      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.337      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.337      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.337      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.341      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.343      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.343      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.343      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.343      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.341      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.343      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.341      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.343      ;
; 2.128 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.343      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.342      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.343      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.343      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.337      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.346      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.338      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.341      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.341      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.337      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.347      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.343      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.343      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.346      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.340      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.341      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.345      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.340      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.341      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.345      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.345      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.340      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.341      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.341      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.340      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.345      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.346      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.341      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.340      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.345      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.345      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.340      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.341      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.345      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.340      ;
; 2.129 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.341      ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.263     ; 2.325      ;
; 3.355 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.258     ; 2.330      ;
; 3.361 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.261     ; 2.333      ;
; 3.369 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.271     ; 2.331      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.279     ; 2.333      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.279     ; 2.333      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.330      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.334      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.334      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.334      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.334      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.276     ; 2.336      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.334      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.334      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.334      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.286     ; 2.326      ;
; 3.380 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.292     ; 2.321      ;
; 3.380 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.288     ; 2.325      ;
; 3.380 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.286     ; 2.327      ;
; 3.381 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.293     ; 2.321      ;
; 3.381 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.293     ; 2.321      ;
; 3.381 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.293     ; 2.321      ;
; 3.381 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.293     ; 2.321      ;
; 3.381 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.293     ; 2.321      ;
; 3.381 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.293     ; 2.321      ;
; 3.381 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.293     ; 2.321      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.389 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.333      ;
; 3.708 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.620     ; 2.321      ;
; 3.708 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.620     ; 2.321      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 38.637 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -9.052 ; -122.875      ;
; CLOCK_50                                                                      ; 5.646  ; 0.000         ;
; altera_reserved_tck                                                           ; 45.045 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                      ; 0.135 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.187 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.257 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.479 ; -110.159      ;
; CLOCK_50                                                                      ; 17.676 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.119 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                           ; 0.691 ; 0.000         ;
; CLOCK_50                                                                      ; 1.163 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.206 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                      ; 9.202  ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.934 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.296 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -9.052 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.533      ;
; -9.027 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.512      ;
; -9.007 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.488      ;
; -9.002 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.483      ;
; -8.993 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.474      ;
; -8.982 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.467      ;
; -8.977 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.462      ;
; -8.976 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.457      ;
; -8.967 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.452      ;
; -8.959 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.444      ;
; -8.956 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.437      ;
; -8.948 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.429      ;
; -8.943 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.424      ;
; -8.941 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.422      ;
; -8.936 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.417      ;
; -8.931 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.412      ;
; -8.929 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.410      ;
; -8.926 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.407      ;
; -8.922 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.407      ;
; -8.921 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.402      ;
; -8.917 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.402      ;
; -8.914 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.395      ;
; -8.914 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.399      ;
; -8.911 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.396      ;
; -8.909 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.394      ;
; -8.904 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.389      ;
; -8.903 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.770     ; 7.383      ;
; -8.896 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.381      ;
; -8.895 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.770     ; 7.375      ;
; -8.891 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.372      ;
; -8.888 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.369      ;
; -8.886 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.367      ;
; -8.886 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.367      ;
; -8.884 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.366      ;
; -8.882 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.367      ;
; -8.880 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.770     ; 7.360      ;
; -8.878 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.766     ; 7.362      ;
; -8.877 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.359      ;
; -8.875 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.357      ;
; -8.871 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.353      ;
; -8.870 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.351      ;
; -8.869 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.350      ;
; -8.869 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.350      ;
; -8.868 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.349      ;
; -8.866 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.347      ;
; -8.866 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.351      ;
; -8.865 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.346      ;
; -8.864 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.345      ;
; -8.862 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.343      ;
; -8.861 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.346      ;
; -8.859 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.764     ; 7.345      ;
; -8.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX2[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.773     ; 7.330      ;
; -8.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.334      ;
; -8.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.334      ;
; -8.852 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.764     ; 7.338      ;
; -8.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.333      ;
; -8.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.332      ;
; -8.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX2[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.773     ; 7.328      ;
; -8.850 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.764     ; 7.336      ;
; -8.850 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.331      ;
; -8.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.764     ; 7.332      ;
; -8.845 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.326      ;
; -8.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.329      ;
; -8.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.770     ; 7.324      ;
; -8.838 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.319      ;
; -8.837 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.322      ;
; -8.836 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.321      ;
; -8.836 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.321      ;
; -8.836 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.321      ;
; -8.836 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.318      ;
; -8.835 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.317      ;
; -8.832 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.317      ;
; -8.828 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.313      ;
; -8.827 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.770     ; 7.307      ;
; -8.827 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.770     ; 7.307      ;
; -8.825 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.307      ;
; -8.825 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.770     ; 7.305      ;
; -8.824 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.305      ;
; -8.824 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.305      ;
; -8.820 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.302      ;
; -8.819 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.300      ;
; -8.819 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.301      ;
; -8.818 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.766     ; 7.302      ;
; -8.818 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.300      ;
; -8.818 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.300      ;
; -8.817 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.298      ;
; -8.816 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.298      ;
; -8.815 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.297      ;
; -8.813 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.298      ;
; -8.813 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.294      ;
; -8.812 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.294      ;
; -8.810 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.766     ; 7.294      ;
; -8.808 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.290      ;
; -8.808 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.290      ;
; -8.805 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.286      ;
; -8.805 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.287      ;
; -8.804 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.286      ;
; -8.803 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.284      ;
; -8.801 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.768     ; 7.283      ;
; -8.800 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.769     ; 7.281      ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 5.646 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.848      ;
; 5.646 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.848      ;
; 5.646 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.848      ;
; 5.646 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.848      ;
; 5.646 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.848      ;
; 5.646 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.848      ;
; 5.646 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.848      ;
; 5.646 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.848      ;
; 5.646 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.848      ;
; 5.652 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.842      ;
; 5.652 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.842      ;
; 5.652 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.842      ;
; 5.652 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.842      ;
; 5.652 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.842      ;
; 5.652 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.842      ;
; 5.652 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.842      ;
; 5.652 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.842      ;
; 5.652 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.842      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.655 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[9] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.839      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.661 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[9] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.833      ;
; 5.697 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.797      ;
; 5.697 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.797      ;
; 5.697 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.797      ;
; 5.697 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.797      ;
; 5.697 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.797      ;
; 5.697 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.797      ;
; 5.697 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.797      ;
; 5.697 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.797      ;
; 5.697 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.797      ;
; 5.704 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.790      ;
; 5.704 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.790      ;
; 5.704 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.790      ;
; 5.704 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.790      ;
; 5.704 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.790      ;
; 5.704 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.790      ;
; 5.704 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.790      ;
; 5.704 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.790      ;
; 5.704 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.790      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.706 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[21] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[9] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.788      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.713 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[9] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.781      ;
; 5.721 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.778      ;
; 5.721 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.778      ;
; 5.721 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.778      ;
; 5.721 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.778      ;
; 5.721 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.778      ;
; 5.721 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.778      ;
; 5.721 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.778      ;
; 5.721 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.778      ;
; 5.721 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[23] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.778      ;
; 5.726 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.768      ;
; 5.726 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.768      ;
; 5.726 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.768      ;
; 5.726 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.768      ;
; 5.726 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.768      ;
; 5.726 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.768      ;
; 5.726 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.768      ;
; 5.726 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.768      ;
; 5.726 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[25] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.768      ;
; 5.727 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.772      ;
; 5.727 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.772      ;
; 5.727 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.772      ;
; 5.727 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.772      ;
; 5.727 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.772      ;
; 5.727 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[24] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.772      ;
+-------+-----------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 5.382      ;
; 45.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 5.363      ;
; 45.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 5.368      ;
; 45.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 5.211      ;
; 45.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.606      ;
; 45.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.567      ;
; 46.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.544      ;
; 47.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.377      ;
; 47.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.080      ;
; 47.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.047      ;
; 47.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.031      ;
; 47.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.996      ;
; 47.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.982      ;
; 47.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.862      ;
; 47.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.826      ;
; 47.652 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 2.759      ;
; 47.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.674      ;
; 47.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.581      ;
; 48.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.380      ;
; 48.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.169      ;
; 48.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.172      ;
; 48.270 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.156      ;
; 48.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.811      ;
; 48.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.640      ;
; 48.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.631      ;
; 48.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.609      ;
; 48.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.463      ;
; 48.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.453      ;
; 48.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.433      ;
; 49.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.411      ;
; 49.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.346      ;
; 49.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.267      ;
; 49.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.250      ;
; 49.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.240      ;
; 49.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.187      ;
; 49.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.164      ;
; 49.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.074      ;
; 49.953 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.473      ;
; 95.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.473      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.471      ;
; 95.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.454      ;
; 95.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.459      ;
; 95.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.452      ;
; 95.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.457      ;
; 95.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.379      ;
; 95.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.360      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.365      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.302      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.300      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.208      ;
; 96.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.697      ;
; 96.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.695      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.658      ;
; 96.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.656      ;
; 96.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.603      ;
; 96.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.564      ;
; 96.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.366      ;
; 96.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.337      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.331      ;
; 96.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.306      ;
; 96.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.196      ;
; 96.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.195      ;
; 96.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.191      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.162      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.138      ;
; 96.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.149      ;
; 96.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.148      ;
; 96.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.147      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.146      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.143      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.142      ;
; 96.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.138      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.133      ;
; 96.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.109      ;
; 96.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.116      ;
; 96.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.103      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.109      ;
; 96.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.108      ;
; 96.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.103      ;
; 96.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.078      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.073      ;
; 96.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.069      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.067      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.067      ;
; 96.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.066      ;
; 96.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.064      ;
; 96.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.062      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.058      ;
; 96.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.057      ;
; 96.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.052      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.462      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.466      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.469      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.467      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.468      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.468      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.468      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.470      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.475      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.474      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[24]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[28]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.480      ;
; 0.152 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|writedata[14]                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.477      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.493      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.484      ;
; 0.162 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[26]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.491      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.484      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.485      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.492      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.495      ;
; 0.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[30]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.498      ;
; 0.170 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[22]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.500      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.493      ;
; 0.171 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.494      ;
; 0.172 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.496      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.488      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.495      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a52~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.506      ;
; 0.175 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.499      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.502      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.505      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ram_block1a60~porta_address_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.513      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_write                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                        ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.191 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|ir_out[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_73|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_229|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_229|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.257 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.385      ;
; 0.296 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.301 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.446      ;
; 0.302 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.430      ;
; 0.303 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.447      ;
; 0.314 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.442      ;
; 0.340 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.484      ;
; 0.371 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.499      ;
; 0.372 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.500      ;
; 0.372 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.500      ;
; 0.374 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.385 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.511      ;
; 0.386 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.512      ;
; 0.388 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.514      ;
; 0.388 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.318      ;
; 0.389 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.319      ;
; 0.426 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.554      ;
; 0.426 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.554      ;
; 0.432 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.564      ;
; 0.445 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.571      ;
; 0.445 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.574      ;
; 0.446 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.575      ;
; 0.446 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.450 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.578      ;
; 0.451 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.579      ;
; 0.452 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.580      ;
; 0.455 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.584      ;
; 0.456 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.587      ;
; 0.458 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.587      ;
; 0.459 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.588      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.461 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.463 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.591      ;
; 0.464 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.593      ;
; 0.464 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.592      ;
; 0.464 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.592      ;
; 0.471 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.604      ;
; 0.471 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.600      ;
; 0.474 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.603      ;
; 0.486 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.614      ;
; 0.486 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.614      ;
; 0.489 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.617      ;
; 0.490 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.618      ;
; 0.508 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.637      ;
; 0.509 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.637      ;
; 0.511 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.640      ;
; 0.511 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.640      ;
; 0.513 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.641      ;
; 0.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.643      ;
; 0.516 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.644      ;
; 0.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.656      ;
; 0.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.656      ;
; 0.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.645      ;
; 0.518 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.657      ;
; 0.518 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.657      ;
; 0.518 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.646      ;
; 0.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.650      ;
; 0.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.650      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.652      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.524 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.653      ;
; 0.524 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.653      ;
; 0.525 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.670      ;
; 0.526 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.655      ;
; 0.527 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.655      ;
; 0.527 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.655      ;
; 0.529 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.657      ;
; 0.529 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.657      ;
; 0.529 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.657      ;
; 0.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.663      ;
; 0.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.659      ;
; 0.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.659      ;
; 0.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.658      ;
; 0.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.658      ;
; 0.531 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.660      ;
; 0.533 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.662      ;
; 0.534 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.663      ;
; 0.534 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.663      ;
; 0.537 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.666      ;
; 0.548 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.676      ;
; 0.549 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.677      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.400     ; 1.632      ;
; -2.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.400     ; 1.632      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.293 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.641      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.632      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.643      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.643      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.632      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.632      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.643      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.632      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.643      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.632      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.639      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.632      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.643      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.643      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.643      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.632      ;
; -2.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.638      ;
; -2.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.642      ;
; -2.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.642      ;
; -2.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 1.639      ;
; -2.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.210     ; 1.632      ;
; -2.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.645      ;
; -2.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.206     ; 1.636      ;
; -2.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.640      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.634      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.190     ; 1.641      ;
; -2.278 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.192     ; 1.639      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.676 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.162      ;
; 17.676 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.166      ;
; 17.676 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.164      ;
; 17.676 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.166      ;
; 17.676 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.166      ;
; 17.676 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 2.165      ;
; 17.676 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.166      ;
; 17.676 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.166      ;
; 17.676 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.164      ;
; 17.690 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 2.128      ;
; 17.690 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 2.128      ;
; 17.701 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 2.119      ;
; 17.702 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.172      ;
; 17.702 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.172      ;
; 17.704 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 2.127      ;
; 17.704 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 2.127      ;
; 17.705 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.129      ;
; 17.705 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.129      ;
; 17.706 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.174      ;
; 17.706 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.176      ;
; 17.706 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.176      ;
; 17.712 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.169      ;
; 17.713 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.163      ;
; 17.713 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.165      ;
; 17.713 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.163      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.170      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.170      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.171      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.174      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.174      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.170      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.174      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.174      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.174      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.173      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.172      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.171      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.172      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.170      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.173      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.172      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.175      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.173      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.173      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.173      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.172      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.173      ;
; 17.717 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.173      ;
; 17.717 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.173      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.063      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.063      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.087      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.087      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.088      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.089      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.089      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.089      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.085      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.089      ;
; 17.791 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.089      ;
; 17.802 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.054      ;
; 17.805 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.062      ;
; 17.805 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.062      ;
; 17.806 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.064      ;
; 17.806 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.064      ;
; 17.812 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.076      ;
; 17.813 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.068      ;
; 17.821 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.065      ;
; 17.821 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.065      ;
; 17.883 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.182      ;
; 17.883 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.182      ;
; 17.883 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.182      ;
; 17.883 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.182      ;
; 17.883 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.182      ;
; 17.883 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.182      ;
; 17.883 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.182      ;
; 17.883 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.182      ;
; 17.950 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_byte0_data[1]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.987      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_valid_from_R                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.981      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_valid                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.981      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_write                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_exception                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_wr_dst_reg                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_shift_logical                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.984      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_shift_rot                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.984      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_rot_right                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.984      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_shift_rot_right                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_force_src2_zero                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.980      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_src2_use_imm                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.981      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.980      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_alu_sub                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.986      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_logic                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.982      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_status_reg_pie                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.983      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|hbreak_enabled                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.983      ;
; 17.951 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[7]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.983      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.303      ;
; 49.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.303      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.134      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.140      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.140      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.140      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.140      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.140      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.140      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.140      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.140      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.140      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.131      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.135      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.140      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.140      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.140      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.140      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.140      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.140      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.140      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.140      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.140      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.141      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.139      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.132      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.132      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.132      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.132      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.132      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.132      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.132      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.137      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.137      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.811      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.811      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.811      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.877      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.937      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.937      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.937      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.960      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.968      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.968      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.968      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.968      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.968      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.968      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.099      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.099      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.099      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.099      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.099      ;
; 0.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.120      ;
; 0.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.120      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.127      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.265      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.265      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.265      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.265      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.265      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.265      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.529      ;
; 1.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.942      ;
; 1.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.945      ;
; 1.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.948      ;
; 1.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.948      ;
; 1.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1po:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_7f0d:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.948      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.163 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 1.497      ;
; 1.163 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 1.497      ;
; 1.166 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.495      ;
; 1.166 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.495      ;
; 1.168 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.495      ;
; 1.168 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.496      ;
; 1.168 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.495      ;
; 1.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.498      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.490      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.495      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.490      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.490      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.490      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.491      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.495      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.490      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.490      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.490      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.489      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.490      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.490      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.365 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.496      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.496      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.491      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.493      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.496      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.491      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.493      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.493      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.491      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.366 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.497      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.498      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.497      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.499      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.499      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.503      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.499      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.497      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.498      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.498      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.498      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.498      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.497      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.498      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.498      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.500      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.498      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.502      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.502      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.502      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.502      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.502      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.502      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.502      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.502      ;
; 1.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.502      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.500      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.500      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.494      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.495      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.502      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.495      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.498      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.498      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.494      ;
; 1.372 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.499      ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 2.206 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.492      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.485      ;
; 2.207 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.890     ; 1.490      ;
; 2.212 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.894     ; 1.491      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.898     ; 1.493      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.898     ; 1.493      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.490      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.494      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.494      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.494      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.908     ; 1.483      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.494      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.496      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.904     ; 1.487      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.489      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.494      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.494      ;
; 2.218 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.494      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.909     ; 1.483      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.909     ; 1.483      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.909     ; 1.483      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.909     ; 1.483      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.909     ; 1.483      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.909     ; 1.483      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.909     ; 1.483      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.903     ; 1.489      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.492      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.107     ; 1.483      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.107     ; 1.483      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 39.142 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                          ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                               ; -15.120  ; 0.135 ; -4.564   ; 0.691   ; 9.202               ;
;  CLOCK_50                                                                      ; -2.021   ; 0.135 ; 16.072   ; 1.163   ; 9.202               ;
;  altera_reserved_tck                                                           ; 40.854   ; 0.187 ; 48.028   ; 0.691   ; 49.296              ;
;  u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.120  ; 0.257 ; -4.564   ; 2.206   ; 14.892              ;
; Design-wide TNS                                                                ; -214.879 ; 0.0   ; -202.691 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                      ; -10.157  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                           ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -204.722 ; 0.000 ; -202.691 ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 9071         ; 0          ; 90       ; 3        ;
; CLOCK_50                                                                      ; altera_reserved_tck                                                           ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                           ; CLOCK_50                                                                      ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; > 2147483647 ; 95         ; 6339     ; 0        ;
; CLOCK_50                                                                      ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19           ; 11467586   ; 0        ; 0        ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 31155985     ; 0          ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 9071         ; 0          ; 90       ; 3        ;
; CLOCK_50                                                                      ; altera_reserved_tck                                                           ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                           ; CLOCK_50                                                                      ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; > 2147483647 ; 95         ; 6339     ; 0        ;
; CLOCK_50                                                                      ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19           ; 11467586   ; 0        ; 0        ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 31155985     ; 0          ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                           ; 564        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                      ; 1274       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 48         ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                           ; 564        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                      ; 1274       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 48         ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 142   ; 142  ;
; Unconstrained Output Ports      ; 67    ; 67   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                        ; Clock                                                                         ; Type      ; Status      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; Base      ; Constrained ;
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; Base      ; Constrained ;
; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ; Generated ; Constrained ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Mar  2 17:50:58 2017
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sdram_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase -3.46 -duty_cycle 50.00 -name {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.120            -204.722 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.021             -10.157 CLOCK_50 
    Info (332119):    40.854               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):     0.484               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.564            -202.691 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.072               0.000 CLOCK_50 
    Info (332119):    48.028               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.254               0.000 altera_reserved_tck 
    Info (332119):     1.992               0.000 CLOCK_50 
    Info (332119):     3.813               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 CLOCK_50 
    Info (332119):    14.898               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.493               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 38.473 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.443
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.443            -181.590 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.376               0.000 CLOCK_50 
    Info (332119):    41.895               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.436               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.954            -175.016 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.453               0.000 CLOCK_50 
    Info (332119):    48.284               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.138               0.000 altera_reserved_tck 
    Info (332119):     1.776               0.000 CLOCK_50 
    Info (332119):     3.355               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 CLOCK_50 
    Info (332119):    14.892               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.444               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 38.637 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.052            -122.875 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.646               0.000 CLOCK_50 
    Info (332119):    45.045               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 altera_reserved_tck 
    Info (332119):     0.257               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.479            -110.159 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.676               0.000 CLOCK_50 
    Info (332119):    49.119               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.691               0.000 altera_reserved_tck 
    Info (332119):     1.163               0.000 CLOCK_50 
    Info (332119):     2.206               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.202               0.000 CLOCK_50 
    Info (332119):    14.934               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.296               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 39.142 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Thu Mar  2 17:51:03 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


