# Full-Adder
This repository consists of the RTL design and related essentials of Full Adder written in Verilog.
