BDEPEND=>=dev-vcs/git-1.8.2.1[curl]
DEFINED_PHASES=compile configure install prepare unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
INHERIT=git-r3
LICENSE=ISC
PROPERTIES=live
SLOT=0
SRC_URI=https://github.com/YosysHQ/abc/archive/354d302fefa532194cf9114dcc420434a406a074.tar.gz -> abc-354d302fefa532194cf9114dcc420434a406a074.tar.gz
_eclasses_=git-r3	97f7f638070d17e4c2b6542589bb4575
_md5_=5286fceafa01098227f0b6d4c2213db4
