{"John P. Hayes": [0, ["An experimental MOS fault simulation program CSASIM", ["Masato Kawai", "John P. Hayes"], "http://dl.acm.org/citation.cfm?id=800766", 8, "dac", 1984]], "Prasad Subramaniam": [0, ["The second generation motis mixed-mode simulator", ["Chin-Fu Chen", "Chi-Yuan Lo", "Hao N. Nham", "Prasad Subramaniam"], "http://dl.acm.org/citation.cfm?id=800767", 8, "dac", 1984]], "Vishwani D. Agrawal": [0, ["STAFAN: An alternative to fault simulation", ["Sunil K. Jain", "Vishwani D. Agrawal"], "http://dl.acm.org/citation.cfm?id=800768", 6, "dac", 1984]], "Donald M. Schuler": [0, ["THEMIS logic simulator - a mix mode, multi-level, hierarchical, interactive digital circuit simulator", ["Mahesh H. Doshi", "Roderick B. Sullivan", "Donald M. Schuler"], "http://dl.acm.org/citation.cfm?id=800769", 8, "dac", 1984]], "Guy Dupenloup": [0, ["A wire routing scheme for double-layer cell arrays", ["Guy Dupenloup"], "http://dl.acm.org/citation.cfm?id=800770", 6, "dac", 1984]], "Takeshi Yoshimura": [0, ["An efficient channel router", ["Takeshi Yoshimura"], "http://dl.acm.org/citation.cfm?id=800771", 7, "dac", 1984]], "Gary W. Clow": [0, ["A global routing algorithm for general cells", ["Gary W. Clow"], "http://dl.acm.org/citation.cfm?id=800772", 7, "dac", 1984]], "Charles H. Ng": [0, ["A symbolic-interconnect router for custom IC design", ["Charles H. Ng"], "http://dl.acm.org/citation.cfm?id=800773", 7, "dac", 1984]], "Mario Lanca": [0, ["HARPA: A hierarchical multi-level hardware description language", ["Pedro Veiga", "Mario Lanca"], "http://dl.acm.org/citation.cfm?id=800774", 7, "dac", 1984]], "Nguyen H. Duyet": [0, ["ADL: An algorithmic design language for integrated circuit synthesis", ["W. H. Evans", "Jean-Claude Ballegeer", "Nguyen H. Duyet"], "http://dl.acm.org/citation.cfm?id=800775", 7, "dac", 1984]], "Masahiro Tomita": [0, ["A symbolic functional description language", ["Gotaro Odawara", "Jun Sato", "Masahiro Tomita"], "http://dl.acm.org/citation.cfm?id=800776", 8, "dac", 1984]], "Jeanne Wiseman": [0, ["Block description language (BDL): A structural description language", ["Eric Slutz", "Glen Okita", "Jeanne Wiseman"], "http://dl.acm.org/citation.cfm?id=800777", 5, "dac", 1984]], "Daniel D. Gajski": [0, ["Silicon compilers and expert systems for VLSI", ["Daniel D. Gajski"], "http://dl.acm.org/citation.cfm?id=800778", 2, "dac", 1984], ["Microprocessor synthesis", ["Vijay K. Raj", "Barry M. Pangrle", "Daniel D. Gajski"], "http://dl.acm.org/citation.cfm?id=800879", 3, "dac", 1984]], "M. Leddell": [0, ["Workshop introduction to gate array placement and routing packages", ["Frederick Hinchliffe II", "R. V. Alessi", "J. Bunik", "P. Catapano", "M. Kubota", "R. H. Dean", "E. Dorsey", "M. Leddell"], "http://dl.acm.org/citation.cfm?id=800779", 0, "dac", 1984]], "Ramautar Sharma": [0, ["A technology independent MOS multiplier generator", ["Kung-chao Chu", "Ramautar Sharma"], "http://dl.acm.org/citation.cfm?id=800780", 8, "dac", 1984]], "Mohamed I. Elmasry": [0, ["The icewater language and interpreter", ["Patrick A. D. Powell", "Mohamed I. Elmasry"], "http://dl.acm.org/citation.cfm?id=800781", 5, "dac", 1984]], "Daniel Gajski": [0, ["Cell compilation with constraints", ["Chidchanok Lursinsap", "Daniel Gajski"], "http://dl.acm.org/citation.cfm?id=800782", 6, "dac", 1984]], "George D. M. Ross": [0, ["Efficient implementation of experimental design systems", ["George D. M. Ross"], "http://dl.acm.org/citation.cfm?id=800783", 0, "dac", 1984]], "Martin Hardwick": [0, ["Extending the relational database data model for design applications", ["Martin Hardwick"], "http://dl.acm.org/citation.cfm?id=800784", 7, "dac", 1984]], "Raymond A. Lorie": [0, ["The structure and operation of a relational database system in a cell-oriented integrated circuit design system", ["Lee A. Hollaar", "Brent E. Nelson", "Tony M. Carter", "Raymond A. Lorie"], "http://dl.acm.org/citation.cfm?id=800785", 9, "dac", 1984]], "Christopher Kingsley": [0, ["A hiererachical, error-tolerant compactor", ["Christopher Kingsley"], "http://dl.acm.org/citation.cfm?id=800786", 7, "dac", 1984]], "Manfred Wiesel": [0, ["Chip layout optimization using critical path weighting", ["Alfred E. Dunlop", "Vishwani D. Agrawal", "David N. Deutsch", "M. F. Jukl", "Patrick Kozak", "Manfred Wiesel"], "http://dl.acm.org/citation.cfm?id=800787", 4, "dac", 1984]], "Hajimu Mori": [0, ["Interactive compaction router for VLSI layout", ["Hajimu Mori"], "http://dl.acm.org/citation.cfm?id=800788", 7, "dac", 1984]], "Edward P. Stabler": [0, ["Computer aided design (CAD) using logic programming", ["Paul W. Horstmann", "Edward P. Stabler"], "http://dl.acm.org/citation.cfm?id=800789", 8, "dac", 1984]], "George S. Taylor": [0, ["Magic: A VLSI layout system", ["John K. Ousterhout", "Gordon T. Hamachi", "Robert N. Mayo", "Walter S. Scott", "George S. Taylor"], "http://dl.acm.org/citation.cfm?id=800790", 8, "dac", 1984]], "John K. Ousterhout": [0, ["Magic's incremental design-rule checker", ["George S. Taylor", "John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800791", 6, "dac", 1984], ["Plowing: Interactive stretching and compaction in magic", ["Walter S. Scott", "John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800792", 7, "dac", 1984], ["A switchbox router with obstacle avoidance", ["Gordon T. Hamachi", "John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800793", 7, "dac", 1984], ["Switch-level delay models for digital MOS VLSI", ["John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800851", 7, "dac", 1984]], "Hassan K. Reghbati": [0, ["Test generation for LSI: A case study", ["Magdy S. Abadir", "Hassan K. Reghbati"], "http://dl.acm.org/citation.cfm?id=800794", 16, "dac", 1984]], "Rodney Van Meter": [0, ["An approach to the testing of microprocessors", ["Mark G. Karpovsky", "Rodney Van Meter"], "http://dl.acm.org/citation.cfm?id=800795", 7, "dac", 1984]], "Tom W. Williams": [0, ["Chip partitioning aid: A design technique for partitionability and testability in VLSI", ["Subrata Dasgupta", "M. C. Graf", "Robert A. Rasmussen", "Ron G. Walther", "Tom W. Williams"], "http://dl.acm.org/citation.cfm?id=800796", 6, "dac", 1984]], "Erwin Trischler": [0, ["An integrated design for testability and automatic test pattern generation system: An overview", ["Erwin Trischler"], "http://dl.acm.org/citation.cfm?id=800797", 7, "dac", 1984]], "Ralph K. Cavin III": [0, ["Introduction to the SRC design sciences program", ["Ralph K. Cavin III"], "http://dl.acm.org/citation.cfm?id=800798", 2, "dac", 1984]], "R. Smith": [0, ["Basic turorial layout tools - what really is there", ["R. Smith"], "http://dl.acm.org/citation.cfm?id=800799", 0, "dac", 1984]], "Etienne Grandjean": [0, ["Ergonomic studies in computer aided design", ["Gerard H. van der Heiden", "Etienne Grandjean"], "http://dl.acm.org/citation.cfm?id=800800", 8, "dac", 1984]], "Kanji Hirabayashi": [0, ["Functional verification of memory circuits from mask artwork data", ["Masahiko Kawamura", "Haruo Takagi", "Kanji Hirabayashi"], "http://dl.acm.org/citation.cfm?id=800801", 7, "dac", 1984]], "K. Clark Jr.": [0, ["The scan line approach to design rules checking: Computational experiences", ["P. T. Chapman", "K. Clark Jr."], "http://dl.acm.org/citation.cfm?id=800802", 7, "dac", 1984]], "Sartaj Sahni": [0, ["A systolic design rule checker", ["Rajiv Kane", "Sartaj Sahni"], "http://dl.acm.org/citation.cfm?id=800803", 8, "dac", 1984]], "George J. Milne": [0, ["A model for hardware description and verification", ["George J. Milne"], "http://dl.acm.org/citation.cfm?id=800804", 7, "dac", 1984]], "J. J. Mercier": [0, ["A model for non interpreted structures of logical systems", ["R. Alali", "C. Durante", "J. J. Mercier"], "http://dl.acm.org/citation.cfm?id=800805", 7, "dac", 1984]], "Karl J. Lieberherr": [0, ["Towards a standard hardware description language", ["Karl J. Lieberherr"], "http://dl.acm.org/citation.cfm?id=800806", 8, "dac", 1984], ["Parameterized random testing", ["Karl J. Lieberherr"], "http://dl.acm.org/citation.cfm?id=800847", 7, "dac", 1984]], "Curtis H. Parks": [0, ["IGES as an interchange format for integrated circuit design", ["Curtis H. Parks"], "http://dl.acm.org/citation.cfm?id=800807", 2, "dac", 1984]], "Barry Jackson": [0, ["A designing system for multi-family housing", ["Barry Jackson"], "http://dl.acm.org/citation.cfm?id=800808", 7, "dac", 1984]], "Lloyd Wilkins": [0, ["Module design verification system", ["Lloyd Wilkins"], "http://dl.acm.org/citation.cfm?id=800809", 6, "dac", 1984]], "Lynne A. Price": [0, ["Studying the mouse for CAD systems", ["Lynne A. Price"], "http://dl.acm.org/citation.cfm?id=800810", 6, "dac", 1984]], "Reeni Goldin": [0, ["Amoeba: A symbolic VLSI layout system", ["Mikhail Lotvin", "Belinda Juran", "Reeni Goldin"], "http://dl.acm.org/citation.cfm?id=800811", 7, "dac", 1984]], "Mark L. Sabiers": [0, ["ARIES: A workstation based, schematic driven system for circuit design", ["William H. Kao", "Mohammad H. Movahed-Ezazi", "Mark L. Sabiers"], "http://dl.acm.org/citation.cfm?id=800812", 7, "dac", 1984]], "Michael M. Tong": [0, ["A high level synthesis tool for MOS chip design", ["Jean-Pierre Dussault", "Chi-Chang Liaw", "Michael M. Tong"], "http://dl.acm.org/citation.cfm?id=800813", 7, "dac", 1984]], "Daniel P. Siewiorek": [0, ["Emerald: A bus style designer", ["Chia-Jeng Tseng", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=800814", 7, "dac", 1984]], "Koichiro Ishihara": [0, ["Polaris: Polarity propagation algorithm for combinational logic synthesis", ["T. Shinsha", "T. Kubo", "M. Hikosaka", "K. Akiyama", "Koichiro Ishihara"], "http://dl.acm.org/citation.cfm?id=800815", 7, "dac", 1984]], "Mitch J. Mlinar": [0, ["A general methodology for synthesis and verification of register-transfer designs", ["Alice C. Parker", "Fadi J. Kurdahi", "Mitch J. Mlinar"], "http://dl.acm.org/citation.cfm?id=800816", 7, "dac", 1984]], "Anthony P. Ambler": [0, ["Ultimate: A hardware logic simulation engine", ["M. E. Glazier", "Anthony P. Ambler"], "http://dl.acm.org/citation.cfm?id=800817", 7, "dac", 1984]], "C. T. Flanagan": [0, ["Oracle - a simulator for Bipolar and MOS IC design", ["Manuel A. dAbreu", "K. L. Cheong", "C. T. Flanagan"], "http://dl.acm.org/citation.cfm?id=800818", 7, "dac", 1984]], "A. Richard Newton": [0, ["A multiprocessor implementation of relaxation-based electrical circuit simulation", ["Jeffrey T. Deutsch", "A. Richard Newton"], "http://dl.acm.org/citation.cfm?id=800819", 8, "dac", 1984]], "J. C. Ballegeer": [0, ["Micro-computer oriented algorithms for delay evaluation of MOS gates", ["Daniel Etiemble", "V. Adeline", "Nguyen H. Duyet", "J. C. Ballegeer"], "http://dl.acm.org/citation.cfm?id=800820", 7, "dac", 1984]], "John C. Foster": [0, ["A unified CAD system for electronic design", ["John C. Foster"], "http://dl.acm.org/citation.cfm?id=800821", 5, "dac", 1984]], "Richard N. Talmadge": [0, ["Engineering design aspects", ["Herbert Y. Chang", "Richard N. Talmadge"], "http://dl.acm.org/citation.cfm?id=800822", 4, "dac", 1984]], "Charles W. Rosenthal": [0, ["Physical design and manufacturing information aspects aspects of the AT & T bell laboratories CAD system", ["Charles W. Rosenthal"], "http://dl.acm.org/citation.cfm?id=800823", 10, "dac", 1984]], "D. H. Edwards": [0, ["Users view", ["John Colton", "Frank E. Swiatek", "D. H. Edwards"], "http://dl.acm.org/citation.cfm?id=800824", 0, "dac", 1984]], "D. Kalbarsh": [0, ["Workshop the semi-custom revolution: How to thrive or survive", ["A. Zingale", "F. Kohn", "F. Lynch", "D. Kalbarsh"], "http://dl.acm.org/citation.cfm?id=800825", 0, "dac", 1984]], "Frederick Hinchliffe II": [0, ["Commercial gate array physical design automation packages", ["Frederick Hinchliffe II"], "http://dl.acm.org/citation.cfm?id=800826", 2, "dac", 1984]], "Yoji Kajitani": [0, ["The channel expansion problem in layout design", ["Rachel R. Chen", "Yoji Kajitani"], "http://dl.acm.org/citation.cfm?id=800827", 4, "dac", 1984]], "Bill D. Richard": [0, ["A standard cell initial placement strategy", ["Bill D. Richard"], "http://dl.acm.org/citation.cfm?id=800828", 7, "dac", 1984]], "Michael Palczewski": [0, ["Performance of algorithms for initial placement", ["Michael Palczewski"], "http://dl.acm.org/citation.cfm?id=800829", 6, "dac", 1984]], "John Alan Roach": [0, ["The rectangle placement language", ["John Alan Roach"], "http://dl.acm.org/citation.cfm?id=800830", 7, "dac", 1984]], "Tom M. Mitchell": [0, ["A knowledge based approach to VLSI CAD the redesign system", ["Louis I. Steinberg", "Tom M. Mitchell"], "http://dl.acm.org/citation.cfm?id=800831", 7, "dac", 1984]], "Van E. Kelly": [0, ["The CRITTER system: Automated critiquing of digital circuit designs", ["Van E. Kelly"], "http://dl.acm.org/citation.cfm?id=800832", 7, "dac", 1984]], "Chang L. Liu": [0, ["A branch and bound algorithm for optimal pla folding", ["J. L. Lewandowski", "Chang L. Liu"], "http://dl.acm.org/citation.cfm?id=800833", 8, "dac", 1984]], "R. G. Pfister": [0, ["A VLSI FSM design system", ["M. J. Meyer", "Prathima Agrawal", "R. G. Pfister"], "http://dl.acm.org/citation.cfm?id=800834", 7, "dac", 1984]], "Brian Mathies": [0, ["The semi-automatic generation of processing element control paths for highly parallel machines", ["Theodore Sabety", "David Elliot Shaw", "Brian Mathies"], "http://dl.acm.org/citation.cfm?id=800835", 6, "dac", 1984]], "Vincent J. Freund Jr.": [0, ["Managing a large volume of design/manufacturing/test data in a chip and module factory", ["Vincent J. Freund Jr."], "http://dl.acm.org/citation.cfm?id=800836", 5, "dac", 1984]], "A. Kurylo": [0, ["MINUPROX - an advanced proximity correction technique for the IBM EL-2 electron beam tool", ["W. J. Guillaume", "A. Kurylo"], "http://dl.acm.org/citation.cfm?id=800837", 2, "dac", 1984]], "R. M. Peters": [0, ["An automated system for testing LSI memory chips", ["H. D. Schnurmann", "L. J. Vidunas", "R. M. Peters"], "http://dl.acm.org/citation.cfm?id=800838", 5, "dac", 1984]], "Stephen Nachtsheim": [0, ["The Intel design automation system", ["Stephen Nachtsheim"], "http://dl.acm.org/citation.cfm?id=800839", 7, "dac", 1984]], "Judy Owen": [0, ["The engineering design environment", ["Kirk Sherhart", "Mark Vershel", "Judy Owen"], "http://dl.acm.org/citation.cfm?id=800840", 7, "dac", 1984]], "David Wimp": [0, ["Functional design verification by multi-level simulation", ["Kit Tham", "Rob Willoner", "David Wimp"], "http://dl.acm.org/citation.cfm?id=800841", 6, "dac", 1984]], "You-Pang Wei": [0, ["Performance verification of circuits", ["Jerry Mar", "You-Pang Wei"], "http://dl.acm.org/citation.cfm?id=800842", 5, "dac", 1984]], "Todd J. Wagner": [0, ["Hierarchical layout verification", ["Todd J. Wagner"], "http://dl.acm.org/citation.cfm?id=800843", 6, "dac", 1984]], "Raoul Velazco": [0, ["Taking into account asynchronous signals in functional test of complex circuits", ["Catherine Bellon", "Raoul Velazco"], "http://dl.acm.org/citation.cfm?id=800844", 7, "dac", 1984]], "Catherine Bellon": [0, ["VLSI test expertise system using a control flow model", ["Gabriele Saucier", "Catherine Bellon"], "http://dl.acm.org/citation.cfm?id=800845", 7, "dac", 1984]], "Sunil K. Jain": [0, ["A gate level model for CMOS combinational logic circuits with application to fault detection", ["Sudhakar M. Reddy", "Vishwani D. Agrawal", "Sunil K. Jain"], "http://dl.acm.org/citation.cfm?id=800846", 6, "dac", 1984]], "Tonysheng Lin": [0, ["Functional testing techniques for digital LSI/VLSI systems", ["Stephen Y. H. Su", "Tonysheng Lin"], "http://dl.acm.org/citation.cfm?id=800848", 12, "dac", 1984]], "Lennox Hoyte": [0, ["Delay and power optimization in VLSI circuits", ["Lance A. Glasser", "Lennox Hoyte"], "http://dl.acm.org/citation.cfm?id=800849", 7, "dac", 1984]], "G. Wikle": [0, ["IDA: Interconnect delay analysis for integrated circuits", ["Aart J. de Geus", "J. B. Reed", "M. Rekhson", "G. Wikle"], "http://dl.acm.org/citation.cfm?id=800850", 6, "dac", 1984]], "Hideki Fukuda": [0, ["An MOS digital network model on a modified thevenin equivalent for logic simulation", ["Tsuyoshi Takahashi", "Satoshi Kojima", "Osamu Yamashiro", "Kazuhiko Eguchi", "Hideki Fukuda"], "http://dl.acm.org/citation.cfm?id=800852", 7, "dac", 1984]], "Al Dewey": [0, ["The VHSIC hardware description language (VHDL) program", ["Al Dewey"], "http://dl.acm.org/citation.cfm?id=800853", 2, "dac", 1984]], "Ann R. Lanfri": [0, ["Phled45: An enhanced version of caesar supporting 45\u00b0 geometries", ["Ann R. Lanfri"], "http://dl.acm.org/citation.cfm?id=800854", 7, "dac", 1984]], "Koji Sato": [0, ["MGX: An integrated symbolic layout system for VLSI", ["Masaru Ozaki", "Miho Watanabe", "Morio Kakinuma", "Mikio Ikeda", "Koji Sato"], "http://dl.acm.org/citation.cfm?id=800855", 8, "dac", 1984]], "R. Powell": [0, ["UTMC's LSI CAD system - highland", ["K. Anderson", "R. Powell"], "http://dl.acm.org/citation.cfm?id=800856", 7, "dac", 1984]], "Peter Marwedel": [0, ["The mimola design system: Tools for the design of digital processors", ["Peter Marwedel"], "http://dl.acm.org/citation.cfm?id=800857", 7, "dac", 1984]], "Bradley J. Nelson": [0, ["A declarative design approach for combining macrocells by directed placement and constructive routing", ["C. L. Wardle", "Charles R. Watson", "C. A. Wilson", "J. Craig Mudge", "Bradley J. Nelson"], "http://dl.acm.org/citation.cfm?id=800858", 8, "dac", 1984]], "Lawrence Snyder": [0, ["A model for university, industry and government cooperation", ["Lawrence Snyder"], "http://dl.acm.org/citation.cfm?id=800859", 2, "dac", 1984]], "J. Scott": [0, ["Tutorial - mechanical workstation software computer aided engineering in the mechanical design process", ["J. Scott"], "http://dl.acm.org/citation.cfm?id=800860", 0, "dac", 1984]], "Guy D. Haas": [0, ["Computervision's direction in workstation technology", ["Guy D. Haas"], "http://dl.acm.org/citation.cfm?id=800861", 4, "dac", 1984]], "Erich Barke": [0, ["A technology independent block extraction algorithm", ["F. Luellau", "T. Hoepken", "Erich Barke"], "http://dl.acm.org/citation.cfm?id=800862", 6, "dac", 1984]], "Steven Paul McCormick": [0, ["EXCL: A circuit extractor for IC designs", ["Steven Paul McCormick"], "http://dl.acm.org/citation.cfm?id=800863", 8, "dac", 1984]], "M. Israel": [0, ["An interactive electrical graph extractor", ["J. L. Kors", "M. Israel"], "http://dl.acm.org/citation.cfm?id=800864", 5, "dac", 1984]], "Renhua Wang": [4.976517971044814e-07, ["Some consideration on the data model of geometric data bases", ["Jinglun Zhang", "Renhua Wang"], "http://dl.acm.org/citation.cfm?id=800865", 5, "dac", 1984]], "Paul R. Cohen": [0, ["An architecture for application of artificial intelligence to design", ["John R. Dixon", "Melvin K. Simmons", "Paul R. Cohen"], "http://dl.acm.org/citation.cfm?id=800866", 7, "dac", 1984]], "Nagendra C. E. Srinivas": [0, ["A formal design verification system based on an automated reasoning system", ["Anthony S. Wojcik", "Joseph Kljaich Jr.", "Nagendra C. E. Srinivas"], "http://dl.acm.org/citation.cfm?id=800867", 7, "dac", 1984]], "Ram Banin": [0, ["Hardware accelerators in the design automation environment", ["Ram Banin"], "http://dl.acm.org/citation.cfm?id=800868", 0, "dac", 1984]], "Anthony Zingale": [0, ["The semi-custom revolution: How to thrive or survive", ["Anthony Zingale"], "http://dl.acm.org/citation.cfm?id=800869", 2, "dac", 1984]], "John H. Blank": [0, ["Optimization techniques for two-dimensional placement", ["Lev A. Markov", "Jeffrey R. Fox", "John H. Blank"], "http://dl.acm.org/citation.cfm?id=800871", 3, "dac", 1984]], "Edwin Kinnen": [0, ["An algorithm for finding a rectangular dual of a planar graph for use in area planning for VLSI integrated circuits", ["Krzysztof Kozminski", "Edwin Kinnen"], "http://dl.acm.org/citation.cfm?id=800872", 2, "dac", 1984]], "Scott C. Evans": [0, ["GALA - an automatic layout system for high density CMOS gate arrays", ["Bou Nin Tien", "B. S. Ting", "J. Cheam", "Kenneth S. K. Chow", "Scott C. Evans"], "http://dl.acm.org/citation.cfm?id=800873", 6, "dac", 1984]], "Yen-Tai Lai": [0, ["An algorithm for building rectangular floor-plans", ["Sany M. Leinwand", "Yen-Tai Lai"], "http://dl.acm.org/citation.cfm?id=800874", 2, "dac", 1984]], "Gerhard Zimmermann": [0, ["Spider, a chip planner for ISL technology", ["Prakash Rao", "R. Ramnarayan", "Gerhard Zimmermann"], "http://dl.acm.org/citation.cfm?id=800875", 2, "dac", 1984]], "Hidekazu Terai": [0, ["Combine and top down block placement algorithm for hierarchical logic VLSI layout", ["Tokinori Kozawa", "Chihei Miura", "Hidekazu Terai"], "http://dl.acm.org/citation.cfm?id=800876", 3, "dac", 1984]], "John P. Blanks": [0, ["Initial placement of gate arrays using least-squares methods", ["John P. Blanks"], "http://dl.acm.org/citation.cfm?id=800877", 2, "dac", 1984]], "Randy C. Peters": [0, ["Module positioning algorithms for rectilinear macrocell assemblies", ["Jack A. Hudson", "John A. Wisniewski", "Randy C. Peters"], "http://dl.acm.org/citation.cfm?id=800878", 4, "dac", 1984]], "L. V. Tran": [0, ["Topological routing of multi-bit data buses", ["G. Persky", "L. V. Tran"], "http://dl.acm.org/citation.cfm?id=800880", 4, "dac", 1984]], "John D. Crawford": [0, ["An electronic design interchange format", ["John D. Crawford"], "http://dl.acm.org/citation.cfm?id=800881", 3, "dac", 1984]], "R. K. Nettleton": [0, ["A VLSI design methodology based on parametric macro cells", ["R. A. Kriete", "R. K. Nettleton"], "http://dl.acm.org/citation.cfm?id=800882", 3, "dac", 1984]], "Scott Nance": [0, ["Methodology for compiler generated silicon structures", ["Antonio Martinez", "Scott Nance"], "http://dl.acm.org/citation.cfm?id=800883", 3, "dac", 1984]], "Shlomo Weiss": [0, ["Design transaction management", ["Randy H. Katz", "Shlomo Weiss"], "http://dl.acm.org/citation.cfm?id=800884", 2, "dac", 1984]], "Jayashree Ramanathan": [0, ["Uniform support for information handling and problem solving required by the VLSI design process", ["V. Ashok", "Walter Lee McKnight", "Jayashree Ramanathan"], "http://dl.acm.org/citation.cfm?id=800885", 3, "dac", 1984]], "Stephen Trimberger": [0, ["VTIcompose - a powerful graphical chip assembly tool", ["Stephen Trimberger"], "http://dl.acm.org/citation.cfm?id=800886", 2, "dac", 1984]], "Nripendra N. Biswas": [0, ["Computer aided minimization procedure for boolean functions", ["Nripendra N. Biswas"], "http://dl.acm.org/citation.cfm?id=800887", 4, "dac", 1984]], "Marek A. Perkowski": [0, ["Optimization of negative gate networks realized in weinberger-LIKF layout in a boolean level silicon compiler", ["Andrzej Wieclawski", "Marek A. Perkowski"], "http://dl.acm.org/citation.cfm?id=800888", 2, "dac", 1984]], "Robert M. Keller": [0, ["Deadlock analysis in the design of data-flow circuits", ["Chu S. Jhon", "Robert M. Keller"], "http://dl.acm.org/citation.cfm?id=800889", 3, "dac", 1984]], "Ola A. Marvik": [0, ["A method for IC layout verification", ["Ola A. Marvik"], "http://dl.acm.org/citation.cfm?id=800890", 2, "dac", 1984]], "Alice C. Parker": [0, ["On the relation between wire length distributions and placement of logic on master slice ICs", ["Sarma Sastry", "Alice C. Parker"], "http://dl.acm.org/citation.cfm?id=800891", 2, "dac", 1984]]}