<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Multi-gigabit transceivers (Virtex 2 Pro X) - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="multi-gigabit-transceivers--virtex-2-pro-x"><a class="header" href="#multi-gigabit-transceivers--virtex-2-pro-x">Multi-gigabit transceivers — Virtex 2 Pro X</a></h1>
<p>TODO: document</p>
<h2 id="tile-gigabit10_s"><a class="header" href="#tile-gigabit10_s">Tile GIGABIT10_S</a></h2>
<p>Cells: 9</p>
<h3 id="bels-gt10"><a class="header" href="#bels-gt10">Bels GT10</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S bel GT10 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>GT10</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[2]</td></tr>

<tr><td>REFCLK2</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[3]</td></tr>

<tr><td>REFCLKBSEL</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[4]</td></tr>

<tr><td>REFCLKSEL</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[1]</td></tr>

<tr><td>POWERDOWN</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[2]</td></tr>

<tr><td>LOOPBACK[0]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[3]</td></tr>

<tr><td>LOOPBACK[1]</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[3]</td></tr>

<tr><td>RXUSRCLK</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[0]</td></tr>

<tr><td>RXUSRCLK2</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[1]</td></tr>

<tr><td>RXRESET</td><td>in</td><td>CELL_IO.IMUX_SR_OPTINV[0]</td></tr>

<tr><td>PMARXLOCKSEL[0]</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[6]</td></tr>

<tr><td>PMARXLOCKSEL[1]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[7]</td></tr>

<tr><td>RXPOLARITY</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[2]</td></tr>

<tr><td>RXDATAWIDTH[0]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[4]</td></tr>

<tr><td>RXDATAWIDTH[1]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[4]</td></tr>

<tr><td>RXINTDATAWIDTH[0]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[5]</td></tr>

<tr><td>RXINTDATAWIDTH[1]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[5]</td></tr>

<tr><td>RXDEC8B10BUSE</td><td>in</td><td>CELL[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>RXDEC64B66BUSE</td><td>in</td><td>CELL[4].IMUX_G0_DATA[4]</td></tr>

<tr><td>RXBLOCKSYNC64B66BUSE</td><td>in</td><td>CELL[3].IMUX_G1_DATA[6]</td></tr>

<tr><td>RXDESCRAM64B66BUSE</td><td>in</td><td>CELL[3].IMUX_G0_DATA[6]</td></tr>

<tr><td>RXCOMMADETUSE</td><td>in</td><td>CELL[3].IMUX_G2_DATA[6]</td></tr>

<tr><td>RXIGNOREBTF</td><td>in</td><td>CELL[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>RXSLIDE</td><td>in</td><td>CELL[3].IMUX_G3_DATA[6]</td></tr>

<tr><td>ENMCOMMAALIGN</td><td>in</td><td>CELL[0].IMUX_G1_DATA[7]</td></tr>

<tr><td>ENPCOMMAALIGN</td><td>in</td><td>CELL[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TXUSRCLK</td><td>in</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>TXUSRCLK2</td><td>in</td><td>CELL[0].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>TXRESET</td><td>in</td><td>CELL[0].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TXPOLARITY</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[3]</td></tr>

<tr><td>TXINHIBIT</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[3]</td></tr>

<tr><td>TXDATAWIDTH[0]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[4]</td></tr>

<tr><td>TXDATAWIDTH[1]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[4]</td></tr>

<tr><td>TXINTDATAWIDTH[0]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[5]</td></tr>

<tr><td>TXINTDATAWIDTH[1]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[5]</td></tr>

<tr><td>TXDATA[0]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[1]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[2]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[3]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[4]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[5]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[6]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[7]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[8]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[9]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[10]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[11]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[12]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[13]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[14]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[15]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[16]</td><td>in</td><td>CELL[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[17]</td><td>in</td><td>CELL[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[18]</td><td>in</td><td>CELL[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[19]</td><td>in</td><td>CELL[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[20]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[21]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[22]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[23]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[24]</td><td>in</td><td>CELL[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[25]</td><td>in</td><td>CELL[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[26]</td><td>in</td><td>CELL[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[27]</td><td>in</td><td>CELL[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[28]</td><td>in</td><td>CELL[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[29]</td><td>in</td><td>CELL[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[30]</td><td>in</td><td>CELL[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[31]</td><td>in</td><td>CELL[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[32]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[33]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[34]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[35]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[36]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[37]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[38]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[39]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[40]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[41]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[42]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[43]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[44]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[45]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[46]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[47]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[48]</td><td>in</td><td>CELL[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[49]</td><td>in</td><td>CELL[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[50]</td><td>in</td><td>CELL[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[51]</td><td>in</td><td>CELL[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[52]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[53]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[54]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[55]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[56]</td><td>in</td><td>CELL[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[57]</td><td>in</td><td>CELL[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[58]</td><td>in</td><td>CELL[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[59]</td><td>in</td><td>CELL[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[60]</td><td>in</td><td>CELL[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[61]</td><td>in</td><td>CELL[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[62]</td><td>in</td><td>CELL[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[63]</td><td>in</td><td>CELL[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXBYPASS8B10B[0]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[1]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[2]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[3]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[4]</td><td>in</td><td>CELL[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[5]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[6]</td><td>in</td><td>CELL[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[7]</td><td>in</td><td>CELL[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXCHARISK[0]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[1]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[2]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[3]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[4]</td><td>in</td><td>CELL[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[5]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[6]</td><td>in</td><td>CELL[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[7]</td><td>in</td><td>CELL[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[0]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[1]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[2]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[3]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[4]</td><td>in</td><td>CELL[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[5]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[6]</td><td>in</td><td>CELL[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[7]</td><td>in</td><td>CELL[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[0]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[1]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[2]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[3]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[4]</td><td>in</td><td>CELL[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[5]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[6]</td><td>in</td><td>CELL[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[7]</td><td>in</td><td>CELL[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXFORCECRCERR</td><td>in</td><td>CELL[3].IMUX_G3_DATA[3]</td></tr>

<tr><td>TXENC8B10BUSE</td><td>in</td><td>CELL[4].IMUX_G2_DATA[3]</td></tr>

<tr><td>TXENC64B66BUSE</td><td>in</td><td>CELL[4].IMUX_G3_DATA[3]</td></tr>

<tr><td>TXSCRAM64B66BUSE</td><td>in</td><td>CELL[4].IMUX_G1_DATA[4]</td></tr>

<tr><td>TXGEARBOX64B66BUSE</td><td>in</td><td>CELL[4].IMUX_G2_DATA[4]</td></tr>

<tr><td>ENCHANSYNC</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[1]</td></tr>

<tr><td>CHBONDI[0]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[0]</td></tr>

<tr><td>CHBONDI[1]</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[0]</td></tr>

<tr><td>CHBONDI[2]</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[0]</td></tr>

<tr><td>CHBONDI[3]</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[0]</td></tr>

<tr><td>CHBONDI[4]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[1]</td></tr>

<tr><td>PMAINIT</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[1]</td></tr>

<tr><td>PMAREGADDR[0]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[6]</td></tr>

<tr><td>PMAREGADDR[1]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[6]</td></tr>

<tr><td>PMAREGADDR[2]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[6]</td></tr>

<tr><td>PMAREGADDR[3]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[6]</td></tr>

<tr><td>PMAREGADDR[4]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[7]</td></tr>

<tr><td>PMAREGADDR[5]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[7]</td></tr>

<tr><td>PMAREGDATAIN[0]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[4]</td></tr>

<tr><td>PMAREGDATAIN[1]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[4]</td></tr>

<tr><td>PMAREGDATAIN[2]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[4]</td></tr>

<tr><td>PMAREGDATAIN[3]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[4]</td></tr>

<tr><td>PMAREGDATAIN[4]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[5]</td></tr>

<tr><td>PMAREGDATAIN[5]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[5]</td></tr>

<tr><td>PMAREGDATAIN[6]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[5]</td></tr>

<tr><td>PMAREGDATAIN[7]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[5]</td></tr>

<tr><td>PMAREGRW</td><td>in</td><td>CELL[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>PMAREGSTROBE</td><td>in</td><td>CELL[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>SCANEN</td><td>in</td><td>CELL[4].IMUX_G1_DATA[6]</td></tr>

<tr><td>SCANMODE</td><td>in</td><td>CELL[4].IMUX_G2_DATA[6]</td></tr>

<tr><td>SCANIN</td><td>in</td><td>CELL[4].IMUX_G0_DATA[6]</td></tr>

<tr><td>TESTMEMORY</td><td>in</td><td>CELL[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>RXRECCLK</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[1]</td></tr>

<tr><td>PMARXLOCK</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[8]</td></tr>

<tr><td>RXDATA[0]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[1]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[2]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[3]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[4]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[5]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[6]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[7]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[8]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[9]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[10]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[11]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[12]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[13]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[14]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[15]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[16]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[17]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[18]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[19]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[20]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[21]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[22]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[23]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[24]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[25]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[26]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[27]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[28]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[29]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[30]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[31]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[32]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[33]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[34]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[35]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[36]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[37]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[38]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[39]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[40]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[41]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[42]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[43]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[44]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[45]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[46]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[47]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[48]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[49]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[50]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[51]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[52]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[53]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[54]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[55]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[56]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[57]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[58]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[59]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[60]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[61]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[62]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[63]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXNOTINTABLE[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXDISPERR[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXCHARISK[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISCOMMA[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXRUNDISP[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXCOMMADET</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[12]</td></tr>

<tr><td>RXREALIGN</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[13]</td></tr>

<tr><td>RXLOSSOFSYNC[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXLOSSOFSYNC[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXCLKCORCNT[0]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCLKCORCNT[1]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[10]</td></tr>

<tr><td>RXCLKCORCNT[2]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[9]</td></tr>

<tr><td>RXBUFSTATUS[0]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[15]</td></tr>

<tr><td>RXBUFSTATUS[1]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[14]</td></tr>

<tr><td>RXCHECKINGCRC</td><td>out</td><td>CELL[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXCRCERR</td><td>out</td><td>CELL[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TXOUTCLK</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[7]</td></tr>

<tr><td>TXKERR[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXRUNDISP[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXBUFERR</td><td>out</td><td>CELL[7].OUT_SEC_BEL[8]</td></tr>

<tr><td>CHBONDO[0]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[2]</td></tr>

<tr><td>CHBONDO[1]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[3]</td></tr>

<tr><td>CHBONDO[2]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[4]</td></tr>

<tr><td>CHBONDO[3]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[5]</td></tr>

<tr><td>CHBONDO[4]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[6]</td></tr>

<tr><td>CHBONDDONE</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[0]</td></tr>

<tr><td>SCANOUT</td><td>out</td><td>CELL[4].OUT_SEC_BEL[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S bel GT10 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>GT10</th></tr>

</thead>

<tbody>
<tr><td>PMA_REG[0] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[0][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][40]">MAIN[5][3][40]</a></td></tr>

<tr><td>PMA_REG[0] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[0][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][41]">MAIN[5][3][41]</a></td></tr>

<tr><td>PMA_REG[0] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[0][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][42]">MAIN[5][3][42]</a></td></tr>

<tr><td>PMA_REG[0] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[0][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][43]">MAIN[5][3][43]</a></td></tr>

<tr><td>PMA_REG[0] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[0][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][44]">MAIN[5][3][44]</a></td></tr>

<tr><td>PMA_REG[0] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[0][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][45]">MAIN[5][3][45]</a></td></tr>

<tr><td>PMA_REG[0] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[0][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][46]">MAIN[5][3][46]</a></td></tr>

<tr><td>PMA_REG[0] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[0][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][47]">MAIN[5][3][47]</a></td></tr>

<tr><td>PMA_REG[1] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[1][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][48]">MAIN[5][3][48]</a></td></tr>

<tr><td>PMA_REG[1] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[1][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][49]">MAIN[5][3][49]</a></td></tr>

<tr><td>PMA_REG[1] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[1][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][50]">MAIN[5][3][50]</a></td></tr>

<tr><td>PMA_REG[1] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[1][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][51]">MAIN[5][3][51]</a></td></tr>

<tr><td>PMA_REG[1] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[1][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][52]">MAIN[5][3][52]</a></td></tr>

<tr><td>PMA_REG[1] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[1][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][53]">MAIN[5][3][53]</a></td></tr>

<tr><td>PMA_REG[1] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[1][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][54]">MAIN[5][3][54]</a></td></tr>

<tr><td>PMA_REG[1] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[1][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][55]">MAIN[5][3][55]</a></td></tr>

<tr><td>PMA_REG[2] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[2][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][56]">MAIN[5][3][56]</a></td></tr>

<tr><td>PMA_REG[2] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[2][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][57]">MAIN[5][3][57]</a></td></tr>

<tr><td>PMA_REG[2] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[2][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][58]">MAIN[5][3][58]</a></td></tr>

<tr><td>PMA_REG[2] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[2][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][59]">MAIN[5][3][59]</a></td></tr>

<tr><td>PMA_REG[2] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[2][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][60]">MAIN[5][3][60]</a></td></tr>

<tr><td>PMA_REG[2] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[2][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][61]">MAIN[5][3][61]</a></td></tr>

<tr><td>PMA_REG[2] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[2][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][62]">MAIN[5][3][62]</a></td></tr>

<tr><td>PMA_REG[2] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[2][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][63]">MAIN[5][3][63]</a></td></tr>

<tr><td>PMA_REG[3] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[3][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][64]">MAIN[5][3][64]</a></td></tr>

<tr><td>PMA_REG[3] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[3][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][65]">MAIN[5][3][65]</a></td></tr>

<tr><td>PMA_REG[3] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[3][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][66]">MAIN[5][3][66]</a></td></tr>

<tr><td>PMA_REG[3] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[3][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][67]">MAIN[5][3][67]</a></td></tr>

<tr><td>PMA_REG[3] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[3][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][68]">MAIN[5][3][68]</a></td></tr>

<tr><td>PMA_REG[3] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[3][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][69]">MAIN[5][3][69]</a></td></tr>

<tr><td>PMA_REG[3] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[3][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][70]">MAIN[5][3][70]</a></td></tr>

<tr><td>PMA_REG[3] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[3][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][71]">MAIN[5][3][71]</a></td></tr>

<tr><td>PMA_REG[4] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[4][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][72]">MAIN[5][3][72]</a></td></tr>

<tr><td>PMA_REG[4] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[4][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][73]">MAIN[5][3][73]</a></td></tr>

<tr><td>PMA_REG[4] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[4][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][74]">MAIN[5][3][74]</a></td></tr>

<tr><td>PMA_REG[4] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[4][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][75]">MAIN[5][3][75]</a></td></tr>

<tr><td>PMA_REG[4] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[4][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][76]">MAIN[5][3][76]</a></td></tr>

<tr><td>PMA_REG[4] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[4][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][77]">MAIN[5][3][77]</a></td></tr>

<tr><td>PMA_REG[4] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[4][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][78]">MAIN[5][3][78]</a></td></tr>

<tr><td>PMA_REG[4] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[4][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][79]">MAIN[5][3][79]</a></td></tr>

<tr><td>PMA_REG[5] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[5][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][0]">MAIN[6][3][0]</a></td></tr>

<tr><td>PMA_REG[5] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[5][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][1]">MAIN[6][3][1]</a></td></tr>

<tr><td>PMA_REG[5] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[5][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][2]">MAIN[6][3][2]</a></td></tr>

<tr><td>PMA_REG[5] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[5][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][2]">MAIN[7][3][2]</a></td></tr>

<tr><td>PMA_REG[5] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[5][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][4]">MAIN[6][3][4]</a></td></tr>

<tr><td>PMA_REG[5] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[5][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][5]">MAIN[6][3][5]</a></td></tr>

<tr><td>PMA_REG[5] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[5][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][6]">MAIN[6][3][6]</a></td></tr>

<tr><td>PMA_REG[5] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[5][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][7]">MAIN[6][3][7]</a></td></tr>

<tr><td>PMA_REG[6] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[6][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][8]">MAIN[6][3][8]</a></td></tr>

<tr><td>PMA_REG[6] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[6][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][9]">MAIN[6][3][9]</a></td></tr>

<tr><td>PMA_REG[6] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[6][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][10]">MAIN[6][3][10]</a></td></tr>

<tr><td>PMA_REG[6] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[6][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][11]">MAIN[6][3][11]</a></td></tr>

<tr><td>PMA_REG[6] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[6][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][12]">MAIN[6][3][12]</a></td></tr>

<tr><td>PMA_REG[6] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[6][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][13]">MAIN[6][3][13]</a></td></tr>

<tr><td>PMA_REG[6] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[6][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][14]">MAIN[6][3][14]</a></td></tr>

<tr><td>PMA_REG[6] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[6][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][15]">MAIN[6][3][15]</a></td></tr>

<tr><td>PMA_REG[7] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[7][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][16]">MAIN[6][3][16]</a></td></tr>

<tr><td>PMA_REG[7] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[7][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][17]">MAIN[6][3][17]</a></td></tr>

<tr><td>PMA_REG[7] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[7][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][18]">MAIN[6][3][18]</a></td></tr>

<tr><td>PMA_REG[7] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[7][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][19]">MAIN[6][3][19]</a></td></tr>

<tr><td>PMA_REG[7] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[7][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][20]">MAIN[6][3][20]</a></td></tr>

<tr><td>PMA_REG[7] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[7][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][21]">MAIN[6][3][21]</a></td></tr>

<tr><td>PMA_REG[7] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[7][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][22]">MAIN[6][3][22]</a></td></tr>

<tr><td>PMA_REG[7] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[7][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][23]">MAIN[6][3][23]</a></td></tr>

<tr><td>PMA_REG[8] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[8][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][24]">MAIN[6][3][24]</a></td></tr>

<tr><td>PMA_REG[8] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[8][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][25]">MAIN[6][3][25]</a></td></tr>

<tr><td>PMA_REG[8] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[8][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][26]">MAIN[6][3][26]</a></td></tr>

<tr><td>PMA_REG[8] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[8][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][27]">MAIN[6][3][27]</a></td></tr>

<tr><td>PMA_REG[8] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[8][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][28]">MAIN[6][3][28]</a></td></tr>

<tr><td>PMA_REG[8] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[8][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][29]">MAIN[6][3][29]</a></td></tr>

<tr><td>PMA_REG[8] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[8][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][30]">MAIN[6][3][30]</a></td></tr>

<tr><td>PMA_REG[8] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[8][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][31]">MAIN[6][3][31]</a></td></tr>

<tr><td>PMA_REG[9] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[9][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][32]">MAIN[6][3][32]</a></td></tr>

<tr><td>PMA_REG[9] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[9][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][33]">MAIN[6][3][33]</a></td></tr>

<tr><td>PMA_REG[9] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[9][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][34]">MAIN[6][3][34]</a></td></tr>

<tr><td>PMA_REG[9] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[9][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][35]">MAIN[6][3][35]</a></td></tr>

<tr><td>PMA_REG[9] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[9][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][36]">MAIN[6][3][36]</a></td></tr>

<tr><td>PMA_REG[9] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[9][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][37]">MAIN[6][3][37]</a></td></tr>

<tr><td>PMA_REG[9] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[9][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][38]">MAIN[6][3][38]</a></td></tr>

<tr><td>PMA_REG[9] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[9][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][39]">MAIN[6][3][39]</a></td></tr>

<tr><td>PMA_REG[10] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[10][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][40]">MAIN[6][3][40]</a></td></tr>

<tr><td>PMA_REG[10] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[10][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][41]">MAIN[6][3][41]</a></td></tr>

<tr><td>PMA_REG[10] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[10][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][42]">MAIN[6][3][42]</a></td></tr>

<tr><td>PMA_REG[10] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[10][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][43]">MAIN[6][3][43]</a></td></tr>

<tr><td>PMA_REG[10] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[10][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][44]">MAIN[6][3][44]</a></td></tr>

<tr><td>PMA_REG[10] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[10][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][45]">MAIN[6][3][45]</a></td></tr>

<tr><td>PMA_REG[10] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[10][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][46]">MAIN[6][3][46]</a></td></tr>

<tr><td>PMA_REG[10] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[10][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][47]">MAIN[6][3][47]</a></td></tr>

<tr><td>PMA_REG[11] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[11][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][48]">MAIN[6][3][48]</a></td></tr>

<tr><td>PMA_REG[11] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[11][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][49]">MAIN[6][3][49]</a></td></tr>

<tr><td>PMA_REG[11] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[11][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][50]">MAIN[6][3][50]</a></td></tr>

<tr><td>PMA_REG[11] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[11][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][51]">MAIN[6][3][51]</a></td></tr>

<tr><td>PMA_REG[11] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[11][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][52]">MAIN[6][3][52]</a></td></tr>

<tr><td>PMA_REG[11] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[11][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][53]">MAIN[6][3][53]</a></td></tr>

<tr><td>PMA_REG[11] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[11][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][54]">MAIN[6][3][54]</a></td></tr>

<tr><td>PMA_REG[11] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[11][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][55]">MAIN[6][3][55]</a></td></tr>

<tr><td>PMA_REG[12] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[12][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][56]">MAIN[6][3][56]</a></td></tr>

<tr><td>PMA_REG[12] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[12][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][57]">MAIN[6][3][57]</a></td></tr>

<tr><td>PMA_REG[12] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[12][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][58]">MAIN[6][3][58]</a></td></tr>

<tr><td>PMA_REG[12] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[12][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][59]">MAIN[6][3][59]</a></td></tr>

<tr><td>PMA_REG[12] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[12][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][60]">MAIN[6][3][60]</a></td></tr>

<tr><td>PMA_REG[12] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[12][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][61]">MAIN[6][3][61]</a></td></tr>

<tr><td>PMA_REG[12] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[12][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][62]">MAIN[6][3][62]</a></td></tr>

<tr><td>PMA_REG[12] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[12][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][63]">MAIN[6][3][63]</a></td></tr>

<tr><td>PMA_REG[13] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[13][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][64]">MAIN[6][3][64]</a></td></tr>

<tr><td>PMA_REG[13] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[13][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][65]">MAIN[6][3][65]</a></td></tr>

<tr><td>PMA_REG[13] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[13][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][66]">MAIN[6][3][66]</a></td></tr>

<tr><td>PMA_REG[13] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[13][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][67]">MAIN[6][3][67]</a></td></tr>

<tr><td>PMA_REG[13] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[13][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][68]">MAIN[6][3][68]</a></td></tr>

<tr><td>PMA_REG[13] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[13][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][69]">MAIN[6][3][69]</a></td></tr>

<tr><td>PMA_REG[13] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[13][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][70]">MAIN[6][3][70]</a></td></tr>

<tr><td>PMA_REG[13] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[13][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][71]">MAIN[6][3][71]</a></td></tr>

<tr><td>PMA_REG[14] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[14][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][72]">MAIN[6][3][72]</a></td></tr>

<tr><td>PMA_REG[14] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[14][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][73]">MAIN[6][3][73]</a></td></tr>

<tr><td>PMA_REG[14] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[14][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][74]">MAIN[6][3][74]</a></td></tr>

<tr><td>PMA_REG[14] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[14][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][75]">MAIN[6][3][75]</a></td></tr>

<tr><td>PMA_REG[14] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[14][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][76]">MAIN[6][3][76]</a></td></tr>

<tr><td>PMA_REG[14] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[14][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][77]">MAIN[6][3][77]</a></td></tr>

<tr><td>PMA_REG[14] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[14][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][78]">MAIN[6][3][78]</a></td></tr>

<tr><td>PMA_REG[14] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[14][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][79]">MAIN[6][3][79]</a></td></tr>

<tr><td>PMA_REG[15] bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[15][0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][50]">MAIN[4][3][50]</a></td></tr>

<tr><td>PMA_REG[15] bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[15][1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][51]">MAIN[4][3][51]</a></td></tr>

<tr><td>PMA_REG[15] bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[15][2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][52]">MAIN[4][3][52]</a></td></tr>

<tr><td>PMA_REG[15] bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[15][3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][53]">MAIN[4][3][53]</a></td></tr>

<tr><td>PMA_REG[15] bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[15][4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][54]">MAIN[4][3][54]</a></td></tr>

<tr><td>PMA_REG[15] bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[15][5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][55]">MAIN[4][3][55]</a></td></tr>

<tr><td>PMA_REG[15] bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[15][6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][56]">MAIN[4][3][56]</a></td></tr>

<tr><td>PMA_REG[15] bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG[15][7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][57]">MAIN[4][3][57]</a></td></tr>

<tr><td>MASTERBIAS bit 0</td><td id="virtex2-GIGABIT10_S-GT10-MASTERBIAS[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][40]">MAIN[5][3][40]</a></td></tr>

<tr><td>MASTERBIAS bit 1</td><td id="virtex2-GIGABIT10_S-GT10-MASTERBIAS[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][41]">MAIN[5][3][41]</a></td></tr>

<tr><td>VCODAC bit 0</td><td id="virtex2-GIGABIT10_S-GT10-VCODAC[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][42]">MAIN[5][3][42]</a></td></tr>

<tr><td>VCODAC bit 1</td><td id="virtex2-GIGABIT10_S-GT10-VCODAC[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][43]">MAIN[5][3][43]</a></td></tr>

<tr><td>VCODAC bit 2</td><td id="virtex2-GIGABIT10_S-GT10-VCODAC[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][44]">MAIN[5][3][44]</a></td></tr>

<tr><td>VCODAC bit 3</td><td id="virtex2-GIGABIT10_S-GT10-VCODAC[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][45]">MAIN[5][3][45]</a></td></tr>

<tr><td>VCODAC bit 4</td><td id="virtex2-GIGABIT10_S-GT10-VCODAC[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][46]">MAIN[5][3][46]</a></td></tr>

<tr><td>VCODAC bit 5</td><td id="virtex2-GIGABIT10_S-GT10-VCODAC[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][47]">MAIN[5][3][47]</a></td></tr>

<tr><td>TXDIVRATIO bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][48]">MAIN[5][3][48]</a></td></tr>

<tr><td>TXDIVRATIO bit 1</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][49]">MAIN[5][3][49]</a></td></tr>

<tr><td>TXDIVRATIO bit 2</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][50]">MAIN[5][3][50]</a></td></tr>

<tr><td>TXDIVRATIO bit 3</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][51]">MAIN[5][3][51]</a></td></tr>

<tr><td>TXDIVRATIO bit 4</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][52]">MAIN[5][3][52]</a></td></tr>

<tr><td>TXDIVRATIO bit 5</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][53]">MAIN[5][3][53]</a></td></tr>

<tr><td>TXDIVRATIO bit 6</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][54]">MAIN[5][3][54]</a></td></tr>

<tr><td>TXDIVRATIO bit 7</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][55]">MAIN[5][3][55]</a></td></tr>

<tr><td>TXDIVRATIO bit 8</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][56]">MAIN[5][3][56]</a></td></tr>

<tr><td>TXDIVRATIO bit 9</td><td id="virtex2-GIGABIT10_S-GT10-TXDIVRATIO[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][57]">MAIN[5][3][57]</a></td></tr>

<tr><td>TXBUSWID bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXBUSWID[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][58]">MAIN[5][3][58]</a></td></tr>

<tr><td>ENDCD bit 0</td><td id="virtex2-GIGABIT10_S-GT10-ENDCD[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][59]">MAIN[5][3][59]</a></td></tr>

<tr><td>SEL_DAC_TRAN bit 0</td><td id="virtex2-GIGABIT10_S-GT10-SEL_DAC_TRAN[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][30]">MAIN[6][3][30]</a></td></tr>

<tr><td>SEL_DAC_TRAN bit 1</td><td id="virtex2-GIGABIT10_S-GT10-SEL_DAC_TRAN[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][31]">MAIN[6][3][31]</a></td></tr>

<tr><td>SEL_DAC_TRAN bit 2</td><td id="virtex2-GIGABIT10_S-GT10-SEL_DAC_TRAN[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][60]">MAIN[5][3][60]</a></td></tr>

<tr><td>SEL_DAC_TRAN bit 3</td><td id="virtex2-GIGABIT10_S-GT10-SEL_DAC_TRAN[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][61]">MAIN[5][3][61]</a></td></tr>

<tr><td>SEL_DAC_FIX bit 0</td><td id="virtex2-GIGABIT10_S-GT10-SEL_DAC_FIX[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][38]">MAIN[6][3][38]</a></td></tr>

<tr><td>SEL_DAC_FIX bit 1</td><td id="virtex2-GIGABIT10_S-GT10-SEL_DAC_FIX[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][39]">MAIN[6][3][39]</a></td></tr>

<tr><td>SEL_DAC_FIX bit 2</td><td id="virtex2-GIGABIT10_S-GT10-SEL_DAC_FIX[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][62]">MAIN[5][3][62]</a></td></tr>

<tr><td>SEL_DAC_FIX bit 3</td><td id="virtex2-GIGABIT10_S-GT10-SEL_DAC_FIX[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][63]">MAIN[5][3][63]</a></td></tr>

<tr><td>TXLOOPFILTERC bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXLOOPFILTERC[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][64]">MAIN[5][3][64]</a></td></tr>

<tr><td>TXLOOPFILTERC bit 1</td><td id="virtex2-GIGABIT10_S-GT10-TXLOOPFILTERC[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][65]">MAIN[5][3][65]</a></td></tr>

<tr><td>TXLOOPFILTERR bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXLOOPFILTERR[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][66]">MAIN[5][3][66]</a></td></tr>

<tr><td>TXLOOPFILTERR bit 1</td><td id="virtex2-GIGABIT10_S-GT10-TXLOOPFILTERR[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][67]">MAIN[5][3][67]</a></td></tr>

<tr><td>IBOOST bit 0</td><td id="virtex2-GIGABIT10_S-GT10-IBOOST[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][71]">MAIN[5][3][71]</a></td></tr>

<tr><td>TXCPI bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXCPI[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][72]">MAIN[5][3][72]</a></td></tr>

<tr><td>TXVCODAC bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXVCODAC[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][74]">MAIN[5][3][74]</a></td></tr>

<tr><td>TXVCOGAIN bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXVCOGAIN[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][75]">MAIN[5][3][75]</a></td></tr>

<tr><td>TXVSEL bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXVSEL[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][76]">MAIN[5][3][76]</a></td></tr>

<tr><td>TXVSEL bit 1</td><td id="virtex2-GIGABIT10_S-GT10-TXVSEL[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][77]">MAIN[5][3][77]</a></td></tr>

<tr><td>TXREG bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXREG[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][78]">MAIN[5][3][78]</a></td></tr>

<tr><td>TXREG bit 1</td><td id="virtex2-GIGABIT10_S-GT10-TXREG[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][79]">MAIN[5][3][79]</a></td></tr>

<tr><td>TXDOWNLEVEL bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXDOWNLEVEL[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][0]">MAIN[6][3][0]</a></td></tr>

<tr><td>TXDOWNLEVEL bit 1</td><td id="virtex2-GIGABIT10_S-GT10-TXDOWNLEVEL[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][1]">MAIN[6][3][1]</a></td></tr>

<tr><td>TXDOWNLEVEL bit 2</td><td id="virtex2-GIGABIT10_S-GT10-TXDOWNLEVEL[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][2]">MAIN[6][3][2]</a></td></tr>

<tr><td>TXDOWNLEVEL bit 3</td><td id="virtex2-GIGABIT10_S-GT10-TXDOWNLEVEL[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][2]">MAIN[7][3][2]</a></td></tr>

<tr><td>PRDRVOFF bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PRDRVOFF[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][4]">MAIN[6][3][4]</a></td></tr>

<tr><td>EMPOFF bit 0</td><td id="virtex2-GIGABIT10_S-GT10-EMPOFF[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][5]">MAIN[6][3][5]</a></td></tr>

<tr><td>SLEW bit 0</td><td id="virtex2-GIGABIT10_S-GT10-SLEW[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][6]">MAIN[6][3][6]</a></td></tr>

<tr><td>TXEMPHLEVEL bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXEMPHLEVEL[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][8]">MAIN[6][3][8]</a></td></tr>

<tr><td>TXEMPHLEVEL bit 1</td><td id="virtex2-GIGABIT10_S-GT10-TXEMPHLEVEL[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][9]">MAIN[6][3][9]</a></td></tr>

<tr><td>TXEMPHLEVEL bit 2</td><td id="virtex2-GIGABIT10_S-GT10-TXEMPHLEVEL[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][10]">MAIN[6][3][10]</a></td></tr>

<tr><td>TXEMPHLEVEL bit 3</td><td id="virtex2-GIGABIT10_S-GT10-TXEMPHLEVEL[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][11]">MAIN[6][3][11]</a></td></tr>

<tr><td>TXDIGSW bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXDIGSW[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][12]">MAIN[6][3][12]</a></td></tr>

<tr><td>TXANASW bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TXANASW[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][13]">MAIN[6][3][13]</a></td></tr>

<tr><td>RXDIVRATIO bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][16]">MAIN[6][3][16]</a></td></tr>

<tr><td>RXDIVRATIO bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][17]">MAIN[6][3][17]</a></td></tr>

<tr><td>RXDIVRATIO bit 2</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][18]">MAIN[6][3][18]</a></td></tr>

<tr><td>RXDIVRATIO bit 3</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][19]">MAIN[6][3][19]</a></td></tr>

<tr><td>RXDIVRATIO bit 4</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][20]">MAIN[6][3][20]</a></td></tr>

<tr><td>RXDIVRATIO bit 5</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][21]">MAIN[6][3][21]</a></td></tr>

<tr><td>RXDIVRATIO bit 6</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][22]">MAIN[6][3][22]</a></td></tr>

<tr><td>RXDIVRATIO bit 7</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][23]">MAIN[6][3][23]</a></td></tr>

<tr><td>RXDIVRATIO bit 8</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][24]">MAIN[6][3][24]</a></td></tr>

<tr><td>RXDIVRATIO bit 9</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][25]">MAIN[6][3][25]</a></td></tr>

<tr><td>RXDIVRATIO bit 10</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][26]">MAIN[6][3][26]</a></td></tr>

<tr><td>RXDIVRATIO bit 11</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[11]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][27]">MAIN[6][3][27]</a></td></tr>

<tr><td>RXDIVRATIO bit 12</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[12]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][28]">MAIN[6][3][28]</a></td></tr>

<tr><td>RXDIVRATIO bit 13</td><td id="virtex2-GIGABIT10_S-GT10-RXDIVRATIO[13]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][29]">MAIN[6][3][29]</a></td></tr>

<tr><td>RXLOOPFILTERC bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXLOOPFILTERC[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][32]">MAIN[6][3][32]</a></td></tr>

<tr><td>RXLOOPFILTERC bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXLOOPFILTERC[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][33]">MAIN[6][3][33]</a></td></tr>

<tr><td>RXLOOPFILTERR bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXLOOPFILTERR[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][34]">MAIN[6][3][34]</a></td></tr>

<tr><td>RXLOOPFILTERR bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXLOOPFILTERR[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][35]">MAIN[6][3][35]</a></td></tr>

<tr><td>RXLOOPFILTERR bit 2</td><td id="virtex2-GIGABIT10_S-GT10-RXLOOPFILTERR[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][36]">MAIN[6][3][36]</a></td></tr>

<tr><td>AFE_FLAT_ENABLE bit 0</td><td id="virtex2-GIGABIT10_S-GT10-AFE_FLAT_ENABLE[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][37]">MAIN[6][3][37]</a></td></tr>

<tr><td>RXVCOSW bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXVCOSW[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][40]">MAIN[6][3][40]</a></td></tr>

<tr><td>RXCPI bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXCPI[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][41]">MAIN[6][3][41]</a></td></tr>

<tr><td>RXCPI bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXCPI[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][55]">MAIN[6][3][55]</a></td></tr>

<tr><td>RXVCODAC bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXVCODAC[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][42]">MAIN[6][3][42]</a></td></tr>

<tr><td>RXVCOGAIN bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXVCOGAIN[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][43]">MAIN[6][3][43]</a></td></tr>

<tr><td>RXVSEL bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXVSEL[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][44]">MAIN[6][3][44]</a></td></tr>

<tr><td>RXVSEL bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXVSEL[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][45]">MAIN[6][3][45]</a></td></tr>

<tr><td>RXREG bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXREG[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][46]">MAIN[6][3][46]</a></td></tr>

<tr><td>RXREG bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXREG[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][47]">MAIN[6][3][47]</a></td></tr>

<tr><td>RXFLTCPT bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXFLTCPT[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][48]">MAIN[6][3][48]</a></td></tr>

<tr><td>RXFLTCPT bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXFLTCPT[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][49]">MAIN[6][3][49]</a></td></tr>

<tr><td>RXFLTCPT bit 2</td><td id="virtex2-GIGABIT10_S-GT10-RXFLTCPT[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][50]">MAIN[6][3][50]</a></td></tr>

<tr><td>RXFLTCPT bit 3</td><td id="virtex2-GIGABIT10_S-GT10-RXFLTCPT[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][51]">MAIN[6][3][51]</a></td></tr>

<tr><td>RXFLTCPT bit 4</td><td id="virtex2-GIGABIT10_S-GT10-RXFLTCPT[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][52]">MAIN[6][3][52]</a></td></tr>

<tr><td>RXVSELCP bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXVSELCP[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][53]">MAIN[6][3][53]</a></td></tr>

<tr><td>RXVSELCP bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXVSELCP[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][54]">MAIN[6][3][54]</a></td></tr>

<tr><td>VSELAFE bit 0</td><td id="virtex2-GIGABIT10_S-GT10-VSELAFE[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][56]">MAIN[6][3][56]</a></td></tr>

<tr><td>VSELAFE bit 1</td><td id="virtex2-GIGABIT10_S-GT10-VSELAFE[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][57]">MAIN[6][3][57]</a></td></tr>

<tr><td>RXFEI bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXFEI[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][58]">MAIN[6][3][58]</a></td></tr>

<tr><td>RXFEI bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXFEI[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][59]">MAIN[6][3][59]</a></td></tr>

<tr><td>RXFLCPI bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXFLCPI[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][60]">MAIN[6][3][60]</a></td></tr>

<tr><td>RXFLCPI bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXFLCPI[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][61]">MAIN[6][3][61]</a></td></tr>

<tr><td>RXFER bit 0</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][62]">MAIN[6][3][62]</a></td></tr>

<tr><td>RXFER bit 1</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][63]">MAIN[6][3][63]</a></td></tr>

<tr><td>RXFER bit 2</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][64]">MAIN[6][3][64]</a></td></tr>

<tr><td>RXFER bit 3</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][65]">MAIN[6][3][65]</a></td></tr>

<tr><td>RXFER bit 4</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][66]">MAIN[6][3][66]</a></td></tr>

<tr><td>RXFER bit 5</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][67]">MAIN[6][3][67]</a></td></tr>

<tr><td>RXFER bit 6</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][68]">MAIN[6][3][68]</a></td></tr>

<tr><td>RXFER bit 7</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][69]">MAIN[6][3][69]</a></td></tr>

<tr><td>RXFER bit 8</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][70]">MAIN[6][3][70]</a></td></tr>

<tr><td>RXFER bit 9</td><td id="virtex2-GIGABIT10_S-GT10-RXFER[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][71]">MAIN[6][3][71]</a></td></tr>

<tr><td>PMA_REG_0E bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG_0E[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][72]">MAIN[6][3][72]</a></td></tr>

<tr><td>PMA_REG_0E bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG_0E[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][73]">MAIN[6][3][73]</a></td></tr>

<tr><td>PMA_REG_0E bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG_0E[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][74]">MAIN[6][3][74]</a></td></tr>

<tr><td>PMA_REG_0E bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG_0E[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][75]">MAIN[6][3][75]</a></td></tr>

<tr><td>PMA_REG_0E bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG_0E[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][76]">MAIN[6][3][76]</a></td></tr>

<tr><td>PMA_REG_0E bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG_0E[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][77]">MAIN[6][3][77]</a></td></tr>

<tr><td>PMA_REG_0E bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG_0E[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][78]">MAIN[6][3][78]</a></td></tr>

<tr><td>PMA_REG_0E bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PMA_REG_0E[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[6][3][79]">MAIN[6][3][79]</a></td></tr>

<tr><td>BIASEN</td><td id="virtex2-GIGABIT10_S-GT10-BIASEN"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][50]">MAIN[4][3][50]</a></td></tr>

<tr><td>TXANAEN</td><td id="virtex2-GIGABIT10_S-GT10-TXANAEN"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][51]">MAIN[4][3][51]</a></td></tr>

<tr><td>TXDIGEN</td><td id="virtex2-GIGABIT10_S-GT10-TXDIGEN"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][52]">MAIN[4][3][52]</a></td></tr>

<tr><td>RXANAEN</td><td id="virtex2-GIGABIT10_S-GT10-RXANAEN"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][53]">MAIN[4][3][53]</a></td></tr>

<tr><td>PMA_PWR_CNTRL_BIT4</td><td id="virtex2-GIGABIT10_S-GT10-PMA_PWR_CNTRL_BIT4"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][54]">MAIN[4][3][54]</a></td></tr>

<tr><td>TXEN</td><td id="virtex2-GIGABIT10_S-GT10-TXEN"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][55]">MAIN[4][3][55]</a></td></tr>

<tr><td>RXEN</td><td id="virtex2-GIGABIT10_S-GT10-RXEN"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][56]">MAIN[4][3][56]</a></td></tr>

<tr><td>TXDRVEN</td><td id="virtex2-GIGABIT10_S-GT10-TXDRVEN"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][57]">MAIN[4][3][57]</a></td></tr>

<tr><td>RX_BUFFER_USE</td><td id="virtex2-GIGABIT10_S-GT10-RX_BUFFER_USE"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][25]">MAIN[1][3][25]</a></td></tr>

<tr><td>RX_CRC_USE</td><td id="virtex2-GIGABIT10_S-GT10-RX_CRC_USE"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][35]">MAIN[2][3][35]</a></td></tr>

<tr><td>RX_LOS_INVALID_INCR</td><td><a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR">[enum: GT_RX_LOS_INVALID_INCR]</a></td></tr>

<tr><td>RX_LOS_THRESHOLD</td><td><a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD">[enum: GT_RX_LOS_THRESHOLD]</a></td></tr>

<tr><td>RX_LOSS_OF_SYNC_FSM</td><td id="virtex2-GIGABIT10_S-GT10-RX_LOSS_OF_SYNC_FSM"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][23]">MAIN[3][3][23]</a></td></tr>

<tr><td>TX_BUFFER_USE</td><td id="virtex2-GIGABIT10_S-GT10-TX_BUFFER_USE"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][36]">MAIN_IO[3][36]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 0</td><td id="virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][38]">MAIN_IO[3][38]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 1</td><td id="virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][39]">MAIN_IO[3][39]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 2</td><td id="virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][40]">MAIN_IO[3][40]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 3</td><td id="virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][41]">MAIN_IO[3][41]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 4</td><td id="virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][42]">MAIN_IO[3][42]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 5</td><td id="virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][43]">MAIN_IO[3][43]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 6</td><td id="virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][44]">MAIN_IO[3][44]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 7</td><td id="virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][45]">MAIN_IO[3][45]</a></td></tr>

<tr><td>TX_CRC_USE</td><td id="virtex2-GIGABIT10_S-GT10-TX_CRC_USE"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][37]">MAIN_IO[3][37]</a></td></tr>

<tr><td>ALIGN_COMMA_WORD</td><td><a href="#virtex2-GIGABIT10_S-GT10-ALIGN_COMMA_WORD">[enum: GT10_ALIGN_COMMA_WORD]</a></td></tr>

<tr><td>PCOMMA_DETECT</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_DETECT"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][34]">MAIN[0][3][34]</a></td></tr>

<tr><td>MCOMMA_DETECT</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_DETECT"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][22]">MAIN[0][3][22]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 0</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][1]">MAIN[0][3][1]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 1</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][2]">MAIN[0][3][2]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 2</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][3]">MAIN[0][3][3]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 3</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][4]">MAIN[0][3][4]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 4</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][5]">MAIN[0][3][5]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 5</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][6]">MAIN[0][3][6]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 6</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][7]">MAIN[0][3][7]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 7</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][8]">MAIN[0][3][8]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 8</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][9]">MAIN[0][3][9]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 9</td><td id="virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][10]">MAIN[0][3][10]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 0</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][23]">MAIN[0][3][23]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 1</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][24]">MAIN[0][3][24]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 2</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][25]">MAIN[0][3][25]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 3</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][26]">MAIN[0][3][26]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 4</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][27]">MAIN[0][3][27]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 5</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][28]">MAIN[0][3][28]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 6</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][29]">MAIN[0][3][29]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 7</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][30]">MAIN[0][3][30]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 8</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][31]">MAIN[0][3][31]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 9</td><td id="virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][32]">MAIN[0][3][32]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 0</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][11]">MAIN[0][3][11]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 1</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][12]">MAIN[0][3][12]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 2</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][13]">MAIN[0][3][13]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 3</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][14]">MAIN[0][3][14]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 4</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][15]">MAIN[0][3][15]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 5</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][16]">MAIN[0][3][16]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 6</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][17]">MAIN[0][3][17]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 7</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][18]">MAIN[0][3][18]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 8</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][19]">MAIN[0][3][19]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 9</td><td id="virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][20]">MAIN[0][3][20]</a></td></tr>

<tr><td>DEC_PCOMMA_DETECT</td><td id="virtex2-GIGABIT10_S-GT10-DEC_PCOMMA_DETECT"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][31]">MAIN[1][3][31]</a></td></tr>

<tr><td>DEC_MCOMMA_DETECT</td><td id="virtex2-GIGABIT10_S-GT10-DEC_MCOMMA_DETECT"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][32]">MAIN[1][3][32]</a></td></tr>

<tr><td>DEC_VALID_COMMA_ONLY</td><td id="virtex2-GIGABIT10_S-GT10-DEC_VALID_COMMA_ONLY"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][30]">MAIN[1][3][30]</a></td></tr>

<tr><td>SH_CNT_MAX bit 0</td><td id="virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][15]">MAIN[7][3][15]</a></td></tr>

<tr><td>SH_CNT_MAX bit 1</td><td id="virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][16]">MAIN[7][3][16]</a></td></tr>

<tr><td>SH_CNT_MAX bit 2</td><td id="virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][17]">MAIN[7][3][17]</a></td></tr>

<tr><td>SH_CNT_MAX bit 3</td><td id="virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][18]">MAIN[7][3][18]</a></td></tr>

<tr><td>SH_CNT_MAX bit 4</td><td id="virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][19]">MAIN[7][3][19]</a></td></tr>

<tr><td>SH_CNT_MAX bit 5</td><td id="virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][20]">MAIN[7][3][20]</a></td></tr>

<tr><td>SH_CNT_MAX bit 6</td><td id="virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][21]">MAIN[7][3][21]</a></td></tr>

<tr><td>SH_CNT_MAX bit 7</td><td id="virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][22]">MAIN[7][3][22]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 0</td><td id="virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][23]">MAIN[7][3][23]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 1</td><td id="virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][24]">MAIN[7][3][24]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 2</td><td id="virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][25]">MAIN[7][3][25]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 3</td><td id="virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][26]">MAIN[7][3][26]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 4</td><td id="virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][27]">MAIN[7][3][27]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 5</td><td id="virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][28]">MAIN[7][3][28]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 6</td><td id="virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][29]">MAIN[7][3][29]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 7</td><td id="virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[7][3][30]">MAIN[7][3][30]</a></td></tr>

<tr><td>CRC_FORMAT</td><td><a href="#virtex2-GIGABIT10_S-GT10-CRC_FORMAT">[enum: GT_CRC_FORMAT]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][13]">MAIN_IO[3][13]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][14]">MAIN_IO[3][14]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][15]">MAIN_IO[3][15]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][16]">MAIN_IO[3][16]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][17]">MAIN_IO[3][17]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][18]">MAIN_IO[3][18]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][19]">MAIN_IO[3][19]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][20]">MAIN_IO[3][20]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][70]">MAIN_IO[3][70]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][71]">MAIN_IO[3][71]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][72]">MAIN_IO[3][72]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][73]">MAIN_IO[3][73]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][74]">MAIN_IO[3][74]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][75]">MAIN_IO[3][75]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][76]">MAIN_IO[3][76]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][77]">MAIN_IO[3][77]</a></td></tr>

<tr><td>CLK_CORRECT_USE</td><td id="virtex2-GIGABIT10_S-GT10-CLK_CORRECT_USE"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][10]">MAIN[1][3][10]</a></td></tr>

<tr><td>CLK_COR_8B10B_DE</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_8B10B_DE"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][32]">MAIN[4][3][32]</a></td></tr>

<tr><td>CLK_COR_INSERT_IDLE_FLAG</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_INSERT_IDLE_FLAG"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][11]">MAIN[1][3][11]</a></td></tr>

<tr><td>CLK_COR_KEEP_IDLE</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_KEEP_IDLE"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][12]">MAIN[1][3][12]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][13]">MAIN[1][3][13]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][14]">MAIN[1][3][14]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][15]">MAIN[1][3][15]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][16]">MAIN[1][3][16]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][17]">MAIN[1][3][17]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][13]">MAIN[4][3][13]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][14]">MAIN[4][3][14]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][15]">MAIN[4][3][15]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][16]">MAIN[4][3][16]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][17]">MAIN[4][3][17]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][19]">MAIN[4][3][19]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][20]">MAIN[4][3][20]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][21]">MAIN[4][3][21]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][22]">MAIN[4][3][22]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][23]">MAIN[4][3][23]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][24]">MAIN[4][3][24]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][25]">MAIN[4][3][25]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][26]">MAIN[4][3][26]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][27]">MAIN[4][3][27]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][28]">MAIN[4][3][28]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][29]">MAIN[4][3][29]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][30]">MAIN[4][3][30]</a></td></tr>

<tr><td>CLK_COR_SEQ_LEN</td><td><a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_LEN">[enum: GT10_SEQ_LEN]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_USE</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_USE"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][35]">MAIN[1][3][35]</a></td></tr>

<tr><td>CLK_COR_SEQ_DROP</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_DROP"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][13]">MAIN[5][3][13]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_MASK bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_MASK[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][2]">MAIN[5][3][2]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_MASK bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_MASK[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][4]">MAIN[5][3][4]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_MASK bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_MASK[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][5]">MAIN[5][3][5]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_MASK bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_MASK[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][6]">MAIN[5][3][6]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_MASK bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_MASK[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][8]">MAIN[5][3][8]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_MASK bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_MASK[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][9]">MAIN[5][3][9]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_MASK bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_MASK[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][10]">MAIN[5][3][10]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_MASK bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_MASK[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[5][3][11]">MAIN[5][3][11]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][69]">MAIN[0][3][69]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][70]">MAIN[0][3][70]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][71]">MAIN[0][3][71]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][72]">MAIN[0][3][72]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][73]">MAIN[0][3][73]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][74]">MAIN[0][3][74]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][75]">MAIN[0][3][75]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][76]">MAIN[0][3][76]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][77]">MAIN[0][3][77]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][78]">MAIN[0][3][78]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][79]">MAIN[0][3][79]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][58]">MAIN[0][3][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][59]">MAIN[0][3][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][60]">MAIN[0][3][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][61]">MAIN[0][3][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][62]">MAIN[0][3][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][63]">MAIN[0][3][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][64]">MAIN[0][3][64]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][65]">MAIN[0][3][65]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][66]">MAIN[0][3][66]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][67]">MAIN[0][3][67]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][68]">MAIN[0][3][68]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][47]">MAIN[0][3][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][48]">MAIN[0][3][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][49]">MAIN[0][3][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][50]">MAIN[0][3][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][51]">MAIN[0][3][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][52]">MAIN[0][3][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][53]">MAIN[0][3][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][54]">MAIN[0][3][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][55]">MAIN[0][3][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][56]">MAIN[0][3][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][57]">MAIN[0][3][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][36]">MAIN[0][3][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][37]">MAIN[0][3][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][38]">MAIN[0][3][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][39]">MAIN[0][3][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][40]">MAIN[0][3][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][41]">MAIN[0][3][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][42]">MAIN[0][3][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][43]">MAIN[0][3][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][44]">MAIN[0][3][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][45]">MAIN[0][3][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[0][3][46]">MAIN[0][3][46]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][69]">MAIN[1][3][69]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][70]">MAIN[1][3][70]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][71]">MAIN[1][3][71]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][72]">MAIN[1][3][72]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][73]">MAIN[1][3][73]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][74]">MAIN[1][3][74]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][75]">MAIN[1][3][75]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][76]">MAIN[1][3][76]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][77]">MAIN[1][3][77]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][78]">MAIN[1][3][78]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][79]">MAIN[1][3][79]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][58]">MAIN[1][3][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][59]">MAIN[1][3][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][60]">MAIN[1][3][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][61]">MAIN[1][3][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][62]">MAIN[1][3][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][63]">MAIN[1][3][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][64]">MAIN[1][3][64]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][65]">MAIN[1][3][65]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][66]">MAIN[1][3][66]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][67]">MAIN[1][3][67]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][68]">MAIN[1][3][68]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][47]">MAIN[1][3][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][48]">MAIN[1][3][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][49]">MAIN[1][3][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][50]">MAIN[1][3][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][51]">MAIN[1][3][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][52]">MAIN[1][3][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][53]">MAIN[1][3][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][54]">MAIN[1][3][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][55]">MAIN[1][3][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][56]">MAIN[1][3][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][57]">MAIN[1][3][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][36]">MAIN[1][3][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][37]">MAIN[1][3][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][38]">MAIN[1][3][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][39]">MAIN[1][3][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][40]">MAIN[1][3][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][41]">MAIN[1][3][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][42]">MAIN[1][3][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][43]">MAIN[1][3][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][44]">MAIN[1][3][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][45]">MAIN[1][3][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][46]">MAIN[1][3][46]</a></td></tr>

<tr><td>CHAN_BOND_MODE</td><td><a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_MODE">[enum: GT_CHAN_BOND_MODE]</a></td></tr>

<tr><td>CHAN_BOND_64B66B_SV</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_64B66B_SV"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][33]">MAIN[4][3][33]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][24]">MAIN[3][3][24]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][25]">MAIN[3][3][25]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][26]">MAIN[3][3][26]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][27]">MAIN[3][3][27]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][28]">MAIN[3][3][28]</a></td></tr>

<tr><td>CHAN_BOND_ONE_SHOT</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_ONE_SHOT"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][23]">MAIN[1][3][23]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_LEN</td><td><a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_LEN">[enum: GT10_SEQ_LEN]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_USE</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_USE"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][35]">MAIN[3][3][35]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_MASK bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_MASK[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][3]">MAIN[4][3][3]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_MASK bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_MASK[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][4]">MAIN[4][3][4]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_MASK bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_MASK[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][5]">MAIN[4][3][5]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_MASK bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_MASK[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][6]">MAIN[4][3][6]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_MASK bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_MASK[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][8]">MAIN[4][3][8]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_MASK bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_MASK[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][9]">MAIN[4][3][9]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_MASK bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_MASK[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][10]">MAIN[4][3][10]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_MASK bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_MASK[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][11]">MAIN[4][3][11]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][69]">MAIN[2][3][69]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][70]">MAIN[2][3][70]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][71]">MAIN[2][3][71]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][72]">MAIN[2][3][72]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][73]">MAIN[2][3][73]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][74]">MAIN[2][3][74]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][75]">MAIN[2][3][75]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][76]">MAIN[2][3][76]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][77]">MAIN[2][3][77]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][78]">MAIN[2][3][78]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][79]">MAIN[2][3][79]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][58]">MAIN[2][3][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][59]">MAIN[2][3][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][60]">MAIN[2][3][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][61]">MAIN[2][3][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][62]">MAIN[2][3][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][63]">MAIN[2][3][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][64]">MAIN[2][3][64]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][65]">MAIN[2][3][65]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][66]">MAIN[2][3][66]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][67]">MAIN[2][3][67]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][68]">MAIN[2][3][68]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][47]">MAIN[2][3][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][48]">MAIN[2][3][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][49]">MAIN[2][3][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][50]">MAIN[2][3][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][51]">MAIN[2][3][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][52]">MAIN[2][3][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][53]">MAIN[2][3][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][54]">MAIN[2][3][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][55]">MAIN[2][3][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][56]">MAIN[2][3][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][57]">MAIN[2][3][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][36]">MAIN[2][3][36]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][37]">MAIN[2][3][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][38]">MAIN[2][3][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][39]">MAIN[2][3][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][40]">MAIN[2][3][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][41]">MAIN[2][3][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][42]">MAIN[2][3][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][43]">MAIN[2][3][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][44]">MAIN[2][3][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][45]">MAIN[2][3][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][46]">MAIN[2][3][46]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][69]">MAIN[3][3][69]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][70]">MAIN[3][3][70]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][71]">MAIN[3][3][71]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][72]">MAIN[3][3][72]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][73]">MAIN[3][3][73]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][74]">MAIN[3][3][74]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][75]">MAIN[3][3][75]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][76]">MAIN[3][3][76]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][77]">MAIN[3][3][77]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][78]">MAIN[3][3][78]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][79]">MAIN[3][3][79]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][58]">MAIN[3][3][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][59]">MAIN[3][3][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][60]">MAIN[3][3][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][61]">MAIN[3][3][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][62]">MAIN[3][3][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][63]">MAIN[3][3][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][64]">MAIN[3][3][64]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][65]">MAIN[3][3][65]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][66]">MAIN[3][3][66]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][67]">MAIN[3][3][67]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][68]">MAIN[3][3][68]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][47]">MAIN[3][3][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][48]">MAIN[3][3][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][49]">MAIN[3][3][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][50]">MAIN[3][3][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][51]">MAIN[3][3][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][52]">MAIN[3][3][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][53]">MAIN[3][3][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][54]">MAIN[3][3][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][55]">MAIN[3][3][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][56]">MAIN[3][3][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][57]">MAIN[3][3][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 0</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][36]">MAIN[3][3][36]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 1</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][37]">MAIN[3][3][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 2</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][38]">MAIN[3][3][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 3</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][39]">MAIN[3][3][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 4</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][40]">MAIN[3][3][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 5</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][41]">MAIN[3][3][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 6</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][42]">MAIN[3][3][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 7</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][43]">MAIN[3][3][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 8</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[8]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][44]">MAIN[3][3][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 9</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[9]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][45]">MAIN[3][3][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 10</td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[10]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][46]">MAIN[3][3][46]</a></td></tr>

<tr><td>TEST_MODE_1</td><td id="virtex2-GIGABIT10_S-GT10-TEST_MODE_1"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][11]">MAIN[2][3][11]</a></td></tr>

<tr><td>TEST_MODE_2</td><td id="virtex2-GIGABIT10_S-GT10-TEST_MODE_2"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][12]">MAIN[2][3][12]</a></td></tr>

<tr><td>TEST_MODE_3</td><td id="virtex2-GIGABIT10_S-GT10-TEST_MODE_3"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][13]">MAIN[2][3][13]</a></td></tr>

<tr><td>TEST_MODE_4</td><td id="virtex2-GIGABIT10_S-GT10-TEST_MODE_4"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][14]">MAIN[2][3][14]</a></td></tr>

<tr><td>TEST_MODE_5</td><td id="virtex2-GIGABIT10_S-GT10-TEST_MODE_5"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][15]">MAIN[2][3][15]</a></td></tr>

<tr><td>TEST_MODE_6</td><td id="virtex2-GIGABIT10_S-GT10-TEST_MODE_6"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][16]">MAIN[2][3][16]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S enum GT_RX_LOS_INVALID_INCR</caption>
<thead>
<tr id="virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR"><th>GT10.RX_LOS_INVALID_INCR</th><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][30]">MAIN[3][3][30]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][22]">MAIN[3][3][22]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][21]">MAIN[3][3][21]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][20]">MAIN[3][3][20]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][19]">MAIN[3][3][19]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][18]">MAIN[3][3][18]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][17]">MAIN[3][3][17]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][16]">MAIN[3][3][16]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_16</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_32</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_64</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_128</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S enum GT_RX_LOS_THRESHOLD</caption>
<thead>
<tr id="virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD"><th>GT10.RX_LOS_THRESHOLD</th><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[7]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][15]">MAIN[3][3][15]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[6]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][14]">MAIN[3][3][14]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[5]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][13]">MAIN[3][3][13]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[4]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][12]">MAIN[3][3][12]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[3]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][11]">MAIN[3][3][11]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][10]">MAIN[3][3][10]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][9]">MAIN[3][3][9]</a></td><td id="virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[3][3][8]">MAIN[3][3][8]</a></td></tr>

</thead>

<tbody>
<tr><td>_4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_16</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_32</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_64</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_128</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_256</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_512</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S enum GT10_ALIGN_COMMA_WORD</caption>
<thead>
<tr id="virtex2-GIGABIT10_S-GT10-ALIGN_COMMA_WORD"><th>GT10.ALIGN_COMMA_WORD</th><td id="virtex2-GIGABIT10_S-GT10-ALIGN_COMMA_WORD[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][1]">MAIN[4][3][1]</a></td><td id="virtex2-GIGABIT10_S-GT10-ALIGN_COMMA_WORD[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[4][3][0]">MAIN[4][3][0]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S enum GT_CRC_FORMAT</caption>
<thead>
<tr id="virtex2-GIGABIT10_S-GT10-CRC_FORMAT"><th>GT10.CRC_FORMAT</th><td id="virtex2-GIGABIT10_S-GT10-CRC_FORMAT[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][4]">MAIN_IO[3][4]</a></td><td id="virtex2-GIGABIT10_S-GT10-CRC_FORMAT[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN_IO[3][3]">MAIN_IO[3][3]</a></td></tr>

</thead>

<tbody>
<tr><td>USER_MODE</td><td>0</td><td>0</td></tr>

<tr><td>ETHERNET</td><td>0</td><td>1</td></tr>

<tr><td>INFINIBAND</td><td>1</td><td>1</td></tr>

<tr><td>FIBRE_CHAN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S enum GT10_SEQ_LEN</caption>
<thead>
<tr id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_LEN"><th>GT10.CLK_COR_SEQ_LEN</th><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_LEN[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][24]">MAIN[2][3][24]</a></td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_LEN[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][23]">MAIN[2][3][23]</a></td><td id="virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_LEN[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][22]">MAIN[2][3][22]</a></td></tr>

<tr id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_LEN"><th>GT10.CHAN_BOND_SEQ_LEN</th><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_LEN[2]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][28]">MAIN[2][3][28]</a></td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_LEN[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][27]">MAIN[2][3][27]</a></td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_LEN[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[2][3][26]">MAIN[2][3][26]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S enum GT_CHAN_BOND_MODE</caption>
<thead>
<tr id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_MODE"><th>GT10.CHAN_BOND_MODE</th><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_MODE[1]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][4]">MAIN[1][3][4]</a></td><td id="virtex2-GIGABIT10_S-GT10-CHAN_BOND_MODE[0]"><a href="#virtex2-GIGABIT10_S-bit-MAIN[1][3][2]">MAIN[1][3][2]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>MASTER</td><td>0</td><td>1</td></tr>

<tr><td>SLAVE_1_HOP</td><td>1</td><td>0</td></tr>

<tr><td>SLAVE_2_HOPS</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[0]</td><td>GT10.RXUSRCLK</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[1]</td><td>GT10.RXUSRCLK2</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[2]</td><td>GT10.REFCLK</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[3]</td><td>GT10.REFCLK2</td></tr>

<tr><td>CELL_IO.IMUX_SR_OPTINV[0]</td><td>GT10.RXRESET</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[0]</td><td>GT10.CHBONDI[0]</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[1]</td><td>GT10.CHBONDI[4]</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[2]</td><td>GT10.POWERDOWN</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[3]</td><td>GT10.LOOPBACK[0]</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[7]</td><td>GT10.PMARXLOCKSEL[1]</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[0]</td><td>GT10.CHBONDI[1]</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[1]</td><td>GT10.ENCHANSYNC</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[2]</td><td>GT10.RXPOLARITY</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[3]</td><td>GT10.LOOPBACK[1]</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[0]</td><td>GT10.CHBONDI[2]</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[1]</td><td>GT10.REFCLKSEL</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[3]</td><td>GT10.TXPOLARITY</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[0]</td><td>GT10.CHBONDI[3]</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[1]</td><td>GT10.PMAINIT</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[3]</td><td>GT10.TXINHIBIT</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[4]</td><td>GT10.REFCLKBSEL</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[6]</td><td>GT10.PMARXLOCKSEL[0]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[0]</td><td>GT10.CHBONDDONE</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[1]</td><td>GT10.RXRECCLK</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[2]</td><td>GT10.CHBONDO[0]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[3]</td><td>GT10.CHBONDO[1]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[4]</td><td>GT10.CHBONDO[2]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[5]</td><td>GT10.CHBONDO[3]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[6]</td><td>GT10.CHBONDO[4]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[7]</td><td>GT10.TXOUTCLK</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[8]</td><td>GT10.PMARXLOCK</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[9]</td><td>GT10.RXCLKCORCNT[2]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[10]</td><td>GT10.RXCLKCORCNT[1]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[11]</td><td>GT10.RXCLKCORCNT[0]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[12]</td><td>GT10.RXCOMMADET</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[13]</td><td>GT10.RXREALIGN</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[14]</td><td>GT10.RXBUFSTATUS[1]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[15]</td><td>GT10.RXBUFSTATUS[0]</td></tr>

<tr><td>CELL[0].IMUX_CLK_OPTINV[0]</td><td>GT10.TXUSRCLK</td></tr>

<tr><td>CELL[0].IMUX_CLK_OPTINV[1]</td><td>GT10.TXUSRCLK2</td></tr>

<tr><td>CELL[0].IMUX_SR_OPTINV[0]</td><td>GT10.TXRESET</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[0]</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[32]</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[0]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[1]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[33]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[0]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[4]</td><td>GT10.ENPCOMMAALIGN</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[7]</td><td>GT10.ENMCOMMAALIGN</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[2]</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[34]</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[0]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[3]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[35]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[0]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[0]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[1]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[2]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[3]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[32]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[33]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[34]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[35]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[8]</td><td>GT10.RXLOSSOFSYNC[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[0]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[4]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[36]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[1]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[5]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[37]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[1]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[6]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[38]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[1]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[7]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[39]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[1]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[4]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[5]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[6]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[7]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[36]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[37]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[38]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[39]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[8]</td><td>GT10.RXLOSSOFSYNC[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[1]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[8]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[40]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[2]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[9]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[41]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[2]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[10]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[42]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[2]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[11]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[43]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[2]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[8]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[9]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[10]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[11]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[40]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[41]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[42]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[43]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[8]</td><td>GT10.RXCRCERR</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[2]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[12]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[44]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[3]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[4]</td><td>GT10.TXDATAWIDTH[0]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[5]</td><td>GT10.TXINTDATAWIDTH[0]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[6]</td><td>GT10.RXDESCRAM64B66BUSE</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[13]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[45]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[3]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[4]</td><td>GT10.TXDATAWIDTH[1]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[5]</td><td>GT10.TXINTDATAWIDTH[1]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[6]</td><td>GT10.RXBLOCKSYNC64B66BUSE</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[14]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[46]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[3]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[4]</td><td>GT10.RXDATAWIDTH[0]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[5]</td><td>GT10.RXINTDATAWIDTH[0]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[6]</td><td>GT10.RXCOMMADETUSE</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[15]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[47]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[3]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[3]</td><td>GT10.TXFORCECRCERR</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[4]</td><td>GT10.RXDATAWIDTH[1]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[5]</td><td>GT10.RXINTDATAWIDTH[1]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[6]</td><td>GT10.RXSLIDE</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[12]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[13]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[14]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[15]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[44]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[45]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[46]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[47]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[8]</td><td>GT10.RXCHECKINGCRC</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[3]</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[16]</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[48]</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[4]</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[3]</td><td>GT10.TESTMEMORY</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[4]</td><td>GT10.RXDEC64B66BUSE</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[6]</td><td>GT10.SCANIN</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[17]</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[49]</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[4]</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[3]</td><td>GT10.RXIGNOREBTF</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[4]</td><td>GT10.TXSCRAM64B66BUSE</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[6]</td><td>GT10.SCANEN</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[18]</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[50]</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[4]</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[3]</td><td>GT10.TXENC8B10BUSE</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[4]</td><td>GT10.TXGEARBOX64B66BUSE</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[6]</td><td>GT10.SCANMODE</td></tr>

<tr><td>CELL[4].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[19]</td></tr>

<tr><td>CELL[4].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[51]</td></tr>

<tr><td>CELL[4].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[4]</td></tr>

<tr><td>CELL[4].IMUX_G3_DATA[3]</td><td>GT10.TXENC64B66BUSE</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[16]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[17]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[18]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[19]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[48]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[49]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[50]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[51]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[8]</td><td>GT10.SCANOUT</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[4]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[20]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[52]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[5]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[3]</td><td>GT10.RXDEC8B10BUSE</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[4]</td><td>GT10.PMAREGDATAIN[0]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[5]</td><td>GT10.PMAREGDATAIN[4]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[6]</td><td>GT10.PMAREGADDR[0]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[7]</td><td>GT10.PMAREGADDR[4]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[21]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[53]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[5]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[3]</td><td>GT10.PMAREGRW</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[4]</td><td>GT10.PMAREGDATAIN[1]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[5]</td><td>GT10.PMAREGDATAIN[5]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[6]</td><td>GT10.PMAREGADDR[1]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[7]</td><td>GT10.PMAREGADDR[5]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[22]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[54]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[5]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[3]</td><td>GT10.PMAREGSTROBE</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[4]</td><td>GT10.PMAREGDATAIN[2]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[5]</td><td>GT10.PMAREGDATAIN[6]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[6]</td><td>GT10.PMAREGADDR[2]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[23]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[55]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[5]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[4]</td><td>GT10.PMAREGDATAIN[3]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[5]</td><td>GT10.PMAREGDATAIN[7]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[6]</td><td>GT10.PMAREGADDR[3]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[20]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[21]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[22]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[23]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[52]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[53]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[54]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[55]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[5]</td></tr>

<tr><td>CELL[6].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[24]</td></tr>

<tr><td>CELL[6].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[56]</td></tr>

<tr><td>CELL[6].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[6]</td></tr>

<tr><td>CELL[6].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[25]</td></tr>

<tr><td>CELL[6].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[57]</td></tr>

<tr><td>CELL[6].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[6]</td></tr>

<tr><td>CELL[6].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[26]</td></tr>

<tr><td>CELL[6].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[58]</td></tr>

<tr><td>CELL[6].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[6]</td></tr>

<tr><td>CELL[6].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[27]</td></tr>

<tr><td>CELL[6].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[59]</td></tr>

<tr><td>CELL[6].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[6]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[24]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[25]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[26]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[27]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[56]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[57]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[58]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[59]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[6]</td></tr>

<tr><td>CELL[7].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[28]</td></tr>

<tr><td>CELL[7].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[60]</td></tr>

<tr><td>CELL[7].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[7]</td></tr>

<tr><td>CELL[7].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[29]</td></tr>

<tr><td>CELL[7].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[61]</td></tr>

<tr><td>CELL[7].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[7]</td></tr>

<tr><td>CELL[7].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[30]</td></tr>

<tr><td>CELL[7].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[62]</td></tr>

<tr><td>CELL[7].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[7]</td></tr>

<tr><td>CELL[7].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[31]</td></tr>

<tr><td>CELL[7].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[63]</td></tr>

<tr><td>CELL[7].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[7]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[28]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[29]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[30]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[31]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[60]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[61]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[62]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[63]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[8]</td><td>GT10.TXBUFERR</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S rect MAIN_IO</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][77]" title="MAIN_IO[3][77]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[7]">GT10:  CRC_END_OF_PKT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][76]" title="MAIN_IO[3][76]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[6]">GT10:  CRC_END_OF_PKT bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][75]" title="MAIN_IO[3][75]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[5]">GT10:  CRC_END_OF_PKT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][74]" title="MAIN_IO[3][74]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[4]">GT10:  CRC_END_OF_PKT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][73]" title="MAIN_IO[3][73]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[3]">GT10:  CRC_END_OF_PKT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][72]" title="MAIN_IO[3][72]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[2]">GT10:  CRC_END_OF_PKT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][71]" title="MAIN_IO[3][71]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[1]">GT10:  CRC_END_OF_PKT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][70]" title="MAIN_IO[3][70]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_END_OF_PKT[0]">GT10:  CRC_END_OF_PKT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][45]" title="MAIN_IO[3][45]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[7]">GT10:  TX_CRC_FORCE_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][44]" title="MAIN_IO[3][44]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[6]">GT10:  TX_CRC_FORCE_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][43]" title="MAIN_IO[3][43]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[5]">GT10:  TX_CRC_FORCE_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][42]" title="MAIN_IO[3][42]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[4]">GT10:  TX_CRC_FORCE_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][41]" title="MAIN_IO[3][41]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[3]">GT10:  TX_CRC_FORCE_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][40]" title="MAIN_IO[3][40]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[2]">GT10:  TX_CRC_FORCE_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][39]" title="MAIN_IO[3][39]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[1]">GT10:  TX_CRC_FORCE_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][38]" title="MAIN_IO[3][38]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_CRC_FORCE_VALUE[0]">GT10:  TX_CRC_FORCE_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][37]" title="MAIN_IO[3][37]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_CRC_USE">GT10:  TX_CRC_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][36]" title="MAIN_IO[3][36]">
<a href="#virtex2-GIGABIT10_S-GT10-TX_BUFFER_USE">GT10:  TX_BUFFER_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][20]" title="MAIN_IO[3][20]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[7]">GT10:  CRC_START_OF_PKT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][19]" title="MAIN_IO[3][19]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[6]">GT10:  CRC_START_OF_PKT bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][18]" title="MAIN_IO[3][18]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[5]">GT10:  CRC_START_OF_PKT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][17]" title="MAIN_IO[3][17]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[4]">GT10:  CRC_START_OF_PKT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][16]" title="MAIN_IO[3][16]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[3]">GT10:  CRC_START_OF_PKT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][15]" title="MAIN_IO[3][15]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[2]">GT10:  CRC_START_OF_PKT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][14]" title="MAIN_IO[3][14]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[1]">GT10:  CRC_START_OF_PKT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][13]" title="MAIN_IO[3][13]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_START_OF_PKT[0]">GT10:  CRC_START_OF_PKT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][4]" title="MAIN_IO[3][4]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_FORMAT[1]">GT10:  CRC_FORMAT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN_IO[3][3]" title="MAIN_IO[3][3]">
<a href="#virtex2-GIGABIT10_S-GT10-CRC_FORMAT[0]">GT10:  CRC_FORMAT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][79]" title="MAIN[0][3][79]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[10]">GT10:  CLK_COR_SEQ_1_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][78]" title="MAIN[0][3][78]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[9]">GT10:  CLK_COR_SEQ_1_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][77]" title="MAIN[0][3][77]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[8]">GT10:  CLK_COR_SEQ_1_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][76]" title="MAIN[0][3][76]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[7]">GT10:  CLK_COR_SEQ_1_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][75]" title="MAIN[0][3][75]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[6]">GT10:  CLK_COR_SEQ_1_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][74]" title="MAIN[0][3][74]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[5]">GT10:  CLK_COR_SEQ_1_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][73]" title="MAIN[0][3][73]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[4]">GT10:  CLK_COR_SEQ_1_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][72]" title="MAIN[0][3][72]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[3]">GT10:  CLK_COR_SEQ_1_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][71]" title="MAIN[0][3][71]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[2]">GT10:  CLK_COR_SEQ_1_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][70]" title="MAIN[0][3][70]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[1]">GT10:  CLK_COR_SEQ_1_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][69]" title="MAIN[0][3][69]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_1[0]">GT10:  CLK_COR_SEQ_1_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][68]" title="MAIN[0][3][68]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[10]">GT10:  CLK_COR_SEQ_1_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][67]" title="MAIN[0][3][67]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[9]">GT10:  CLK_COR_SEQ_1_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][66]" title="MAIN[0][3][66]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[8]">GT10:  CLK_COR_SEQ_1_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][65]" title="MAIN[0][3][65]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[7]">GT10:  CLK_COR_SEQ_1_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][64]" title="MAIN[0][3][64]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[6]">GT10:  CLK_COR_SEQ_1_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][63]" title="MAIN[0][3][63]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[5]">GT10:  CLK_COR_SEQ_1_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][62]" title="MAIN[0][3][62]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[4]">GT10:  CLK_COR_SEQ_1_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][61]" title="MAIN[0][3][61]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[3]">GT10:  CLK_COR_SEQ_1_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][60]" title="MAIN[0][3][60]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[2]">GT10:  CLK_COR_SEQ_1_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][59]" title="MAIN[0][3][59]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[1]">GT10:  CLK_COR_SEQ_1_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][58]" title="MAIN[0][3][58]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_2[0]">GT10:  CLK_COR_SEQ_1_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][57]" title="MAIN[0][3][57]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[10]">GT10:  CLK_COR_SEQ_1_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][56]" title="MAIN[0][3][56]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[9]">GT10:  CLK_COR_SEQ_1_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][55]" title="MAIN[0][3][55]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[8]">GT10:  CLK_COR_SEQ_1_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][54]" title="MAIN[0][3][54]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[7]">GT10:  CLK_COR_SEQ_1_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][53]" title="MAIN[0][3][53]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[6]">GT10:  CLK_COR_SEQ_1_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][52]" title="MAIN[0][3][52]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[5]">GT10:  CLK_COR_SEQ_1_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][51]" title="MAIN[0][3][51]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[4]">GT10:  CLK_COR_SEQ_1_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][50]" title="MAIN[0][3][50]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[3]">GT10:  CLK_COR_SEQ_1_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][49]" title="MAIN[0][3][49]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[2]">GT10:  CLK_COR_SEQ_1_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][48]" title="MAIN[0][3][48]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[1]">GT10:  CLK_COR_SEQ_1_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][47]" title="MAIN[0][3][47]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_3[0]">GT10:  CLK_COR_SEQ_1_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][46]" title="MAIN[0][3][46]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[10]">GT10:  CLK_COR_SEQ_1_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][45]" title="MAIN[0][3][45]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[9]">GT10:  CLK_COR_SEQ_1_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][44]" title="MAIN[0][3][44]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[8]">GT10:  CLK_COR_SEQ_1_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][43]" title="MAIN[0][3][43]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[7]">GT10:  CLK_COR_SEQ_1_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][42]" title="MAIN[0][3][42]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[6]">GT10:  CLK_COR_SEQ_1_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][41]" title="MAIN[0][3][41]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[5]">GT10:  CLK_COR_SEQ_1_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][40]" title="MAIN[0][3][40]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[4]">GT10:  CLK_COR_SEQ_1_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][39]" title="MAIN[0][3][39]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[3]">GT10:  CLK_COR_SEQ_1_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][38]" title="MAIN[0][3][38]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[2]">GT10:  CLK_COR_SEQ_1_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][37]" title="MAIN[0][3][37]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[1]">GT10:  CLK_COR_SEQ_1_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][36]" title="MAIN[0][3][36]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_4[0]">GT10:  CLK_COR_SEQ_1_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][34]" title="MAIN[0][3][34]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_DETECT">GT10:  PCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][32]" title="MAIN[0][3][32]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[9]">GT10:  PCOMMA_10B_VALUE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][31]" title="MAIN[0][3][31]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[8]">GT10:  PCOMMA_10B_VALUE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][30]" title="MAIN[0][3][30]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[7]">GT10:  PCOMMA_10B_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][29]" title="MAIN[0][3][29]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[6]">GT10:  PCOMMA_10B_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][28]" title="MAIN[0][3][28]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[5]">GT10:  PCOMMA_10B_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][27]" title="MAIN[0][3][27]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[4]">GT10:  PCOMMA_10B_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][26]" title="MAIN[0][3][26]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[3]">GT10:  PCOMMA_10B_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][25]" title="MAIN[0][3][25]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[2]">GT10:  PCOMMA_10B_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][24]" title="MAIN[0][3][24]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[1]">GT10:  PCOMMA_10B_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][23]" title="MAIN[0][3][23]">
<a href="#virtex2-GIGABIT10_S-GT10-PCOMMA_10B_VALUE[0]">GT10:  PCOMMA_10B_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][22]" title="MAIN[0][3][22]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_DETECT">GT10:  MCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][20]" title="MAIN[0][3][20]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[9]">GT10:  MCOMMA_10B_VALUE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][19]" title="MAIN[0][3][19]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[8]">GT10:  MCOMMA_10B_VALUE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][18]" title="MAIN[0][3][18]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[7]">GT10:  MCOMMA_10B_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][17]" title="MAIN[0][3][17]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[6]">GT10:  MCOMMA_10B_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][16]" title="MAIN[0][3][16]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[5]">GT10:  MCOMMA_10B_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][15]" title="MAIN[0][3][15]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[4]">GT10:  MCOMMA_10B_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][14]" title="MAIN[0][3][14]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[3]">GT10:  MCOMMA_10B_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][13]" title="MAIN[0][3][13]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[2]">GT10:  MCOMMA_10B_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][12]" title="MAIN[0][3][12]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[1]">GT10:  MCOMMA_10B_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][11]" title="MAIN[0][3][11]">
<a href="#virtex2-GIGABIT10_S-GT10-MCOMMA_10B_VALUE[0]">GT10:  MCOMMA_10B_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][10]" title="MAIN[0][3][10]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[9]">GT10:  COMMA_10B_MASK bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][9]" title="MAIN[0][3][9]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[8]">GT10:  COMMA_10B_MASK bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][8]" title="MAIN[0][3][8]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[7]">GT10:  COMMA_10B_MASK bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][7]" title="MAIN[0][3][7]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[6]">GT10:  COMMA_10B_MASK bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][6]" title="MAIN[0][3][6]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[5]">GT10:  COMMA_10B_MASK bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][5]" title="MAIN[0][3][5]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[4]">GT10:  COMMA_10B_MASK bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][4]" title="MAIN[0][3][4]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[3]">GT10:  COMMA_10B_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][3]" title="MAIN[0][3][3]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[2]">GT10:  COMMA_10B_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][2]" title="MAIN[0][3][2]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[1]">GT10:  COMMA_10B_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[0][3][1]" title="MAIN[0][3][1]">
<a href="#virtex2-GIGABIT10_S-GT10-COMMA_10B_MASK[0]">GT10:  COMMA_10B_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][79]" title="MAIN[1][3][79]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[10]">GT10:  CLK_COR_SEQ_2_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][78]" title="MAIN[1][3][78]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[9]">GT10:  CLK_COR_SEQ_2_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][77]" title="MAIN[1][3][77]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[8]">GT10:  CLK_COR_SEQ_2_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][76]" title="MAIN[1][3][76]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[7]">GT10:  CLK_COR_SEQ_2_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][75]" title="MAIN[1][3][75]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[6]">GT10:  CLK_COR_SEQ_2_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][74]" title="MAIN[1][3][74]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[5]">GT10:  CLK_COR_SEQ_2_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][73]" title="MAIN[1][3][73]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[4]">GT10:  CLK_COR_SEQ_2_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][72]" title="MAIN[1][3][72]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[3]">GT10:  CLK_COR_SEQ_2_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][71]" title="MAIN[1][3][71]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[2]">GT10:  CLK_COR_SEQ_2_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][70]" title="MAIN[1][3][70]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[1]">GT10:  CLK_COR_SEQ_2_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][69]" title="MAIN[1][3][69]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_1[0]">GT10:  CLK_COR_SEQ_2_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][68]" title="MAIN[1][3][68]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[10]">GT10:  CLK_COR_SEQ_2_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][67]" title="MAIN[1][3][67]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[9]">GT10:  CLK_COR_SEQ_2_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][66]" title="MAIN[1][3][66]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[8]">GT10:  CLK_COR_SEQ_2_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][65]" title="MAIN[1][3][65]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[7]">GT10:  CLK_COR_SEQ_2_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][64]" title="MAIN[1][3][64]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[6]">GT10:  CLK_COR_SEQ_2_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][63]" title="MAIN[1][3][63]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[5]">GT10:  CLK_COR_SEQ_2_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][62]" title="MAIN[1][3][62]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[4]">GT10:  CLK_COR_SEQ_2_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][61]" title="MAIN[1][3][61]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[3]">GT10:  CLK_COR_SEQ_2_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][60]" title="MAIN[1][3][60]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[2]">GT10:  CLK_COR_SEQ_2_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][59]" title="MAIN[1][3][59]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[1]">GT10:  CLK_COR_SEQ_2_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][58]" title="MAIN[1][3][58]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_2[0]">GT10:  CLK_COR_SEQ_2_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][57]" title="MAIN[1][3][57]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[10]">GT10:  CLK_COR_SEQ_2_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][56]" title="MAIN[1][3][56]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[9]">GT10:  CLK_COR_SEQ_2_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][55]" title="MAIN[1][3][55]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[8]">GT10:  CLK_COR_SEQ_2_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][54]" title="MAIN[1][3][54]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[7]">GT10:  CLK_COR_SEQ_2_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][53]" title="MAIN[1][3][53]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[6]">GT10:  CLK_COR_SEQ_2_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][52]" title="MAIN[1][3][52]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[5]">GT10:  CLK_COR_SEQ_2_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][51]" title="MAIN[1][3][51]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[4]">GT10:  CLK_COR_SEQ_2_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][50]" title="MAIN[1][3][50]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[3]">GT10:  CLK_COR_SEQ_2_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][49]" title="MAIN[1][3][49]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[2]">GT10:  CLK_COR_SEQ_2_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][48]" title="MAIN[1][3][48]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[1]">GT10:  CLK_COR_SEQ_2_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][47]" title="MAIN[1][3][47]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_3[0]">GT10:  CLK_COR_SEQ_2_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][46]" title="MAIN[1][3][46]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[10]">GT10:  CLK_COR_SEQ_2_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][45]" title="MAIN[1][3][45]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[9]">GT10:  CLK_COR_SEQ_2_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][44]" title="MAIN[1][3][44]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[8]">GT10:  CLK_COR_SEQ_2_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][43]" title="MAIN[1][3][43]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[7]">GT10:  CLK_COR_SEQ_2_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][42]" title="MAIN[1][3][42]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[6]">GT10:  CLK_COR_SEQ_2_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][41]" title="MAIN[1][3][41]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[5]">GT10:  CLK_COR_SEQ_2_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][40]" title="MAIN[1][3][40]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[4]">GT10:  CLK_COR_SEQ_2_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][39]" title="MAIN[1][3][39]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[3]">GT10:  CLK_COR_SEQ_2_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][38]" title="MAIN[1][3][38]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[2]">GT10:  CLK_COR_SEQ_2_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][37]" title="MAIN[1][3][37]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[1]">GT10:  CLK_COR_SEQ_2_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][36]" title="MAIN[1][3][36]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_4[0]">GT10:  CLK_COR_SEQ_2_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][35]" title="MAIN[1][3][35]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_USE">GT10:  CLK_COR_SEQ_2_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][32]" title="MAIN[1][3][32]">
<a href="#virtex2-GIGABIT10_S-GT10-DEC_MCOMMA_DETECT">GT10:  DEC_MCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][31]" title="MAIN[1][3][31]">
<a href="#virtex2-GIGABIT10_S-GT10-DEC_PCOMMA_DETECT">GT10:  DEC_PCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][30]" title="MAIN[1][3][30]">
<a href="#virtex2-GIGABIT10_S-GT10-DEC_VALID_COMMA_ONLY">GT10:  DEC_VALID_COMMA_ONLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][25]" title="MAIN[1][3][25]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_BUFFER_USE">GT10:  RX_BUFFER_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][23]" title="MAIN[1][3][23]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_ONE_SHOT">GT10:  CHAN_BOND_ONE_SHOT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][17]" title="MAIN[1][3][17]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[4]">GT10:  CLK_COR_REPEAT_WAIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][16]" title="MAIN[1][3][16]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[3]">GT10:  CLK_COR_REPEAT_WAIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][15]" title="MAIN[1][3][15]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[2]">GT10:  CLK_COR_REPEAT_WAIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][14]" title="MAIN[1][3][14]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[1]">GT10:  CLK_COR_REPEAT_WAIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][13]" title="MAIN[1][3][13]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_REPEAT_WAIT[0]">GT10:  CLK_COR_REPEAT_WAIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][12]" title="MAIN[1][3][12]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_KEEP_IDLE">GT10:  CLK_COR_KEEP_IDLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][11]" title="MAIN[1][3][11]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_INSERT_IDLE_FLAG">GT10:  CLK_COR_INSERT_IDLE_FLAG</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][10]" title="MAIN[1][3][10]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_CORRECT_USE">GT10:  CLK_CORRECT_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][4]" title="MAIN[1][3][4]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_MODE[1]">GT10:  CHAN_BOND_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[1][3][2]" title="MAIN[1][3][2]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_MODE[0]">GT10:  CHAN_BOND_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][79]" title="MAIN[2][3][79]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[10]">GT10:  CHAN_BOND_SEQ_1_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][78]" title="MAIN[2][3][78]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[9]">GT10:  CHAN_BOND_SEQ_1_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][77]" title="MAIN[2][3][77]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[8]">GT10:  CHAN_BOND_SEQ_1_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][76]" title="MAIN[2][3][76]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[7]">GT10:  CHAN_BOND_SEQ_1_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][75]" title="MAIN[2][3][75]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[6]">GT10:  CHAN_BOND_SEQ_1_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][74]" title="MAIN[2][3][74]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[5]">GT10:  CHAN_BOND_SEQ_1_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][73]" title="MAIN[2][3][73]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[4]">GT10:  CHAN_BOND_SEQ_1_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][72]" title="MAIN[2][3][72]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[3]">GT10:  CHAN_BOND_SEQ_1_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][71]" title="MAIN[2][3][71]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[2]">GT10:  CHAN_BOND_SEQ_1_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][70]" title="MAIN[2][3][70]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[1]">GT10:  CHAN_BOND_SEQ_1_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][69]" title="MAIN[2][3][69]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_1[0]">GT10:  CHAN_BOND_SEQ_1_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][68]" title="MAIN[2][3][68]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[10]">GT10:  CHAN_BOND_SEQ_1_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][67]" title="MAIN[2][3][67]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[9]">GT10:  CHAN_BOND_SEQ_1_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][66]" title="MAIN[2][3][66]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[8]">GT10:  CHAN_BOND_SEQ_1_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][65]" title="MAIN[2][3][65]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[7]">GT10:  CHAN_BOND_SEQ_1_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][64]" title="MAIN[2][3][64]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[6]">GT10:  CHAN_BOND_SEQ_1_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][63]" title="MAIN[2][3][63]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[5]">GT10:  CHAN_BOND_SEQ_1_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][62]" title="MAIN[2][3][62]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[4]">GT10:  CHAN_BOND_SEQ_1_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][61]" title="MAIN[2][3][61]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[3]">GT10:  CHAN_BOND_SEQ_1_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][60]" title="MAIN[2][3][60]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[2]">GT10:  CHAN_BOND_SEQ_1_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][59]" title="MAIN[2][3][59]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[1]">GT10:  CHAN_BOND_SEQ_1_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][58]" title="MAIN[2][3][58]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_2[0]">GT10:  CHAN_BOND_SEQ_1_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][57]" title="MAIN[2][3][57]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[10]">GT10:  CHAN_BOND_SEQ_1_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][56]" title="MAIN[2][3][56]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[9]">GT10:  CHAN_BOND_SEQ_1_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][55]" title="MAIN[2][3][55]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[8]">GT10:  CHAN_BOND_SEQ_1_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][54]" title="MAIN[2][3][54]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[7]">GT10:  CHAN_BOND_SEQ_1_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][53]" title="MAIN[2][3][53]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[6]">GT10:  CHAN_BOND_SEQ_1_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][52]" title="MAIN[2][3][52]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[5]">GT10:  CHAN_BOND_SEQ_1_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][51]" title="MAIN[2][3][51]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[4]">GT10:  CHAN_BOND_SEQ_1_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][50]" title="MAIN[2][3][50]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[3]">GT10:  CHAN_BOND_SEQ_1_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][49]" title="MAIN[2][3][49]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[2]">GT10:  CHAN_BOND_SEQ_1_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][48]" title="MAIN[2][3][48]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[1]">GT10:  CHAN_BOND_SEQ_1_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][47]" title="MAIN[2][3][47]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_3[0]">GT10:  CHAN_BOND_SEQ_1_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][46]" title="MAIN[2][3][46]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[10]">GT10:  CHAN_BOND_SEQ_1_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][45]" title="MAIN[2][3][45]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[9]">GT10:  CHAN_BOND_SEQ_1_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][44]" title="MAIN[2][3][44]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[8]">GT10:  CHAN_BOND_SEQ_1_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][43]" title="MAIN[2][3][43]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[7]">GT10:  CHAN_BOND_SEQ_1_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][42]" title="MAIN[2][3][42]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[6]">GT10:  CHAN_BOND_SEQ_1_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][41]" title="MAIN[2][3][41]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[5]">GT10:  CHAN_BOND_SEQ_1_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][40]" title="MAIN[2][3][40]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[4]">GT10:  CHAN_BOND_SEQ_1_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][39]" title="MAIN[2][3][39]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[3]">GT10:  CHAN_BOND_SEQ_1_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][38]" title="MAIN[2][3][38]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[2]">GT10:  CHAN_BOND_SEQ_1_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][37]" title="MAIN[2][3][37]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[1]">GT10:  CHAN_BOND_SEQ_1_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][36]" title="MAIN[2][3][36]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_4[0]">GT10:  CHAN_BOND_SEQ_1_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][35]" title="MAIN[2][3][35]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_CRC_USE">GT10:  RX_CRC_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][28]" title="MAIN[2][3][28]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_LEN[2]">GT10:  CHAN_BOND_SEQ_LEN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][27]" title="MAIN[2][3][27]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_LEN[1]">GT10:  CHAN_BOND_SEQ_LEN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][26]" title="MAIN[2][3][26]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_LEN[0]">GT10:  CHAN_BOND_SEQ_LEN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][24]" title="MAIN[2][3][24]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_LEN[2]">GT10:  CLK_COR_SEQ_LEN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][23]" title="MAIN[2][3][23]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_LEN[1]">GT10:  CLK_COR_SEQ_LEN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][22]" title="MAIN[2][3][22]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_LEN[0]">GT10:  CLK_COR_SEQ_LEN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][16]" title="MAIN[2][3][16]">
<a href="#virtex2-GIGABIT10_S-GT10-TEST_MODE_6">GT10:  TEST_MODE_6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][15]" title="MAIN[2][3][15]">
<a href="#virtex2-GIGABIT10_S-GT10-TEST_MODE_5">GT10:  TEST_MODE_5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][14]" title="MAIN[2][3][14]">
<a href="#virtex2-GIGABIT10_S-GT10-TEST_MODE_4">GT10:  TEST_MODE_4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][13]" title="MAIN[2][3][13]">
<a href="#virtex2-GIGABIT10_S-GT10-TEST_MODE_3">GT10:  TEST_MODE_3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][12]" title="MAIN[2][3][12]">
<a href="#virtex2-GIGABIT10_S-GT10-TEST_MODE_2">GT10:  TEST_MODE_2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[2][3][11]" title="MAIN[2][3][11]">
<a href="#virtex2-GIGABIT10_S-GT10-TEST_MODE_1">GT10:  TEST_MODE_1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][79]" title="MAIN[3][3][79]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[10]">GT10:  CHAN_BOND_SEQ_2_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][78]" title="MAIN[3][3][78]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[9]">GT10:  CHAN_BOND_SEQ_2_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][77]" title="MAIN[3][3][77]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[8]">GT10:  CHAN_BOND_SEQ_2_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][76]" title="MAIN[3][3][76]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[7]">GT10:  CHAN_BOND_SEQ_2_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][75]" title="MAIN[3][3][75]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[6]">GT10:  CHAN_BOND_SEQ_2_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][74]" title="MAIN[3][3][74]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[5]">GT10:  CHAN_BOND_SEQ_2_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][73]" title="MAIN[3][3][73]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[4]">GT10:  CHAN_BOND_SEQ_2_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][72]" title="MAIN[3][3][72]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[3]">GT10:  CHAN_BOND_SEQ_2_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][71]" title="MAIN[3][3][71]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[2]">GT10:  CHAN_BOND_SEQ_2_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][70]" title="MAIN[3][3][70]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[1]">GT10:  CHAN_BOND_SEQ_2_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][69]" title="MAIN[3][3][69]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_1[0]">GT10:  CHAN_BOND_SEQ_2_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][68]" title="MAIN[3][3][68]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[10]">GT10:  CHAN_BOND_SEQ_2_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][67]" title="MAIN[3][3][67]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[9]">GT10:  CHAN_BOND_SEQ_2_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][66]" title="MAIN[3][3][66]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[8]">GT10:  CHAN_BOND_SEQ_2_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][65]" title="MAIN[3][3][65]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[7]">GT10:  CHAN_BOND_SEQ_2_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][64]" title="MAIN[3][3][64]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[6]">GT10:  CHAN_BOND_SEQ_2_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][63]" title="MAIN[3][3][63]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[5]">GT10:  CHAN_BOND_SEQ_2_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][62]" title="MAIN[3][3][62]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[4]">GT10:  CHAN_BOND_SEQ_2_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][61]" title="MAIN[3][3][61]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[3]">GT10:  CHAN_BOND_SEQ_2_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][60]" title="MAIN[3][3][60]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[2]">GT10:  CHAN_BOND_SEQ_2_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][59]" title="MAIN[3][3][59]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[1]">GT10:  CHAN_BOND_SEQ_2_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][58]" title="MAIN[3][3][58]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_2[0]">GT10:  CHAN_BOND_SEQ_2_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][57]" title="MAIN[3][3][57]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[10]">GT10:  CHAN_BOND_SEQ_2_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][56]" title="MAIN[3][3][56]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[9]">GT10:  CHAN_BOND_SEQ_2_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][55]" title="MAIN[3][3][55]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[8]">GT10:  CHAN_BOND_SEQ_2_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][54]" title="MAIN[3][3][54]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[7]">GT10:  CHAN_BOND_SEQ_2_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][53]" title="MAIN[3][3][53]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[6]">GT10:  CHAN_BOND_SEQ_2_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][52]" title="MAIN[3][3][52]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[5]">GT10:  CHAN_BOND_SEQ_2_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][51]" title="MAIN[3][3][51]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[4]">GT10:  CHAN_BOND_SEQ_2_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][50]" title="MAIN[3][3][50]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[3]">GT10:  CHAN_BOND_SEQ_2_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][49]" title="MAIN[3][3][49]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[2]">GT10:  CHAN_BOND_SEQ_2_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][48]" title="MAIN[3][3][48]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[1]">GT10:  CHAN_BOND_SEQ_2_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][47]" title="MAIN[3][3][47]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_3[0]">GT10:  CHAN_BOND_SEQ_2_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][46]" title="MAIN[3][3][46]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[10]">GT10:  CHAN_BOND_SEQ_2_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][45]" title="MAIN[3][3][45]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[9]">GT10:  CHAN_BOND_SEQ_2_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][44]" title="MAIN[3][3][44]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[8]">GT10:  CHAN_BOND_SEQ_2_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][43]" title="MAIN[3][3][43]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[7]">GT10:  CHAN_BOND_SEQ_2_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][42]" title="MAIN[3][3][42]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[6]">GT10:  CHAN_BOND_SEQ_2_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][41]" title="MAIN[3][3][41]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[5]">GT10:  CHAN_BOND_SEQ_2_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][40]" title="MAIN[3][3][40]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[4]">GT10:  CHAN_BOND_SEQ_2_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][39]" title="MAIN[3][3][39]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[3]">GT10:  CHAN_BOND_SEQ_2_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][38]" title="MAIN[3][3][38]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[2]">GT10:  CHAN_BOND_SEQ_2_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][37]" title="MAIN[3][3][37]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[1]">GT10:  CHAN_BOND_SEQ_2_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][36]" title="MAIN[3][3][36]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_4[0]">GT10:  CHAN_BOND_SEQ_2_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][35]" title="MAIN[3][3][35]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_USE">GT10:  CHAN_BOND_SEQ_2_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][30]" title="MAIN[3][3][30]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[7]">GT10:  RX_LOS_INVALID_INCR bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][28]" title="MAIN[3][3][28]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[4]">GT10:  CHAN_BOND_LIMIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][27]" title="MAIN[3][3][27]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[3]">GT10:  CHAN_BOND_LIMIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][26]" title="MAIN[3][3][26]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[2]">GT10:  CHAN_BOND_LIMIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][25]" title="MAIN[3][3][25]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[1]">GT10:  CHAN_BOND_LIMIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][24]" title="MAIN[3][3][24]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_LIMIT[0]">GT10:  CHAN_BOND_LIMIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][23]" title="MAIN[3][3][23]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOSS_OF_SYNC_FSM">GT10:  RX_LOSS_OF_SYNC_FSM</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][22]" title="MAIN[3][3][22]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[6]">GT10:  RX_LOS_INVALID_INCR bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][21]" title="MAIN[3][3][21]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[5]">GT10:  RX_LOS_INVALID_INCR bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][20]" title="MAIN[3][3][20]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[4]">GT10:  RX_LOS_INVALID_INCR bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][19]" title="MAIN[3][3][19]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[3]">GT10:  RX_LOS_INVALID_INCR bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][18]" title="MAIN[3][3][18]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[2]">GT10:  RX_LOS_INVALID_INCR bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][17]" title="MAIN[3][3][17]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[1]">GT10:  RX_LOS_INVALID_INCR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][16]" title="MAIN[3][3][16]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_INVALID_INCR[0]">GT10:  RX_LOS_INVALID_INCR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][15]" title="MAIN[3][3][15]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[7]">GT10:  RX_LOS_THRESHOLD bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][14]" title="MAIN[3][3][14]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[6]">GT10:  RX_LOS_THRESHOLD bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][13]" title="MAIN[3][3][13]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[5]">GT10:  RX_LOS_THRESHOLD bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][12]" title="MAIN[3][3][12]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[4]">GT10:  RX_LOS_THRESHOLD bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][11]" title="MAIN[3][3][11]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[3]">GT10:  RX_LOS_THRESHOLD bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][10]" title="MAIN[3][3][10]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[2]">GT10:  RX_LOS_THRESHOLD bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][9]" title="MAIN[3][3][9]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[1]">GT10:  RX_LOS_THRESHOLD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[3][3][8]" title="MAIN[3][3][8]">
<a href="#virtex2-GIGABIT10_S-GT10-RX_LOS_THRESHOLD[0]">GT10:  RX_LOS_THRESHOLD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][57]" title="MAIN[4][3][57]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[15][7]">GT10:  PMA_REG[15] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDRVEN">GT10:  TXDRVEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][56]" title="MAIN[4][3][56]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[15][6]">GT10:  PMA_REG[15] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXEN">GT10:  RXEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][55]" title="MAIN[4][3][55]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[15][5]">GT10:  PMA_REG[15] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXEN">GT10:  TXEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][54]" title="MAIN[4][3][54]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[15][4]">GT10:  PMA_REG[15] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-PMA_PWR_CNTRL_BIT4">GT10:  PMA_PWR_CNTRL_BIT4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][53]" title="MAIN[4][3][53]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[15][3]">GT10:  PMA_REG[15] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXANAEN">GT10:  RXANAEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][52]" title="MAIN[4][3][52]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[15][2]">GT10:  PMA_REG[15] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIGEN">GT10:  TXDIGEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][51]" title="MAIN[4][3][51]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[15][1]">GT10:  PMA_REG[15] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXANAEN">GT10:  TXANAEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][50]" title="MAIN[4][3][50]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[15][0]">GT10:  PMA_REG[15] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-BIASEN">GT10:  BIASEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][33]" title="MAIN[4][3][33]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_64B66B_SV">GT10:  CHAN_BOND_64B66B_SV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][32]" title="MAIN[4][3][32]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_8B10B_DE">GT10:  CLK_COR_8B10B_DE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][30]" title="MAIN[4][3][30]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[5]">GT10:  CLK_COR_MAX_LAT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][29]" title="MAIN[4][3][29]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[4]">GT10:  CLK_COR_MAX_LAT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][28]" title="MAIN[4][3][28]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[3]">GT10:  CLK_COR_MAX_LAT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][27]" title="MAIN[4][3][27]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[2]">GT10:  CLK_COR_MAX_LAT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][26]" title="MAIN[4][3][26]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[1]">GT10:  CLK_COR_MAX_LAT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][25]" title="MAIN[4][3][25]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MAX_LAT[0]">GT10:  CLK_COR_MAX_LAT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][24]" title="MAIN[4][3][24]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[5]">GT10:  CLK_COR_MIN_LAT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][23]" title="MAIN[4][3][23]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[4]">GT10:  CLK_COR_MIN_LAT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][22]" title="MAIN[4][3][22]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[3]">GT10:  CLK_COR_MIN_LAT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][21]" title="MAIN[4][3][21]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[2]">GT10:  CLK_COR_MIN_LAT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][20]" title="MAIN[4][3][20]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[1]">GT10:  CLK_COR_MIN_LAT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][19]" title="MAIN[4][3][19]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_MIN_LAT[0]">GT10:  CLK_COR_MIN_LAT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][17]" title="MAIN[4][3][17]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[4]">GT10:  CLK_COR_ADJ_MAX bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][16]" title="MAIN[4][3][16]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[3]">GT10:  CLK_COR_ADJ_MAX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][15]" title="MAIN[4][3][15]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[2]">GT10:  CLK_COR_ADJ_MAX bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][14]" title="MAIN[4][3][14]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[1]">GT10:  CLK_COR_ADJ_MAX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][13]" title="MAIN[4][3][13]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_ADJ_MAX[0]">GT10:  CLK_COR_ADJ_MAX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][11]" title="MAIN[4][3][11]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_MASK[3]">GT10:  CHAN_BOND_SEQ_2_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][10]" title="MAIN[4][3][10]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_MASK[2]">GT10:  CHAN_BOND_SEQ_2_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][9]" title="MAIN[4][3][9]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_MASK[1]">GT10:  CHAN_BOND_SEQ_2_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][8]" title="MAIN[4][3][8]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_2_MASK[0]">GT10:  CHAN_BOND_SEQ_2_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][6]" title="MAIN[4][3][6]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_MASK[3]">GT10:  CHAN_BOND_SEQ_1_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][5]" title="MAIN[4][3][5]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_MASK[2]">GT10:  CHAN_BOND_SEQ_1_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][4]" title="MAIN[4][3][4]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_MASK[1]">GT10:  CHAN_BOND_SEQ_1_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][3]" title="MAIN[4][3][3]">
<a href="#virtex2-GIGABIT10_S-GT10-CHAN_BOND_SEQ_1_MASK[0]">GT10:  CHAN_BOND_SEQ_1_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][1]" title="MAIN[4][3][1]">
<a href="#virtex2-GIGABIT10_S-GT10-ALIGN_COMMA_WORD[1]">GT10:  ALIGN_COMMA_WORD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[4][3][0]" title="MAIN[4][3][0]">
<a href="#virtex2-GIGABIT10_S-GT10-ALIGN_COMMA_WORD[0]">GT10:  ALIGN_COMMA_WORD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S rect MAIN[5]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][79]" title="MAIN[5][3][79]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[4][7]">GT10:  PMA_REG[4] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXREG[1]">GT10:  TXREG bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][78]" title="MAIN[5][3][78]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[4][6]">GT10:  PMA_REG[4] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXREG[0]">GT10:  TXREG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][77]" title="MAIN[5][3][77]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[4][5]">GT10:  PMA_REG[4] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXVSEL[1]">GT10:  TXVSEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][76]" title="MAIN[5][3][76]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[4][4]">GT10:  PMA_REG[4] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXVSEL[0]">GT10:  TXVSEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][75]" title="MAIN[5][3][75]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[4][3]">GT10:  PMA_REG[4] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXVCOGAIN[0]">GT10:  TXVCOGAIN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][74]" title="MAIN[5][3][74]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[4][2]">GT10:  PMA_REG[4] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXVCODAC[0]">GT10:  TXVCODAC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][73]" title="MAIN[5][3][73]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[4][1]">GT10:  PMA_REG[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][72]" title="MAIN[5][3][72]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[4][0]">GT10:  PMA_REG[4] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXCPI[0]">GT10:  TXCPI bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][71]" title="MAIN[5][3][71]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[3][7]">GT10:  PMA_REG[3] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-IBOOST[0]">GT10:  IBOOST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][70]" title="MAIN[5][3][70]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[3][6]">GT10:  PMA_REG[3] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][69]" title="MAIN[5][3][69]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[3][5]">GT10:  PMA_REG[3] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][68]" title="MAIN[5][3][68]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[3][4]">GT10:  PMA_REG[3] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][67]" title="MAIN[5][3][67]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[3][3]">GT10:  PMA_REG[3] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXLOOPFILTERR[1]">GT10:  TXLOOPFILTERR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][66]" title="MAIN[5][3][66]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[3][2]">GT10:  PMA_REG[3] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXLOOPFILTERR[0]">GT10:  TXLOOPFILTERR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][65]" title="MAIN[5][3][65]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[3][1]">GT10:  PMA_REG[3] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXLOOPFILTERC[1]">GT10:  TXLOOPFILTERC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][64]" title="MAIN[5][3][64]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[3][0]">GT10:  PMA_REG[3] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXLOOPFILTERC[0]">GT10:  TXLOOPFILTERC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][63]" title="MAIN[5][3][63]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[2][7]">GT10:  PMA_REG[2] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-SEL_DAC_FIX[3]">GT10:  SEL_DAC_FIX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][62]" title="MAIN[5][3][62]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[2][6]">GT10:  PMA_REG[2] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-SEL_DAC_FIX[2]">GT10:  SEL_DAC_FIX bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][61]" title="MAIN[5][3][61]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[2][5]">GT10:  PMA_REG[2] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-SEL_DAC_TRAN[3]">GT10:  SEL_DAC_TRAN bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][60]" title="MAIN[5][3][60]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[2][4]">GT10:  PMA_REG[2] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-SEL_DAC_TRAN[2]">GT10:  SEL_DAC_TRAN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][59]" title="MAIN[5][3][59]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[2][3]">GT10:  PMA_REG[2] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-ENDCD[0]">GT10:  ENDCD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][58]" title="MAIN[5][3][58]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[2][2]">GT10:  PMA_REG[2] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXBUSWID[0]">GT10:  TXBUSWID bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][57]" title="MAIN[5][3][57]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[2][1]">GT10:  PMA_REG[2] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[9]">GT10:  TXDIVRATIO bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][56]" title="MAIN[5][3][56]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[2][0]">GT10:  PMA_REG[2] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[8]">GT10:  TXDIVRATIO bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][55]" title="MAIN[5][3][55]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[1][7]">GT10:  PMA_REG[1] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[7]">GT10:  TXDIVRATIO bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][54]" title="MAIN[5][3][54]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[1][6]">GT10:  PMA_REG[1] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[6]">GT10:  TXDIVRATIO bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][53]" title="MAIN[5][3][53]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[1][5]">GT10:  PMA_REG[1] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[5]">GT10:  TXDIVRATIO bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][52]" title="MAIN[5][3][52]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[1][4]">GT10:  PMA_REG[1] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[4]">GT10:  TXDIVRATIO bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][51]" title="MAIN[5][3][51]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[1][3]">GT10:  PMA_REG[1] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[3]">GT10:  TXDIVRATIO bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][50]" title="MAIN[5][3][50]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[1][2]">GT10:  PMA_REG[1] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[2]">GT10:  TXDIVRATIO bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][49]" title="MAIN[5][3][49]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[1][1]">GT10:  PMA_REG[1] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[1]">GT10:  TXDIVRATIO bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][48]" title="MAIN[5][3][48]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[1][0]">GT10:  PMA_REG[1] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIVRATIO[0]">GT10:  TXDIVRATIO bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][47]" title="MAIN[5][3][47]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[0][7]">GT10:  PMA_REG[0] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-VCODAC[5]">GT10:  VCODAC bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][46]" title="MAIN[5][3][46]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[0][6]">GT10:  PMA_REG[0] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-VCODAC[4]">GT10:  VCODAC bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][45]" title="MAIN[5][3][45]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[0][5]">GT10:  PMA_REG[0] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-VCODAC[3]">GT10:  VCODAC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][44]" title="MAIN[5][3][44]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[0][4]">GT10:  PMA_REG[0] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-VCODAC[2]">GT10:  VCODAC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][43]" title="MAIN[5][3][43]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[0][3]">GT10:  PMA_REG[0] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-VCODAC[1]">GT10:  VCODAC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][42]" title="MAIN[5][3][42]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[0][2]">GT10:  PMA_REG[0] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-VCODAC[0]">GT10:  VCODAC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][41]" title="MAIN[5][3][41]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[0][1]">GT10:  PMA_REG[0] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-MASTERBIAS[1]">GT10:  MASTERBIAS bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][40]" title="MAIN[5][3][40]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[0][0]">GT10:  PMA_REG[0] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-MASTERBIAS[0]">GT10:  MASTERBIAS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][13]" title="MAIN[5][3][13]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_DROP">GT10:  CLK_COR_SEQ_DROP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][11]" title="MAIN[5][3][11]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_MASK[3]">GT10:  CLK_COR_SEQ_2_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][10]" title="MAIN[5][3][10]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_MASK[2]">GT10:  CLK_COR_SEQ_2_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][9]" title="MAIN[5][3][9]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_MASK[1]">GT10:  CLK_COR_SEQ_2_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][8]" title="MAIN[5][3][8]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_2_MASK[0]">GT10:  CLK_COR_SEQ_2_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][6]" title="MAIN[5][3][6]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_MASK[3]">GT10:  CLK_COR_SEQ_1_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][5]" title="MAIN[5][3][5]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_MASK[2]">GT10:  CLK_COR_SEQ_1_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][4]" title="MAIN[5][3][4]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_MASK[1]">GT10:  CLK_COR_SEQ_1_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[5][3][2]" title="MAIN[5][3][2]">
<a href="#virtex2-GIGABIT10_S-GT10-CLK_COR_SEQ_1_MASK[0]">GT10:  CLK_COR_SEQ_1_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S rect MAIN[6]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][79]" title="MAIN[6][3][79]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[14][7]">GT10:  PMA_REG[14] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG_0E[7]">GT10:  PMA_REG_0E bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][78]" title="MAIN[6][3][78]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[14][6]">GT10:  PMA_REG[14] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG_0E[6]">GT10:  PMA_REG_0E bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][77]" title="MAIN[6][3][77]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[14][5]">GT10:  PMA_REG[14] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG_0E[5]">GT10:  PMA_REG_0E bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][76]" title="MAIN[6][3][76]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[14][4]">GT10:  PMA_REG[14] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG_0E[4]">GT10:  PMA_REG_0E bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][75]" title="MAIN[6][3][75]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[14][3]">GT10:  PMA_REG[14] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG_0E[3]">GT10:  PMA_REG_0E bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][74]" title="MAIN[6][3][74]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[14][2]">GT10:  PMA_REG[14] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG_0E[2]">GT10:  PMA_REG_0E bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][73]" title="MAIN[6][3][73]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[14][1]">GT10:  PMA_REG[14] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG_0E[1]">GT10:  PMA_REG_0E bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][72]" title="MAIN[6][3][72]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[14][0]">GT10:  PMA_REG[14] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG_0E[0]">GT10:  PMA_REG_0E bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][71]" title="MAIN[6][3][71]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[13][7]">GT10:  PMA_REG[13] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[9]">GT10:  RXFER bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][70]" title="MAIN[6][3][70]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[13][6]">GT10:  PMA_REG[13] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[8]">GT10:  RXFER bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][69]" title="MAIN[6][3][69]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[13][5]">GT10:  PMA_REG[13] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[7]">GT10:  RXFER bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][68]" title="MAIN[6][3][68]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[13][4]">GT10:  PMA_REG[13] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[6]">GT10:  RXFER bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][67]" title="MAIN[6][3][67]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[13][3]">GT10:  PMA_REG[13] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[5]">GT10:  RXFER bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][66]" title="MAIN[6][3][66]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[13][2]">GT10:  PMA_REG[13] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[4]">GT10:  RXFER bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][65]" title="MAIN[6][3][65]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[13][1]">GT10:  PMA_REG[13] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[3]">GT10:  RXFER bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][64]" title="MAIN[6][3][64]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[13][0]">GT10:  PMA_REG[13] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[2]">GT10:  RXFER bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][63]" title="MAIN[6][3][63]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[12][7]">GT10:  PMA_REG[12] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[1]">GT10:  RXFER bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][62]" title="MAIN[6][3][62]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[12][6]">GT10:  PMA_REG[12] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFER[0]">GT10:  RXFER bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][61]" title="MAIN[6][3][61]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[12][5]">GT10:  PMA_REG[12] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFLCPI[1]">GT10:  RXFLCPI bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][60]" title="MAIN[6][3][60]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[12][4]">GT10:  PMA_REG[12] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFLCPI[0]">GT10:  RXFLCPI bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][59]" title="MAIN[6][3][59]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[12][3]">GT10:  PMA_REG[12] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFEI[1]">GT10:  RXFEI bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][58]" title="MAIN[6][3][58]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[12][2]">GT10:  PMA_REG[12] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFEI[0]">GT10:  RXFEI bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][57]" title="MAIN[6][3][57]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[12][1]">GT10:  PMA_REG[12] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-VSELAFE[1]">GT10:  VSELAFE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][56]" title="MAIN[6][3][56]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[12][0]">GT10:  PMA_REG[12] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-VSELAFE[0]">GT10:  VSELAFE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][55]" title="MAIN[6][3][55]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[11][7]">GT10:  PMA_REG[11] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXCPI[1]">GT10:  RXCPI bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][54]" title="MAIN[6][3][54]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[11][6]">GT10:  PMA_REG[11] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXVSELCP[1]">GT10:  RXVSELCP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][53]" title="MAIN[6][3][53]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[11][5]">GT10:  PMA_REG[11] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXVSELCP[0]">GT10:  RXVSELCP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][52]" title="MAIN[6][3][52]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[11][4]">GT10:  PMA_REG[11] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFLTCPT[4]">GT10:  RXFLTCPT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][51]" title="MAIN[6][3][51]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[11][3]">GT10:  PMA_REG[11] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFLTCPT[3]">GT10:  RXFLTCPT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][50]" title="MAIN[6][3][50]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[11][2]">GT10:  PMA_REG[11] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFLTCPT[2]">GT10:  RXFLTCPT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][49]" title="MAIN[6][3][49]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[11][1]">GT10:  PMA_REG[11] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFLTCPT[1]">GT10:  RXFLTCPT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][48]" title="MAIN[6][3][48]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[11][0]">GT10:  PMA_REG[11] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXFLTCPT[0]">GT10:  RXFLTCPT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][47]" title="MAIN[6][3][47]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[10][7]">GT10:  PMA_REG[10] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXREG[1]">GT10:  RXREG bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][46]" title="MAIN[6][3][46]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[10][6]">GT10:  PMA_REG[10] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXREG[0]">GT10:  RXREG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][45]" title="MAIN[6][3][45]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[10][5]">GT10:  PMA_REG[10] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXVSEL[1]">GT10:  RXVSEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][44]" title="MAIN[6][3][44]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[10][4]">GT10:  PMA_REG[10] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXVSEL[0]">GT10:  RXVSEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][43]" title="MAIN[6][3][43]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[10][3]">GT10:  PMA_REG[10] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXVCOGAIN[0]">GT10:  RXVCOGAIN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][42]" title="MAIN[6][3][42]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[10][2]">GT10:  PMA_REG[10] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXVCODAC[0]">GT10:  RXVCODAC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][41]" title="MAIN[6][3][41]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[10][1]">GT10:  PMA_REG[10] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXCPI[0]">GT10:  RXCPI bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][40]" title="MAIN[6][3][40]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[10][0]">GT10:  PMA_REG[10] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXVCOSW[0]">GT10:  RXVCOSW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][39]" title="MAIN[6][3][39]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[9][7]">GT10:  PMA_REG[9] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-SEL_DAC_FIX[1]">GT10:  SEL_DAC_FIX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][38]" title="MAIN[6][3][38]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[9][6]">GT10:  PMA_REG[9] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-SEL_DAC_FIX[0]">GT10:  SEL_DAC_FIX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][37]" title="MAIN[6][3][37]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[9][5]">GT10:  PMA_REG[9] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-AFE_FLAT_ENABLE[0]">GT10:  AFE_FLAT_ENABLE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][36]" title="MAIN[6][3][36]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[9][4]">GT10:  PMA_REG[9] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXLOOPFILTERR[2]">GT10:  RXLOOPFILTERR bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][35]" title="MAIN[6][3][35]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[9][3]">GT10:  PMA_REG[9] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXLOOPFILTERR[1]">GT10:  RXLOOPFILTERR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][34]" title="MAIN[6][3][34]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[9][2]">GT10:  PMA_REG[9] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXLOOPFILTERR[0]">GT10:  RXLOOPFILTERR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][33]" title="MAIN[6][3][33]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[9][1]">GT10:  PMA_REG[9] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXLOOPFILTERC[1]">GT10:  RXLOOPFILTERC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][32]" title="MAIN[6][3][32]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[9][0]">GT10:  PMA_REG[9] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXLOOPFILTERC[0]">GT10:  RXLOOPFILTERC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][31]" title="MAIN[6][3][31]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[8][7]">GT10:  PMA_REG[8] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-SEL_DAC_TRAN[1]">GT10:  SEL_DAC_TRAN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][30]" title="MAIN[6][3][30]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[8][6]">GT10:  PMA_REG[8] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-SEL_DAC_TRAN[0]">GT10:  SEL_DAC_TRAN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][29]" title="MAIN[6][3][29]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[8][5]">GT10:  PMA_REG[8] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[13]">GT10:  RXDIVRATIO bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][28]" title="MAIN[6][3][28]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[8][4]">GT10:  PMA_REG[8] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[12]">GT10:  RXDIVRATIO bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][27]" title="MAIN[6][3][27]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[8][3]">GT10:  PMA_REG[8] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[11]">GT10:  RXDIVRATIO bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][26]" title="MAIN[6][3][26]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[8][2]">GT10:  PMA_REG[8] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[10]">GT10:  RXDIVRATIO bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][25]" title="MAIN[6][3][25]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[8][1]">GT10:  PMA_REG[8] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[9]">GT10:  RXDIVRATIO bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][24]" title="MAIN[6][3][24]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[8][0]">GT10:  PMA_REG[8] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[8]">GT10:  RXDIVRATIO bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][23]" title="MAIN[6][3][23]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[7][7]">GT10:  PMA_REG[7] bit 7</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[7]">GT10:  RXDIVRATIO bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][22]" title="MAIN[6][3][22]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[7][6]">GT10:  PMA_REG[7] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[6]">GT10:  RXDIVRATIO bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][21]" title="MAIN[6][3][21]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[7][5]">GT10:  PMA_REG[7] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[5]">GT10:  RXDIVRATIO bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][20]" title="MAIN[6][3][20]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[7][4]">GT10:  PMA_REG[7] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[4]">GT10:  RXDIVRATIO bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][19]" title="MAIN[6][3][19]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[7][3]">GT10:  PMA_REG[7] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[3]">GT10:  RXDIVRATIO bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][18]" title="MAIN[6][3][18]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[7][2]">GT10:  PMA_REG[7] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[2]">GT10:  RXDIVRATIO bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][17]" title="MAIN[6][3][17]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[7][1]">GT10:  PMA_REG[7] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[1]">GT10:  RXDIVRATIO bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][16]" title="MAIN[6][3][16]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[7][0]">GT10:  PMA_REG[7] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-RXDIVRATIO[0]">GT10:  RXDIVRATIO bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][15]" title="MAIN[6][3][15]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[6][7]">GT10:  PMA_REG[6] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][14]" title="MAIN[6][3][14]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[6][6]">GT10:  PMA_REG[6] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][13]" title="MAIN[6][3][13]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[6][5]">GT10:  PMA_REG[6] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXANASW[0]">GT10:  TXANASW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][12]" title="MAIN[6][3][12]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[6][4]">GT10:  PMA_REG[6] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDIGSW[0]">GT10:  TXDIGSW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][11]" title="MAIN[6][3][11]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[6][3]">GT10:  PMA_REG[6] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXEMPHLEVEL[3]">GT10:  TXEMPHLEVEL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][10]" title="MAIN[6][3][10]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[6][2]">GT10:  PMA_REG[6] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXEMPHLEVEL[2]">GT10:  TXEMPHLEVEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][9]" title="MAIN[6][3][9]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[6][1]">GT10:  PMA_REG[6] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXEMPHLEVEL[1]">GT10:  TXEMPHLEVEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][8]" title="MAIN[6][3][8]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[6][0]">GT10:  PMA_REG[6] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXEMPHLEVEL[0]">GT10:  TXEMPHLEVEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][7]" title="MAIN[6][3][7]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[5][7]">GT10:  PMA_REG[5] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][6]" title="MAIN[6][3][6]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[5][6]">GT10:  PMA_REG[5] bit 6</a>
<a href="#virtex2-GIGABIT10_S-GT10-SLEW[0]">GT10:  SLEW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][5]" title="MAIN[6][3][5]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[5][5]">GT10:  PMA_REG[5] bit 5</a>
<a href="#virtex2-GIGABIT10_S-GT10-EMPOFF[0]">GT10:  EMPOFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][4]" title="MAIN[6][3][4]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[5][4]">GT10:  PMA_REG[5] bit 4</a>
<a href="#virtex2-GIGABIT10_S-GT10-PRDRVOFF[0]">GT10:  PRDRVOFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][2]" title="MAIN[6][3][2]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[5][2]">GT10:  PMA_REG[5] bit 2</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDOWNLEVEL[2]">GT10:  TXDOWNLEVEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][1]" title="MAIN[6][3][1]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[5][1]">GT10:  PMA_REG[5] bit 1</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDOWNLEVEL[1]">GT10:  TXDOWNLEVEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[6][3][0]" title="MAIN[6][3][0]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[5][0]">GT10:  PMA_REG[5] bit 0</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDOWNLEVEL[0]">GT10:  TXDOWNLEVEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_S rect MAIN[7]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][30]" title="MAIN[7][3][30]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[7]">GT10:  SH_INVALID_CNT_MAX bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][29]" title="MAIN[7][3][29]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[6]">GT10:  SH_INVALID_CNT_MAX bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][28]" title="MAIN[7][3][28]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[5]">GT10:  SH_INVALID_CNT_MAX bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][27]" title="MAIN[7][3][27]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[4]">GT10:  SH_INVALID_CNT_MAX bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][26]" title="MAIN[7][3][26]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[3]">GT10:  SH_INVALID_CNT_MAX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][25]" title="MAIN[7][3][25]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[2]">GT10:  SH_INVALID_CNT_MAX bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][24]" title="MAIN[7][3][24]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[1]">GT10:  SH_INVALID_CNT_MAX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][23]" title="MAIN[7][3][23]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_INVALID_CNT_MAX[0]">GT10:  SH_INVALID_CNT_MAX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][22]" title="MAIN[7][3][22]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[7]">GT10:  SH_CNT_MAX bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][21]" title="MAIN[7][3][21]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[6]">GT10:  SH_CNT_MAX bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][20]" title="MAIN[7][3][20]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[5]">GT10:  SH_CNT_MAX bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][19]" title="MAIN[7][3][19]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[4]">GT10:  SH_CNT_MAX bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][18]" title="MAIN[7][3][18]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[3]">GT10:  SH_CNT_MAX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][17]" title="MAIN[7][3][17]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[2]">GT10:  SH_CNT_MAX bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][16]" title="MAIN[7][3][16]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[1]">GT10:  SH_CNT_MAX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][15]" title="MAIN[7][3][15]">
<a href="#virtex2-GIGABIT10_S-GT10-SH_CNT_MAX[0]">GT10:  SH_CNT_MAX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-GIGABIT10_S-bit-MAIN[7][3][2]" title="MAIN[7][3][2]">
<a href="#virtex2-GIGABIT10_S-GT10-PMA_REG[5][3]">GT10:  PMA_REG[5] bit 3</a>
<a href="#virtex2-GIGABIT10_S-GT10-TXDOWNLEVEL[3]">GT10:  TXDOWNLEVEL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-gigabit10_n"><a class="header" href="#tile-gigabit10_n">Tile GIGABIT10_N</a></h2>
<p>Cells: 9</p>
<h3 id="bels-gt10-1"><a class="header" href="#bels-gt10-1">Bels GT10</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N bel GT10 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>GT10</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[2]</td></tr>

<tr><td>REFCLK2</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[3]</td></tr>

<tr><td>REFCLKBSEL</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[4]</td></tr>

<tr><td>REFCLKSEL</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[1]</td></tr>

<tr><td>POWERDOWN</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[2]</td></tr>

<tr><td>LOOPBACK[0]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[3]</td></tr>

<tr><td>LOOPBACK[1]</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[3]</td></tr>

<tr><td>RXUSRCLK</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[0]</td></tr>

<tr><td>RXUSRCLK2</td><td>in</td><td>CELL_IO.IMUX_DCM_CLK_OPTINV[1]</td></tr>

<tr><td>RXRESET</td><td>in</td><td>CELL_IO.IMUX_SR_OPTINV[0]</td></tr>

<tr><td>PMARXLOCKSEL[0]</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[6]</td></tr>

<tr><td>PMARXLOCKSEL[1]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[7]</td></tr>

<tr><td>RXPOLARITY</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[2]</td></tr>

<tr><td>RXDATAWIDTH[0]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[4]</td></tr>

<tr><td>RXDATAWIDTH[1]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[4]</td></tr>

<tr><td>RXINTDATAWIDTH[0]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[5]</td></tr>

<tr><td>RXINTDATAWIDTH[1]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[5]</td></tr>

<tr><td>RXDEC8B10BUSE</td><td>in</td><td>CELL[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>RXDEC64B66BUSE</td><td>in</td><td>CELL[4].IMUX_G0_DATA[4]</td></tr>

<tr><td>RXBLOCKSYNC64B66BUSE</td><td>in</td><td>CELL[3].IMUX_G1_DATA[6]</td></tr>

<tr><td>RXDESCRAM64B66BUSE</td><td>in</td><td>CELL[3].IMUX_G0_DATA[6]</td></tr>

<tr><td>RXCOMMADETUSE</td><td>in</td><td>CELL[3].IMUX_G2_DATA[6]</td></tr>

<tr><td>RXIGNOREBTF</td><td>in</td><td>CELL[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>RXSLIDE</td><td>in</td><td>CELL[3].IMUX_G3_DATA[6]</td></tr>

<tr><td>ENMCOMMAALIGN</td><td>in</td><td>CELL[0].IMUX_G1_DATA[7]</td></tr>

<tr><td>ENPCOMMAALIGN</td><td>in</td><td>CELL[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TXUSRCLK</td><td>in</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>TXUSRCLK2</td><td>in</td><td>CELL[0].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>TXRESET</td><td>in</td><td>CELL[0].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TXPOLARITY</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[3]</td></tr>

<tr><td>TXINHIBIT</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[3]</td></tr>

<tr><td>TXDATAWIDTH[0]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[4]</td></tr>

<tr><td>TXDATAWIDTH[1]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[4]</td></tr>

<tr><td>TXINTDATAWIDTH[0]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[5]</td></tr>

<tr><td>TXINTDATAWIDTH[1]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[5]</td></tr>

<tr><td>TXDATA[0]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[1]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[2]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[3]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[4]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[5]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[6]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[7]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[8]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[9]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[10]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[11]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[12]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[13]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[14]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[15]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[16]</td><td>in</td><td>CELL[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[17]</td><td>in</td><td>CELL[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[18]</td><td>in</td><td>CELL[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[19]</td><td>in</td><td>CELL[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[20]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[21]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[22]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[23]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[24]</td><td>in</td><td>CELL[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[25]</td><td>in</td><td>CELL[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[26]</td><td>in</td><td>CELL[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[27]</td><td>in</td><td>CELL[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[28]</td><td>in</td><td>CELL[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>TXDATA[29]</td><td>in</td><td>CELL[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>TXDATA[30]</td><td>in</td><td>CELL[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>TXDATA[31]</td><td>in</td><td>CELL[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>TXDATA[32]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[33]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[34]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[35]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[36]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[37]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[38]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[39]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[40]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[41]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[42]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[43]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[44]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[45]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[46]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[47]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[48]</td><td>in</td><td>CELL[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[49]</td><td>in</td><td>CELL[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[50]</td><td>in</td><td>CELL[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[51]</td><td>in</td><td>CELL[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[52]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[53]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[54]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[55]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[56]</td><td>in</td><td>CELL[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[57]</td><td>in</td><td>CELL[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[58]</td><td>in</td><td>CELL[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[59]</td><td>in</td><td>CELL[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXDATA[60]</td><td>in</td><td>CELL[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>TXDATA[61]</td><td>in</td><td>CELL[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>TXDATA[62]</td><td>in</td><td>CELL[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>TXDATA[63]</td><td>in</td><td>CELL[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>TXBYPASS8B10B[0]</td><td>in</td><td>CELL[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[1]</td><td>in</td><td>CELL[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[2]</td><td>in</td><td>CELL[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[3]</td><td>in</td><td>CELL[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[4]</td><td>in</td><td>CELL[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[5]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[6]</td><td>in</td><td>CELL[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXBYPASS8B10B[7]</td><td>in</td><td>CELL[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>TXCHARISK[0]</td><td>in</td><td>CELL[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[1]</td><td>in</td><td>CELL[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[2]</td><td>in</td><td>CELL[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[3]</td><td>in</td><td>CELL[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[4]</td><td>in</td><td>CELL[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[5]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[6]</td><td>in</td><td>CELL[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARISK[7]</td><td>in</td><td>CELL[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[0]</td><td>in</td><td>CELL[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[1]</td><td>in</td><td>CELL[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[2]</td><td>in</td><td>CELL[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[3]</td><td>in</td><td>CELL[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[4]</td><td>in</td><td>CELL[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[5]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[6]</td><td>in</td><td>CELL[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPMODE[7]</td><td>in</td><td>CELL[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[0]</td><td>in</td><td>CELL[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[1]</td><td>in</td><td>CELL[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[2]</td><td>in</td><td>CELL[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[3]</td><td>in</td><td>CELL[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[4]</td><td>in</td><td>CELL[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[5]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[6]</td><td>in</td><td>CELL[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXCHARDISPVAL[7]</td><td>in</td><td>CELL[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>TXFORCECRCERR</td><td>in</td><td>CELL[3].IMUX_G3_DATA[3]</td></tr>

<tr><td>TXENC8B10BUSE</td><td>in</td><td>CELL[4].IMUX_G2_DATA[3]</td></tr>

<tr><td>TXENC64B66BUSE</td><td>in</td><td>CELL[4].IMUX_G3_DATA[3]</td></tr>

<tr><td>TXSCRAM64B66BUSE</td><td>in</td><td>CELL[4].IMUX_G1_DATA[4]</td></tr>

<tr><td>TXGEARBOX64B66BUSE</td><td>in</td><td>CELL[4].IMUX_G2_DATA[4]</td></tr>

<tr><td>ENCHANSYNC</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[1]</td></tr>

<tr><td>CHBONDI[0]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[0]</td></tr>

<tr><td>CHBONDI[1]</td><td>in</td><td>CELL_IO.IMUX_G1_DATA[0]</td></tr>

<tr><td>CHBONDI[2]</td><td>in</td><td>CELL_IO.IMUX_G2_DATA[0]</td></tr>

<tr><td>CHBONDI[3]</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[0]</td></tr>

<tr><td>CHBONDI[4]</td><td>in</td><td>CELL_IO.IMUX_G0_DATA[1]</td></tr>

<tr><td>PMAINIT</td><td>in</td><td>CELL_IO.IMUX_G3_DATA[1]</td></tr>

<tr><td>PMAREGADDR[0]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[6]</td></tr>

<tr><td>PMAREGADDR[1]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[6]</td></tr>

<tr><td>PMAREGADDR[2]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[6]</td></tr>

<tr><td>PMAREGADDR[3]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[6]</td></tr>

<tr><td>PMAREGADDR[4]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[7]</td></tr>

<tr><td>PMAREGADDR[5]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[7]</td></tr>

<tr><td>PMAREGDATAIN[0]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[4]</td></tr>

<tr><td>PMAREGDATAIN[1]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[4]</td></tr>

<tr><td>PMAREGDATAIN[2]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[4]</td></tr>

<tr><td>PMAREGDATAIN[3]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[4]</td></tr>

<tr><td>PMAREGDATAIN[4]</td><td>in</td><td>CELL[5].IMUX_G0_DATA[5]</td></tr>

<tr><td>PMAREGDATAIN[5]</td><td>in</td><td>CELL[5].IMUX_G1_DATA[5]</td></tr>

<tr><td>PMAREGDATAIN[6]</td><td>in</td><td>CELL[5].IMUX_G2_DATA[5]</td></tr>

<tr><td>PMAREGDATAIN[7]</td><td>in</td><td>CELL[5].IMUX_G3_DATA[5]</td></tr>

<tr><td>PMAREGRW</td><td>in</td><td>CELL[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>PMAREGSTROBE</td><td>in</td><td>CELL[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>SCANEN</td><td>in</td><td>CELL[4].IMUX_G1_DATA[6]</td></tr>

<tr><td>SCANMODE</td><td>in</td><td>CELL[4].IMUX_G2_DATA[6]</td></tr>

<tr><td>SCANIN</td><td>in</td><td>CELL[4].IMUX_G0_DATA[6]</td></tr>

<tr><td>TESTMEMORY</td><td>in</td><td>CELL[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>RXRECCLK</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[1]</td></tr>

<tr><td>PMARXLOCK</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[8]</td></tr>

<tr><td>RXDATA[0]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[1]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[2]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[3]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[4]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[5]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[6]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[7]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[8]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[9]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[10]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[11]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[12]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[13]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[14]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[15]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[16]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[17]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[18]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[19]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[20]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[21]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[22]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[23]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[24]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[25]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[26]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[27]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[28]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>RXDATA[29]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>RXDATA[30]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>RXDATA[31]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>RXDATA[32]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[33]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[34]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[35]</td><td>out</td><td>CELL[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[36]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[37]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[38]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[39]</td><td>out</td><td>CELL[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[40]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[41]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[42]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[43]</td><td>out</td><td>CELL[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[44]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[45]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[46]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[47]</td><td>out</td><td>CELL[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[48]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[49]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[50]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[51]</td><td>out</td><td>CELL[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[52]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[53]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[54]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[55]</td><td>out</td><td>CELL[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[56]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[57]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[58]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[59]</td><td>out</td><td>CELL[6].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXDATA[60]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>RXDATA[61]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>RXDATA[62]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>RXDATA[63]</td><td>out</td><td>CELL[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>RXNOTINTABLE[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXNOTINTABLE[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[13]</td></tr>

<tr><td>RXDISPERR[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXDISPERR[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>RXCHARISK[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISK[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[12]</td></tr>

<tr><td>RXCHARISCOMMA[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCHARISCOMMA[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[11]</td></tr>

<tr><td>RXRUNDISP[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXRUNDISP[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>RXCOMMADET</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[12]</td></tr>

<tr><td>RXREALIGN</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[13]</td></tr>

<tr><td>RXLOSSOFSYNC[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXLOSSOFSYNC[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXCLKCORCNT[0]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[11]</td></tr>

<tr><td>RXCLKCORCNT[1]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[10]</td></tr>

<tr><td>RXCLKCORCNT[2]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[9]</td></tr>

<tr><td>RXBUFSTATUS[0]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[15]</td></tr>

<tr><td>RXBUFSTATUS[1]</td><td>out</td><td>CELL_IO.OUT_SEC_BEL[14]</td></tr>

<tr><td>RXCHECKINGCRC</td><td>out</td><td>CELL[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>RXCRCERR</td><td>out</td><td>CELL[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TXOUTCLK</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[7]</td></tr>

<tr><td>TXKERR[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXKERR[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[9]</td></tr>

<tr><td>TXRUNDISP[0]</td><td>out</td><td>CELL[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[1]</td><td>out</td><td>CELL[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[2]</td><td>out</td><td>CELL[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[3]</td><td>out</td><td>CELL[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[4]</td><td>out</td><td>CELL[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[5]</td><td>out</td><td>CELL[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[6]</td><td>out</td><td>CELL[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXRUNDISP[7]</td><td>out</td><td>CELL[7].OUT_SEC_BEL[10]</td></tr>

<tr><td>TXBUFERR</td><td>out</td><td>CELL[7].OUT_SEC_BEL[8]</td></tr>

<tr><td>CHBONDO[0]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[2]</td></tr>

<tr><td>CHBONDO[1]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[3]</td></tr>

<tr><td>CHBONDO[2]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[4]</td></tr>

<tr><td>CHBONDO[3]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[5]</td></tr>

<tr><td>CHBONDO[4]</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[6]</td></tr>

<tr><td>CHBONDDONE</td><td>out</td><td>CELL_IO.OUT_FAN_BEL[0]</td></tr>

<tr><td>SCANOUT</td><td>out</td><td>CELL[4].OUT_SEC_BEL[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N bel GT10 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>GT10</th></tr>

</thead>

<tbody>
<tr><td>PMA_REG[0] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[0][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][40]">MAIN[5][0][40]</a></td></tr>

<tr><td>PMA_REG[0] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[0][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][41]">MAIN[5][0][41]</a></td></tr>

<tr><td>PMA_REG[0] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[0][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][42]">MAIN[5][0][42]</a></td></tr>

<tr><td>PMA_REG[0] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[0][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][43]">MAIN[5][0][43]</a></td></tr>

<tr><td>PMA_REG[0] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[0][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][44]">MAIN[5][0][44]</a></td></tr>

<tr><td>PMA_REG[0] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[0][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][45]">MAIN[5][0][45]</a></td></tr>

<tr><td>PMA_REG[0] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[0][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][46]">MAIN[5][0][46]</a></td></tr>

<tr><td>PMA_REG[0] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[0][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][47]">MAIN[5][0][47]</a></td></tr>

<tr><td>PMA_REG[1] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[1][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][48]">MAIN[5][0][48]</a></td></tr>

<tr><td>PMA_REG[1] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[1][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][49]">MAIN[5][0][49]</a></td></tr>

<tr><td>PMA_REG[1] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[1][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][50]">MAIN[5][0][50]</a></td></tr>

<tr><td>PMA_REG[1] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[1][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][51]">MAIN[5][0][51]</a></td></tr>

<tr><td>PMA_REG[1] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[1][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][52]">MAIN[5][0][52]</a></td></tr>

<tr><td>PMA_REG[1] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[1][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][53]">MAIN[5][0][53]</a></td></tr>

<tr><td>PMA_REG[1] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[1][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][54]">MAIN[5][0][54]</a></td></tr>

<tr><td>PMA_REG[1] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[1][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][55]">MAIN[5][0][55]</a></td></tr>

<tr><td>PMA_REG[2] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[2][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][56]">MAIN[5][0][56]</a></td></tr>

<tr><td>PMA_REG[2] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[2][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][57]">MAIN[5][0][57]</a></td></tr>

<tr><td>PMA_REG[2] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[2][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][58]">MAIN[5][0][58]</a></td></tr>

<tr><td>PMA_REG[2] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[2][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][59]">MAIN[5][0][59]</a></td></tr>

<tr><td>PMA_REG[2] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[2][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][60]">MAIN[5][0][60]</a></td></tr>

<tr><td>PMA_REG[2] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[2][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][61]">MAIN[5][0][61]</a></td></tr>

<tr><td>PMA_REG[2] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[2][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][62]">MAIN[5][0][62]</a></td></tr>

<tr><td>PMA_REG[2] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[2][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][63]">MAIN[5][0][63]</a></td></tr>

<tr><td>PMA_REG[3] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[3][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][64]">MAIN[5][0][64]</a></td></tr>

<tr><td>PMA_REG[3] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[3][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][65]">MAIN[5][0][65]</a></td></tr>

<tr><td>PMA_REG[3] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[3][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][66]">MAIN[5][0][66]</a></td></tr>

<tr><td>PMA_REG[3] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[3][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][67]">MAIN[5][0][67]</a></td></tr>

<tr><td>PMA_REG[3] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[3][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][68]">MAIN[5][0][68]</a></td></tr>

<tr><td>PMA_REG[3] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[3][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][69]">MAIN[5][0][69]</a></td></tr>

<tr><td>PMA_REG[3] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[3][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][70]">MAIN[5][0][70]</a></td></tr>

<tr><td>PMA_REG[3] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[3][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][71]">MAIN[5][0][71]</a></td></tr>

<tr><td>PMA_REG[4] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[4][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][72]">MAIN[5][0][72]</a></td></tr>

<tr><td>PMA_REG[4] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[4][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][73]">MAIN[5][0][73]</a></td></tr>

<tr><td>PMA_REG[4] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[4][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][74]">MAIN[5][0][74]</a></td></tr>

<tr><td>PMA_REG[4] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[4][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][75]">MAIN[5][0][75]</a></td></tr>

<tr><td>PMA_REG[4] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[4][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][76]">MAIN[5][0][76]</a></td></tr>

<tr><td>PMA_REG[4] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[4][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][77]">MAIN[5][0][77]</a></td></tr>

<tr><td>PMA_REG[4] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[4][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][78]">MAIN[5][0][78]</a></td></tr>

<tr><td>PMA_REG[4] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[4][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][79]">MAIN[5][0][79]</a></td></tr>

<tr><td>PMA_REG[5] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[5][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][0]">MAIN[6][0][0]</a></td></tr>

<tr><td>PMA_REG[5] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[5][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][1]">MAIN[6][0][1]</a></td></tr>

<tr><td>PMA_REG[5] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[5][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][2]">MAIN[6][0][2]</a></td></tr>

<tr><td>PMA_REG[5] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[5][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][2]">MAIN[7][0][2]</a></td></tr>

<tr><td>PMA_REG[5] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[5][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][4]">MAIN[6][0][4]</a></td></tr>

<tr><td>PMA_REG[5] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[5][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][5]">MAIN[6][0][5]</a></td></tr>

<tr><td>PMA_REG[5] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[5][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][6]">MAIN[6][0][6]</a></td></tr>

<tr><td>PMA_REG[5] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[5][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][7]">MAIN[6][0][7]</a></td></tr>

<tr><td>PMA_REG[6] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[6][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][8]">MAIN[6][0][8]</a></td></tr>

<tr><td>PMA_REG[6] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[6][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][9]">MAIN[6][0][9]</a></td></tr>

<tr><td>PMA_REG[6] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[6][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][10]">MAIN[6][0][10]</a></td></tr>

<tr><td>PMA_REG[6] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[6][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][11]">MAIN[6][0][11]</a></td></tr>

<tr><td>PMA_REG[6] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[6][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][12]">MAIN[6][0][12]</a></td></tr>

<tr><td>PMA_REG[6] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[6][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][13]">MAIN[6][0][13]</a></td></tr>

<tr><td>PMA_REG[6] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[6][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][14]">MAIN[6][0][14]</a></td></tr>

<tr><td>PMA_REG[6] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[6][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][15]">MAIN[6][0][15]</a></td></tr>

<tr><td>PMA_REG[7] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[7][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][16]">MAIN[6][0][16]</a></td></tr>

<tr><td>PMA_REG[7] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[7][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][17]">MAIN[6][0][17]</a></td></tr>

<tr><td>PMA_REG[7] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[7][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][18]">MAIN[6][0][18]</a></td></tr>

<tr><td>PMA_REG[7] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[7][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][19]">MAIN[6][0][19]</a></td></tr>

<tr><td>PMA_REG[7] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[7][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][20]">MAIN[6][0][20]</a></td></tr>

<tr><td>PMA_REG[7] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[7][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][21]">MAIN[6][0][21]</a></td></tr>

<tr><td>PMA_REG[7] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[7][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][22]">MAIN[6][0][22]</a></td></tr>

<tr><td>PMA_REG[7] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[7][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][23]">MAIN[6][0][23]</a></td></tr>

<tr><td>PMA_REG[8] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[8][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][24]">MAIN[6][0][24]</a></td></tr>

<tr><td>PMA_REG[8] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[8][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][25]">MAIN[6][0][25]</a></td></tr>

<tr><td>PMA_REG[8] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[8][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][26]">MAIN[6][0][26]</a></td></tr>

<tr><td>PMA_REG[8] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[8][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][27]">MAIN[6][0][27]</a></td></tr>

<tr><td>PMA_REG[8] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[8][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][28]">MAIN[6][0][28]</a></td></tr>

<tr><td>PMA_REG[8] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[8][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][29]">MAIN[6][0][29]</a></td></tr>

<tr><td>PMA_REG[8] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[8][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][30]">MAIN[6][0][30]</a></td></tr>

<tr><td>PMA_REG[8] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[8][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][31]">MAIN[6][0][31]</a></td></tr>

<tr><td>PMA_REG[9] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[9][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][32]">MAIN[6][0][32]</a></td></tr>

<tr><td>PMA_REG[9] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[9][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][33]">MAIN[6][0][33]</a></td></tr>

<tr><td>PMA_REG[9] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[9][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][34]">MAIN[6][0][34]</a></td></tr>

<tr><td>PMA_REG[9] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[9][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][35]">MAIN[6][0][35]</a></td></tr>

<tr><td>PMA_REG[9] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[9][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][36]">MAIN[6][0][36]</a></td></tr>

<tr><td>PMA_REG[9] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[9][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][37]">MAIN[6][0][37]</a></td></tr>

<tr><td>PMA_REG[9] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[9][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][38]">MAIN[6][0][38]</a></td></tr>

<tr><td>PMA_REG[9] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[9][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][39]">MAIN[6][0][39]</a></td></tr>

<tr><td>PMA_REG[10] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[10][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][40]">MAIN[6][0][40]</a></td></tr>

<tr><td>PMA_REG[10] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[10][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][41]">MAIN[6][0][41]</a></td></tr>

<tr><td>PMA_REG[10] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[10][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][42]">MAIN[6][0][42]</a></td></tr>

<tr><td>PMA_REG[10] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[10][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][43]">MAIN[6][0][43]</a></td></tr>

<tr><td>PMA_REG[10] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[10][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][44]">MAIN[6][0][44]</a></td></tr>

<tr><td>PMA_REG[10] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[10][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][45]">MAIN[6][0][45]</a></td></tr>

<tr><td>PMA_REG[10] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[10][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][46]">MAIN[6][0][46]</a></td></tr>

<tr><td>PMA_REG[10] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[10][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][47]">MAIN[6][0][47]</a></td></tr>

<tr><td>PMA_REG[11] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[11][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][48]">MAIN[6][0][48]</a></td></tr>

<tr><td>PMA_REG[11] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[11][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][49]">MAIN[6][0][49]</a></td></tr>

<tr><td>PMA_REG[11] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[11][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][50]">MAIN[6][0][50]</a></td></tr>

<tr><td>PMA_REG[11] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[11][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][51]">MAIN[6][0][51]</a></td></tr>

<tr><td>PMA_REG[11] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[11][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][52]">MAIN[6][0][52]</a></td></tr>

<tr><td>PMA_REG[11] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[11][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][53]">MAIN[6][0][53]</a></td></tr>

<tr><td>PMA_REG[11] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[11][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][54]">MAIN[6][0][54]</a></td></tr>

<tr><td>PMA_REG[11] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[11][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][55]">MAIN[6][0][55]</a></td></tr>

<tr><td>PMA_REG[12] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[12][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][56]">MAIN[6][0][56]</a></td></tr>

<tr><td>PMA_REG[12] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[12][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][57]">MAIN[6][0][57]</a></td></tr>

<tr><td>PMA_REG[12] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[12][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][58]">MAIN[6][0][58]</a></td></tr>

<tr><td>PMA_REG[12] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[12][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][59]">MAIN[6][0][59]</a></td></tr>

<tr><td>PMA_REG[12] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[12][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][60]">MAIN[6][0][60]</a></td></tr>

<tr><td>PMA_REG[12] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[12][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][61]">MAIN[6][0][61]</a></td></tr>

<tr><td>PMA_REG[12] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[12][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][62]">MAIN[6][0][62]</a></td></tr>

<tr><td>PMA_REG[12] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[12][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][63]">MAIN[6][0][63]</a></td></tr>

<tr><td>PMA_REG[13] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[13][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][64]">MAIN[6][0][64]</a></td></tr>

<tr><td>PMA_REG[13] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[13][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][65]">MAIN[6][0][65]</a></td></tr>

<tr><td>PMA_REG[13] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[13][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][66]">MAIN[6][0][66]</a></td></tr>

<tr><td>PMA_REG[13] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[13][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][67]">MAIN[6][0][67]</a></td></tr>

<tr><td>PMA_REG[13] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[13][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][68]">MAIN[6][0][68]</a></td></tr>

<tr><td>PMA_REG[13] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[13][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][69]">MAIN[6][0][69]</a></td></tr>

<tr><td>PMA_REG[13] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[13][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][70]">MAIN[6][0][70]</a></td></tr>

<tr><td>PMA_REG[13] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[13][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][71]">MAIN[6][0][71]</a></td></tr>

<tr><td>PMA_REG[14] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[14][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][72]">MAIN[6][0][72]</a></td></tr>

<tr><td>PMA_REG[14] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[14][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][73]">MAIN[6][0][73]</a></td></tr>

<tr><td>PMA_REG[14] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[14][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][74]">MAIN[6][0][74]</a></td></tr>

<tr><td>PMA_REG[14] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[14][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][75]">MAIN[6][0][75]</a></td></tr>

<tr><td>PMA_REG[14] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[14][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][76]">MAIN[6][0][76]</a></td></tr>

<tr><td>PMA_REG[14] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[14][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][77]">MAIN[6][0][77]</a></td></tr>

<tr><td>PMA_REG[14] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[14][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][78]">MAIN[6][0][78]</a></td></tr>

<tr><td>PMA_REG[14] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[14][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][79]">MAIN[6][0][79]</a></td></tr>

<tr><td>PMA_REG[15] bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[15][0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][50]">MAIN[4][0][50]</a></td></tr>

<tr><td>PMA_REG[15] bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[15][1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][51]">MAIN[4][0][51]</a></td></tr>

<tr><td>PMA_REG[15] bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[15][2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][52]">MAIN[4][0][52]</a></td></tr>

<tr><td>PMA_REG[15] bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[15][3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][53]">MAIN[4][0][53]</a></td></tr>

<tr><td>PMA_REG[15] bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[15][4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][54]">MAIN[4][0][54]</a></td></tr>

<tr><td>PMA_REG[15] bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[15][5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][55]">MAIN[4][0][55]</a></td></tr>

<tr><td>PMA_REG[15] bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[15][6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][56]">MAIN[4][0][56]</a></td></tr>

<tr><td>PMA_REG[15] bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG[15][7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][57]">MAIN[4][0][57]</a></td></tr>

<tr><td>MASTERBIAS bit 0</td><td id="virtex2-GIGABIT10_N-GT10-MASTERBIAS[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][40]">MAIN[5][0][40]</a></td></tr>

<tr><td>MASTERBIAS bit 1</td><td id="virtex2-GIGABIT10_N-GT10-MASTERBIAS[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][41]">MAIN[5][0][41]</a></td></tr>

<tr><td>VCODAC bit 0</td><td id="virtex2-GIGABIT10_N-GT10-VCODAC[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][42]">MAIN[5][0][42]</a></td></tr>

<tr><td>VCODAC bit 1</td><td id="virtex2-GIGABIT10_N-GT10-VCODAC[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][43]">MAIN[5][0][43]</a></td></tr>

<tr><td>VCODAC bit 2</td><td id="virtex2-GIGABIT10_N-GT10-VCODAC[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][44]">MAIN[5][0][44]</a></td></tr>

<tr><td>VCODAC bit 3</td><td id="virtex2-GIGABIT10_N-GT10-VCODAC[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][45]">MAIN[5][0][45]</a></td></tr>

<tr><td>VCODAC bit 4</td><td id="virtex2-GIGABIT10_N-GT10-VCODAC[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][46]">MAIN[5][0][46]</a></td></tr>

<tr><td>VCODAC bit 5</td><td id="virtex2-GIGABIT10_N-GT10-VCODAC[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][47]">MAIN[5][0][47]</a></td></tr>

<tr><td>TXDIVRATIO bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][48]">MAIN[5][0][48]</a></td></tr>

<tr><td>TXDIVRATIO bit 1</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][49]">MAIN[5][0][49]</a></td></tr>

<tr><td>TXDIVRATIO bit 2</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][50]">MAIN[5][0][50]</a></td></tr>

<tr><td>TXDIVRATIO bit 3</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][51]">MAIN[5][0][51]</a></td></tr>

<tr><td>TXDIVRATIO bit 4</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][52]">MAIN[5][0][52]</a></td></tr>

<tr><td>TXDIVRATIO bit 5</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][53]">MAIN[5][0][53]</a></td></tr>

<tr><td>TXDIVRATIO bit 6</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][54]">MAIN[5][0][54]</a></td></tr>

<tr><td>TXDIVRATIO bit 7</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][55]">MAIN[5][0][55]</a></td></tr>

<tr><td>TXDIVRATIO bit 8</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][56]">MAIN[5][0][56]</a></td></tr>

<tr><td>TXDIVRATIO bit 9</td><td id="virtex2-GIGABIT10_N-GT10-TXDIVRATIO[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][57]">MAIN[5][0][57]</a></td></tr>

<tr><td>TXBUSWID bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXBUSWID[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][58]">MAIN[5][0][58]</a></td></tr>

<tr><td>ENDCD bit 0</td><td id="virtex2-GIGABIT10_N-GT10-ENDCD[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][59]">MAIN[5][0][59]</a></td></tr>

<tr><td>SEL_DAC_TRAN bit 0</td><td id="virtex2-GIGABIT10_N-GT10-SEL_DAC_TRAN[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][30]">MAIN[6][0][30]</a></td></tr>

<tr><td>SEL_DAC_TRAN bit 1</td><td id="virtex2-GIGABIT10_N-GT10-SEL_DAC_TRAN[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][31]">MAIN[6][0][31]</a></td></tr>

<tr><td>SEL_DAC_TRAN bit 2</td><td id="virtex2-GIGABIT10_N-GT10-SEL_DAC_TRAN[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][60]">MAIN[5][0][60]</a></td></tr>

<tr><td>SEL_DAC_TRAN bit 3</td><td id="virtex2-GIGABIT10_N-GT10-SEL_DAC_TRAN[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][61]">MAIN[5][0][61]</a></td></tr>

<tr><td>SEL_DAC_FIX bit 0</td><td id="virtex2-GIGABIT10_N-GT10-SEL_DAC_FIX[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][38]">MAIN[6][0][38]</a></td></tr>

<tr><td>SEL_DAC_FIX bit 1</td><td id="virtex2-GIGABIT10_N-GT10-SEL_DAC_FIX[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][39]">MAIN[6][0][39]</a></td></tr>

<tr><td>SEL_DAC_FIX bit 2</td><td id="virtex2-GIGABIT10_N-GT10-SEL_DAC_FIX[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][62]">MAIN[5][0][62]</a></td></tr>

<tr><td>SEL_DAC_FIX bit 3</td><td id="virtex2-GIGABIT10_N-GT10-SEL_DAC_FIX[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][63]">MAIN[5][0][63]</a></td></tr>

<tr><td>TXLOOPFILTERC bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXLOOPFILTERC[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][64]">MAIN[5][0][64]</a></td></tr>

<tr><td>TXLOOPFILTERC bit 1</td><td id="virtex2-GIGABIT10_N-GT10-TXLOOPFILTERC[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][65]">MAIN[5][0][65]</a></td></tr>

<tr><td>TXLOOPFILTERR bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXLOOPFILTERR[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][66]">MAIN[5][0][66]</a></td></tr>

<tr><td>TXLOOPFILTERR bit 1</td><td id="virtex2-GIGABIT10_N-GT10-TXLOOPFILTERR[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][67]">MAIN[5][0][67]</a></td></tr>

<tr><td>IBOOST bit 0</td><td id="virtex2-GIGABIT10_N-GT10-IBOOST[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][71]">MAIN[5][0][71]</a></td></tr>

<tr><td>TXCPI bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXCPI[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][72]">MAIN[5][0][72]</a></td></tr>

<tr><td>TXVCODAC bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXVCODAC[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][74]">MAIN[5][0][74]</a></td></tr>

<tr><td>TXVCOGAIN bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXVCOGAIN[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][75]">MAIN[5][0][75]</a></td></tr>

<tr><td>TXVSEL bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXVSEL[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][76]">MAIN[5][0][76]</a></td></tr>

<tr><td>TXVSEL bit 1</td><td id="virtex2-GIGABIT10_N-GT10-TXVSEL[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][77]">MAIN[5][0][77]</a></td></tr>

<tr><td>TXREG bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXREG[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][78]">MAIN[5][0][78]</a></td></tr>

<tr><td>TXREG bit 1</td><td id="virtex2-GIGABIT10_N-GT10-TXREG[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][79]">MAIN[5][0][79]</a></td></tr>

<tr><td>TXDOWNLEVEL bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXDOWNLEVEL[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][0]">MAIN[6][0][0]</a></td></tr>

<tr><td>TXDOWNLEVEL bit 1</td><td id="virtex2-GIGABIT10_N-GT10-TXDOWNLEVEL[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][1]">MAIN[6][0][1]</a></td></tr>

<tr><td>TXDOWNLEVEL bit 2</td><td id="virtex2-GIGABIT10_N-GT10-TXDOWNLEVEL[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][2]">MAIN[6][0][2]</a></td></tr>

<tr><td>TXDOWNLEVEL bit 3</td><td id="virtex2-GIGABIT10_N-GT10-TXDOWNLEVEL[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][2]">MAIN[7][0][2]</a></td></tr>

<tr><td>PRDRVOFF bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PRDRVOFF[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][4]">MAIN[6][0][4]</a></td></tr>

<tr><td>EMPOFF bit 0</td><td id="virtex2-GIGABIT10_N-GT10-EMPOFF[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][5]">MAIN[6][0][5]</a></td></tr>

<tr><td>SLEW bit 0</td><td id="virtex2-GIGABIT10_N-GT10-SLEW[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][6]">MAIN[6][0][6]</a></td></tr>

<tr><td>TXEMPHLEVEL bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXEMPHLEVEL[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][8]">MAIN[6][0][8]</a></td></tr>

<tr><td>TXEMPHLEVEL bit 1</td><td id="virtex2-GIGABIT10_N-GT10-TXEMPHLEVEL[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][9]">MAIN[6][0][9]</a></td></tr>

<tr><td>TXEMPHLEVEL bit 2</td><td id="virtex2-GIGABIT10_N-GT10-TXEMPHLEVEL[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][10]">MAIN[6][0][10]</a></td></tr>

<tr><td>TXEMPHLEVEL bit 3</td><td id="virtex2-GIGABIT10_N-GT10-TXEMPHLEVEL[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][11]">MAIN[6][0][11]</a></td></tr>

<tr><td>TXDIGSW bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXDIGSW[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][12]">MAIN[6][0][12]</a></td></tr>

<tr><td>TXANASW bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TXANASW[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][13]">MAIN[6][0][13]</a></td></tr>

<tr><td>RXDIVRATIO bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][16]">MAIN[6][0][16]</a></td></tr>

<tr><td>RXDIVRATIO bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][17]">MAIN[6][0][17]</a></td></tr>

<tr><td>RXDIVRATIO bit 2</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][18]">MAIN[6][0][18]</a></td></tr>

<tr><td>RXDIVRATIO bit 3</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][19]">MAIN[6][0][19]</a></td></tr>

<tr><td>RXDIVRATIO bit 4</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][20]">MAIN[6][0][20]</a></td></tr>

<tr><td>RXDIVRATIO bit 5</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][21]">MAIN[6][0][21]</a></td></tr>

<tr><td>RXDIVRATIO bit 6</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][22]">MAIN[6][0][22]</a></td></tr>

<tr><td>RXDIVRATIO bit 7</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][23]">MAIN[6][0][23]</a></td></tr>

<tr><td>RXDIVRATIO bit 8</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][24]">MAIN[6][0][24]</a></td></tr>

<tr><td>RXDIVRATIO bit 9</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][25]">MAIN[6][0][25]</a></td></tr>

<tr><td>RXDIVRATIO bit 10</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][26]">MAIN[6][0][26]</a></td></tr>

<tr><td>RXDIVRATIO bit 11</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[11]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][27]">MAIN[6][0][27]</a></td></tr>

<tr><td>RXDIVRATIO bit 12</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[12]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][28]">MAIN[6][0][28]</a></td></tr>

<tr><td>RXDIVRATIO bit 13</td><td id="virtex2-GIGABIT10_N-GT10-RXDIVRATIO[13]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][29]">MAIN[6][0][29]</a></td></tr>

<tr><td>RXLOOPFILTERC bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXLOOPFILTERC[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][32]">MAIN[6][0][32]</a></td></tr>

<tr><td>RXLOOPFILTERC bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXLOOPFILTERC[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][33]">MAIN[6][0][33]</a></td></tr>

<tr><td>RXLOOPFILTERR bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXLOOPFILTERR[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][34]">MAIN[6][0][34]</a></td></tr>

<tr><td>RXLOOPFILTERR bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXLOOPFILTERR[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][35]">MAIN[6][0][35]</a></td></tr>

<tr><td>RXLOOPFILTERR bit 2</td><td id="virtex2-GIGABIT10_N-GT10-RXLOOPFILTERR[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][36]">MAIN[6][0][36]</a></td></tr>

<tr><td>AFE_FLAT_ENABLE bit 0</td><td id="virtex2-GIGABIT10_N-GT10-AFE_FLAT_ENABLE[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][37]">MAIN[6][0][37]</a></td></tr>

<tr><td>RXVCOSW bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXVCOSW[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][40]">MAIN[6][0][40]</a></td></tr>

<tr><td>RXCPI bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXCPI[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][41]">MAIN[6][0][41]</a></td></tr>

<tr><td>RXCPI bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXCPI[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][55]">MAIN[6][0][55]</a></td></tr>

<tr><td>RXVCODAC bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXVCODAC[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][42]">MAIN[6][0][42]</a></td></tr>

<tr><td>RXVCOGAIN bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXVCOGAIN[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][43]">MAIN[6][0][43]</a></td></tr>

<tr><td>RXVSEL bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXVSEL[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][44]">MAIN[6][0][44]</a></td></tr>

<tr><td>RXVSEL bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXVSEL[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][45]">MAIN[6][0][45]</a></td></tr>

<tr><td>RXREG bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXREG[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][46]">MAIN[6][0][46]</a></td></tr>

<tr><td>RXREG bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXREG[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][47]">MAIN[6][0][47]</a></td></tr>

<tr><td>RXFLTCPT bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXFLTCPT[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][48]">MAIN[6][0][48]</a></td></tr>

<tr><td>RXFLTCPT bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXFLTCPT[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][49]">MAIN[6][0][49]</a></td></tr>

<tr><td>RXFLTCPT bit 2</td><td id="virtex2-GIGABIT10_N-GT10-RXFLTCPT[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][50]">MAIN[6][0][50]</a></td></tr>

<tr><td>RXFLTCPT bit 3</td><td id="virtex2-GIGABIT10_N-GT10-RXFLTCPT[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][51]">MAIN[6][0][51]</a></td></tr>

<tr><td>RXFLTCPT bit 4</td><td id="virtex2-GIGABIT10_N-GT10-RXFLTCPT[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][52]">MAIN[6][0][52]</a></td></tr>

<tr><td>RXVSELCP bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXVSELCP[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][53]">MAIN[6][0][53]</a></td></tr>

<tr><td>RXVSELCP bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXVSELCP[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][54]">MAIN[6][0][54]</a></td></tr>

<tr><td>VSELAFE bit 0</td><td id="virtex2-GIGABIT10_N-GT10-VSELAFE[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][56]">MAIN[6][0][56]</a></td></tr>

<tr><td>VSELAFE bit 1</td><td id="virtex2-GIGABIT10_N-GT10-VSELAFE[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][57]">MAIN[6][0][57]</a></td></tr>

<tr><td>RXFEI bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXFEI[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][58]">MAIN[6][0][58]</a></td></tr>

<tr><td>RXFEI bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXFEI[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][59]">MAIN[6][0][59]</a></td></tr>

<tr><td>RXFLCPI bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXFLCPI[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][60]">MAIN[6][0][60]</a></td></tr>

<tr><td>RXFLCPI bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXFLCPI[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][61]">MAIN[6][0][61]</a></td></tr>

<tr><td>RXFER bit 0</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][62]">MAIN[6][0][62]</a></td></tr>

<tr><td>RXFER bit 1</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][63]">MAIN[6][0][63]</a></td></tr>

<tr><td>RXFER bit 2</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][64]">MAIN[6][0][64]</a></td></tr>

<tr><td>RXFER bit 3</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][65]">MAIN[6][0][65]</a></td></tr>

<tr><td>RXFER bit 4</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][66]">MAIN[6][0][66]</a></td></tr>

<tr><td>RXFER bit 5</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][67]">MAIN[6][0][67]</a></td></tr>

<tr><td>RXFER bit 6</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][68]">MAIN[6][0][68]</a></td></tr>

<tr><td>RXFER bit 7</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][69]">MAIN[6][0][69]</a></td></tr>

<tr><td>RXFER bit 8</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][70]">MAIN[6][0][70]</a></td></tr>

<tr><td>RXFER bit 9</td><td id="virtex2-GIGABIT10_N-GT10-RXFER[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][71]">MAIN[6][0][71]</a></td></tr>

<tr><td>PMA_REG_0E bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG_0E[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][72]">MAIN[6][0][72]</a></td></tr>

<tr><td>PMA_REG_0E bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG_0E[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][73]">MAIN[6][0][73]</a></td></tr>

<tr><td>PMA_REG_0E bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG_0E[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][74]">MAIN[6][0][74]</a></td></tr>

<tr><td>PMA_REG_0E bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG_0E[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][75]">MAIN[6][0][75]</a></td></tr>

<tr><td>PMA_REG_0E bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG_0E[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][76]">MAIN[6][0][76]</a></td></tr>

<tr><td>PMA_REG_0E bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG_0E[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][77]">MAIN[6][0][77]</a></td></tr>

<tr><td>PMA_REG_0E bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG_0E[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][78]">MAIN[6][0][78]</a></td></tr>

<tr><td>PMA_REG_0E bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PMA_REG_0E[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[6][0][79]">MAIN[6][0][79]</a></td></tr>

<tr><td>BIASEN</td><td id="virtex2-GIGABIT10_N-GT10-BIASEN"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][50]">MAIN[4][0][50]</a></td></tr>

<tr><td>TXANAEN</td><td id="virtex2-GIGABIT10_N-GT10-TXANAEN"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][51]">MAIN[4][0][51]</a></td></tr>

<tr><td>TXDIGEN</td><td id="virtex2-GIGABIT10_N-GT10-TXDIGEN"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][52]">MAIN[4][0][52]</a></td></tr>

<tr><td>RXANAEN</td><td id="virtex2-GIGABIT10_N-GT10-RXANAEN"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][53]">MAIN[4][0][53]</a></td></tr>

<tr><td>PMA_PWR_CNTRL_BIT4</td><td id="virtex2-GIGABIT10_N-GT10-PMA_PWR_CNTRL_BIT4"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][54]">MAIN[4][0][54]</a></td></tr>

<tr><td>TXEN</td><td id="virtex2-GIGABIT10_N-GT10-TXEN"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][55]">MAIN[4][0][55]</a></td></tr>

<tr><td>RXEN</td><td id="virtex2-GIGABIT10_N-GT10-RXEN"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][56]">MAIN[4][0][56]</a></td></tr>

<tr><td>TXDRVEN</td><td id="virtex2-GIGABIT10_N-GT10-TXDRVEN"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][57]">MAIN[4][0][57]</a></td></tr>

<tr><td>RX_BUFFER_USE</td><td id="virtex2-GIGABIT10_N-GT10-RX_BUFFER_USE"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][25]">MAIN[1][0][25]</a></td></tr>

<tr><td>RX_CRC_USE</td><td id="virtex2-GIGABIT10_N-GT10-RX_CRC_USE"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][35]">MAIN[2][0][35]</a></td></tr>

<tr><td>RX_LOS_INVALID_INCR</td><td><a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR">[enum: GT_RX_LOS_INVALID_INCR]</a></td></tr>

<tr><td>RX_LOS_THRESHOLD</td><td><a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD">[enum: GT_RX_LOS_THRESHOLD]</a></td></tr>

<tr><td>RX_LOSS_OF_SYNC_FSM</td><td id="virtex2-GIGABIT10_N-GT10-RX_LOSS_OF_SYNC_FSM"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][23]">MAIN[3][0][23]</a></td></tr>

<tr><td>TX_BUFFER_USE</td><td id="virtex2-GIGABIT10_N-GT10-TX_BUFFER_USE"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][36]">MAIN_IO[0][36]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 0</td><td id="virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][38]">MAIN_IO[0][38]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 1</td><td id="virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][39]">MAIN_IO[0][39]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 2</td><td id="virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][40]">MAIN_IO[0][40]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 3</td><td id="virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][41]">MAIN_IO[0][41]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 4</td><td id="virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][42]">MAIN_IO[0][42]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 5</td><td id="virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][43]">MAIN_IO[0][43]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 6</td><td id="virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][44]">MAIN_IO[0][44]</a></td></tr>

<tr><td>TX_CRC_FORCE_VALUE bit 7</td><td id="virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][45]">MAIN_IO[0][45]</a></td></tr>

<tr><td>TX_CRC_USE</td><td id="virtex2-GIGABIT10_N-GT10-TX_CRC_USE"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][37]">MAIN_IO[0][37]</a></td></tr>

<tr><td>ALIGN_COMMA_WORD</td><td><a href="#virtex2-GIGABIT10_N-GT10-ALIGN_COMMA_WORD">[enum: GT10_ALIGN_COMMA_WORD]</a></td></tr>

<tr><td>PCOMMA_DETECT</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_DETECT"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][34]">MAIN[0][0][34]</a></td></tr>

<tr><td>MCOMMA_DETECT</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_DETECT"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][22]">MAIN[0][0][22]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 0</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][1]">MAIN[0][0][1]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 1</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][2]">MAIN[0][0][2]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 2</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][3]">MAIN[0][0][3]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 3</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][4]">MAIN[0][0][4]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 4</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][5]">MAIN[0][0][5]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 5</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][6]">MAIN[0][0][6]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 6</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][7]">MAIN[0][0][7]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 7</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][8]">MAIN[0][0][8]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 8</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][9]">MAIN[0][0][9]</a></td></tr>

<tr><td>COMMA_10B_MASK bit 9</td><td id="virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][10]">MAIN[0][0][10]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 0</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][23]">MAIN[0][0][23]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 1</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][24]">MAIN[0][0][24]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 2</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][25]">MAIN[0][0][25]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 3</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][26]">MAIN[0][0][26]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 4</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][27]">MAIN[0][0][27]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 5</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][28]">MAIN[0][0][28]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 6</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][29]">MAIN[0][0][29]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 7</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][30]">MAIN[0][0][30]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 8</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][31]">MAIN[0][0][31]</a></td></tr>

<tr><td>PCOMMA_10B_VALUE bit 9</td><td id="virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][32]">MAIN[0][0][32]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 0</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][11]">MAIN[0][0][11]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 1</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][12]">MAIN[0][0][12]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 2</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][13]">MAIN[0][0][13]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 3</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][14]">MAIN[0][0][14]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 4</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][15]">MAIN[0][0][15]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 5</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][16]">MAIN[0][0][16]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 6</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][17]">MAIN[0][0][17]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 7</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][18]">MAIN[0][0][18]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 8</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][19]">MAIN[0][0][19]</a></td></tr>

<tr><td>MCOMMA_10B_VALUE bit 9</td><td id="virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][20]">MAIN[0][0][20]</a></td></tr>

<tr><td>DEC_PCOMMA_DETECT</td><td id="virtex2-GIGABIT10_N-GT10-DEC_PCOMMA_DETECT"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][31]">MAIN[1][0][31]</a></td></tr>

<tr><td>DEC_MCOMMA_DETECT</td><td id="virtex2-GIGABIT10_N-GT10-DEC_MCOMMA_DETECT"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][32]">MAIN[1][0][32]</a></td></tr>

<tr><td>DEC_VALID_COMMA_ONLY</td><td id="virtex2-GIGABIT10_N-GT10-DEC_VALID_COMMA_ONLY"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][30]">MAIN[1][0][30]</a></td></tr>

<tr><td>SH_CNT_MAX bit 0</td><td id="virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][15]">MAIN[7][0][15]</a></td></tr>

<tr><td>SH_CNT_MAX bit 1</td><td id="virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][16]">MAIN[7][0][16]</a></td></tr>

<tr><td>SH_CNT_MAX bit 2</td><td id="virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][17]">MAIN[7][0][17]</a></td></tr>

<tr><td>SH_CNT_MAX bit 3</td><td id="virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][18]">MAIN[7][0][18]</a></td></tr>

<tr><td>SH_CNT_MAX bit 4</td><td id="virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][19]">MAIN[7][0][19]</a></td></tr>

<tr><td>SH_CNT_MAX bit 5</td><td id="virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][20]">MAIN[7][0][20]</a></td></tr>

<tr><td>SH_CNT_MAX bit 6</td><td id="virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][21]">MAIN[7][0][21]</a></td></tr>

<tr><td>SH_CNT_MAX bit 7</td><td id="virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][22]">MAIN[7][0][22]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 0</td><td id="virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][23]">MAIN[7][0][23]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 1</td><td id="virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][24]">MAIN[7][0][24]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 2</td><td id="virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][25]">MAIN[7][0][25]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 3</td><td id="virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][26]">MAIN[7][0][26]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 4</td><td id="virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][27]">MAIN[7][0][27]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 5</td><td id="virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][28]">MAIN[7][0][28]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 6</td><td id="virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][29]">MAIN[7][0][29]</a></td></tr>

<tr><td>SH_INVALID_CNT_MAX bit 7</td><td id="virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[7][0][30]">MAIN[7][0][30]</a></td></tr>

<tr><td>CRC_FORMAT</td><td><a href="#virtex2-GIGABIT10_N-GT10-CRC_FORMAT">[enum: GT_CRC_FORMAT]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][13]">MAIN_IO[0][13]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][14]">MAIN_IO[0][14]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][15]">MAIN_IO[0][15]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][16]">MAIN_IO[0][16]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][17]">MAIN_IO[0][17]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][18]">MAIN_IO[0][18]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][19]">MAIN_IO[0][19]</a></td></tr>

<tr><td>CRC_START_OF_PKT bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][20]">MAIN_IO[0][20]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][70]">MAIN_IO[0][70]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][71]">MAIN_IO[0][71]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][72]">MAIN_IO[0][72]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][73]">MAIN_IO[0][73]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][74]">MAIN_IO[0][74]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][75]">MAIN_IO[0][75]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][76]">MAIN_IO[0][76]</a></td></tr>

<tr><td>CRC_END_OF_PKT bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][77]">MAIN_IO[0][77]</a></td></tr>

<tr><td>CLK_CORRECT_USE</td><td id="virtex2-GIGABIT10_N-GT10-CLK_CORRECT_USE"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][10]">MAIN[1][0][10]</a></td></tr>

<tr><td>CLK_COR_8B10B_DE</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_8B10B_DE"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][32]">MAIN[4][0][32]</a></td></tr>

<tr><td>CLK_COR_INSERT_IDLE_FLAG</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_INSERT_IDLE_FLAG"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][11]">MAIN[1][0][11]</a></td></tr>

<tr><td>CLK_COR_KEEP_IDLE</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_KEEP_IDLE"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][12]">MAIN[1][0][12]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][13]">MAIN[1][0][13]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][14]">MAIN[1][0][14]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][15]">MAIN[1][0][15]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][16]">MAIN[1][0][16]</a></td></tr>

<tr><td>CLK_COR_REPEAT_WAIT bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][17]">MAIN[1][0][17]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][13]">MAIN[4][0][13]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][14]">MAIN[4][0][14]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][15]">MAIN[4][0][15]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][16]">MAIN[4][0][16]</a></td></tr>

<tr><td>CLK_COR_ADJ_MAX bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][17]">MAIN[4][0][17]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][19]">MAIN[4][0][19]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][20]">MAIN[4][0][20]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][21]">MAIN[4][0][21]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][22]">MAIN[4][0][22]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][23]">MAIN[4][0][23]</a></td></tr>

<tr><td>CLK_COR_MIN_LAT bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][24]">MAIN[4][0][24]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][25]">MAIN[4][0][25]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][26]">MAIN[4][0][26]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][27]">MAIN[4][0][27]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][28]">MAIN[4][0][28]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][29]">MAIN[4][0][29]</a></td></tr>

<tr><td>CLK_COR_MAX_LAT bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][30]">MAIN[4][0][30]</a></td></tr>

<tr><td>CLK_COR_SEQ_LEN</td><td><a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_LEN">[enum: GT10_SEQ_LEN]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_USE</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_USE"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][35]">MAIN[1][0][35]</a></td></tr>

<tr><td>CLK_COR_SEQ_DROP</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_DROP"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][13]">MAIN[5][0][13]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_MASK bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_MASK[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][2]">MAIN[5][0][2]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_MASK bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_MASK[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][4]">MAIN[5][0][4]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_MASK bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_MASK[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][5]">MAIN[5][0][5]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_MASK bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_MASK[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][6]">MAIN[5][0][6]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_MASK bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_MASK[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][8]">MAIN[5][0][8]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_MASK bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_MASK[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][9]">MAIN[5][0][9]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_MASK bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_MASK[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][10]">MAIN[5][0][10]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_MASK bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_MASK[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[5][0][11]">MAIN[5][0][11]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][69]">MAIN[0][0][69]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][70]">MAIN[0][0][70]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][71]">MAIN[0][0][71]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][72]">MAIN[0][0][72]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][73]">MAIN[0][0][73]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][74]">MAIN[0][0][74]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][75]">MAIN[0][0][75]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][76]">MAIN[0][0][76]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][77]">MAIN[0][0][77]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][78]">MAIN[0][0][78]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_1 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][79]">MAIN[0][0][79]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][58]">MAIN[0][0][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][59]">MAIN[0][0][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][60]">MAIN[0][0][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][61]">MAIN[0][0][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][62]">MAIN[0][0][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][63]">MAIN[0][0][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][64]">MAIN[0][0][64]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][65]">MAIN[0][0][65]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][66]">MAIN[0][0][66]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][67]">MAIN[0][0][67]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_2 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][68]">MAIN[0][0][68]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][47]">MAIN[0][0][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][48]">MAIN[0][0][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][49]">MAIN[0][0][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][50]">MAIN[0][0][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][51]">MAIN[0][0][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][52]">MAIN[0][0][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][53]">MAIN[0][0][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][54]">MAIN[0][0][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][55]">MAIN[0][0][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][56]">MAIN[0][0][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_3 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][57]">MAIN[0][0][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][36]">MAIN[0][0][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][37]">MAIN[0][0][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][38]">MAIN[0][0][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][39]">MAIN[0][0][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][40]">MAIN[0][0][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][41]">MAIN[0][0][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][42]">MAIN[0][0][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][43]">MAIN[0][0][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][44]">MAIN[0][0][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][45]">MAIN[0][0][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_1_4 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[0][0][46]">MAIN[0][0][46]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][69]">MAIN[1][0][69]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][70]">MAIN[1][0][70]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][71]">MAIN[1][0][71]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][72]">MAIN[1][0][72]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][73]">MAIN[1][0][73]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][74]">MAIN[1][0][74]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][75]">MAIN[1][0][75]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][76]">MAIN[1][0][76]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][77]">MAIN[1][0][77]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][78]">MAIN[1][0][78]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_1 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][79]">MAIN[1][0][79]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][58]">MAIN[1][0][58]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][59]">MAIN[1][0][59]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][60]">MAIN[1][0][60]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][61]">MAIN[1][0][61]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][62]">MAIN[1][0][62]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][63]">MAIN[1][0][63]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][64]">MAIN[1][0][64]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][65]">MAIN[1][0][65]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][66]">MAIN[1][0][66]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][67]">MAIN[1][0][67]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_2 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][68]">MAIN[1][0][68]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][47]">MAIN[1][0][47]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][48]">MAIN[1][0][48]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][49]">MAIN[1][0][49]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][50]">MAIN[1][0][50]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][51]">MAIN[1][0][51]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][52]">MAIN[1][0][52]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][53]">MAIN[1][0][53]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][54]">MAIN[1][0][54]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][55]">MAIN[1][0][55]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][56]">MAIN[1][0][56]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_3 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][57]">MAIN[1][0][57]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][36]">MAIN[1][0][36]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][37]">MAIN[1][0][37]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][38]">MAIN[1][0][38]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][39]">MAIN[1][0][39]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][40]">MAIN[1][0][40]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][41]">MAIN[1][0][41]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][42]">MAIN[1][0][42]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][43]">MAIN[1][0][43]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][44]">MAIN[1][0][44]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][45]">MAIN[1][0][45]</a></td></tr>

<tr><td>CLK_COR_SEQ_2_4 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][46]">MAIN[1][0][46]</a></td></tr>

<tr><td>CHAN_BOND_MODE</td><td><a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_MODE">[enum: GT_CHAN_BOND_MODE]</a></td></tr>

<tr><td>CHAN_BOND_64B66B_SV</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_64B66B_SV"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][33]">MAIN[4][0][33]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][24]">MAIN[3][0][24]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][25]">MAIN[3][0][25]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][26]">MAIN[3][0][26]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][27]">MAIN[3][0][27]</a></td></tr>

<tr><td>CHAN_BOND_LIMIT bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][28]">MAIN[3][0][28]</a></td></tr>

<tr><td>CHAN_BOND_ONE_SHOT</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_ONE_SHOT"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][23]">MAIN[1][0][23]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_LEN</td><td><a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_LEN">[enum: GT10_SEQ_LEN]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_USE</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_USE"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][35]">MAIN[3][0][35]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_MASK bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_MASK[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][3]">MAIN[4][0][3]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_MASK bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_MASK[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][4]">MAIN[4][0][4]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_MASK bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_MASK[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][5]">MAIN[4][0][5]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_MASK bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_MASK[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][6]">MAIN[4][0][6]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_MASK bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_MASK[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][8]">MAIN[4][0][8]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_MASK bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_MASK[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][9]">MAIN[4][0][9]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_MASK bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_MASK[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][10]">MAIN[4][0][10]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_MASK bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_MASK[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][11]">MAIN[4][0][11]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][69]">MAIN[2][0][69]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][70]">MAIN[2][0][70]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][71]">MAIN[2][0][71]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][72]">MAIN[2][0][72]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][73]">MAIN[2][0][73]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][74]">MAIN[2][0][74]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][75]">MAIN[2][0][75]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][76]">MAIN[2][0][76]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][77]">MAIN[2][0][77]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][78]">MAIN[2][0][78]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_1 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][79]">MAIN[2][0][79]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][58]">MAIN[2][0][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][59]">MAIN[2][0][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][60]">MAIN[2][0][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][61]">MAIN[2][0][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][62]">MAIN[2][0][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][63]">MAIN[2][0][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][64]">MAIN[2][0][64]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][65]">MAIN[2][0][65]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][66]">MAIN[2][0][66]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][67]">MAIN[2][0][67]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_2 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][68]">MAIN[2][0][68]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][47]">MAIN[2][0][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][48]">MAIN[2][0][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][49]">MAIN[2][0][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][50]">MAIN[2][0][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][51]">MAIN[2][0][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][52]">MAIN[2][0][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][53]">MAIN[2][0][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][54]">MAIN[2][0][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][55]">MAIN[2][0][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][56]">MAIN[2][0][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_3 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][57]">MAIN[2][0][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][36]">MAIN[2][0][36]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][37]">MAIN[2][0][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][38]">MAIN[2][0][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][39]">MAIN[2][0][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][40]">MAIN[2][0][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][41]">MAIN[2][0][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][42]">MAIN[2][0][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][43]">MAIN[2][0][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][44]">MAIN[2][0][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][45]">MAIN[2][0][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_1_4 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][46]">MAIN[2][0][46]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][69]">MAIN[3][0][69]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][70]">MAIN[3][0][70]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][71]">MAIN[3][0][71]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][72]">MAIN[3][0][72]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][73]">MAIN[3][0][73]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][74]">MAIN[3][0][74]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][75]">MAIN[3][0][75]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][76]">MAIN[3][0][76]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][77]">MAIN[3][0][77]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][78]">MAIN[3][0][78]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_1 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][79]">MAIN[3][0][79]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][58]">MAIN[3][0][58]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][59]">MAIN[3][0][59]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][60]">MAIN[3][0][60]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][61]">MAIN[3][0][61]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][62]">MAIN[3][0][62]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][63]">MAIN[3][0][63]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][64]">MAIN[3][0][64]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][65]">MAIN[3][0][65]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][66]">MAIN[3][0][66]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][67]">MAIN[3][0][67]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_2 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][68]">MAIN[3][0][68]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][47]">MAIN[3][0][47]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][48]">MAIN[3][0][48]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][49]">MAIN[3][0][49]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][50]">MAIN[3][0][50]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][51]">MAIN[3][0][51]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][52]">MAIN[3][0][52]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][53]">MAIN[3][0][53]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][54]">MAIN[3][0][54]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][55]">MAIN[3][0][55]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][56]">MAIN[3][0][56]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_3 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][57]">MAIN[3][0][57]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 0</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][36]">MAIN[3][0][36]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 1</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][37]">MAIN[3][0][37]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 2</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][38]">MAIN[3][0][38]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 3</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][39]">MAIN[3][0][39]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 4</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][40]">MAIN[3][0][40]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 5</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][41]">MAIN[3][0][41]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 6</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][42]">MAIN[3][0][42]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 7</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][43]">MAIN[3][0][43]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 8</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[8]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][44]">MAIN[3][0][44]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 9</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[9]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][45]">MAIN[3][0][45]</a></td></tr>

<tr><td>CHAN_BOND_SEQ_2_4 bit 10</td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[10]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][46]">MAIN[3][0][46]</a></td></tr>

<tr><td>TEST_MODE_1</td><td id="virtex2-GIGABIT10_N-GT10-TEST_MODE_1"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][11]">MAIN[2][0][11]</a></td></tr>

<tr><td>TEST_MODE_2</td><td id="virtex2-GIGABIT10_N-GT10-TEST_MODE_2"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][12]">MAIN[2][0][12]</a></td></tr>

<tr><td>TEST_MODE_3</td><td id="virtex2-GIGABIT10_N-GT10-TEST_MODE_3"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][13]">MAIN[2][0][13]</a></td></tr>

<tr><td>TEST_MODE_4</td><td id="virtex2-GIGABIT10_N-GT10-TEST_MODE_4"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][14]">MAIN[2][0][14]</a></td></tr>

<tr><td>TEST_MODE_5</td><td id="virtex2-GIGABIT10_N-GT10-TEST_MODE_5"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][15]">MAIN[2][0][15]</a></td></tr>

<tr><td>TEST_MODE_6</td><td id="virtex2-GIGABIT10_N-GT10-TEST_MODE_6"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][16]">MAIN[2][0][16]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N enum GT_RX_LOS_INVALID_INCR</caption>
<thead>
<tr id="virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR"><th>GT10.RX_LOS_INVALID_INCR</th><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][30]">MAIN[3][0][30]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][22]">MAIN[3][0][22]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][21]">MAIN[3][0][21]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][20]">MAIN[3][0][20]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][19]">MAIN[3][0][19]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][18]">MAIN[3][0][18]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][17]">MAIN[3][0][17]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][16]">MAIN[3][0][16]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_16</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_32</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_64</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_128</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N enum GT_RX_LOS_THRESHOLD</caption>
<thead>
<tr id="virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD"><th>GT10.RX_LOS_THRESHOLD</th><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[7]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][15]">MAIN[3][0][15]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[6]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][14]">MAIN[3][0][14]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[5]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][13]">MAIN[3][0][13]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[4]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][12]">MAIN[3][0][12]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[3]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][11]">MAIN[3][0][11]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][10]">MAIN[3][0][10]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][9]">MAIN[3][0][9]</a></td><td id="virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[3][0][8]">MAIN[3][0][8]</a></td></tr>

</thead>

<tbody>
<tr><td>_4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_16</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_32</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_64</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_128</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_256</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_512</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N enum GT10_ALIGN_COMMA_WORD</caption>
<thead>
<tr id="virtex2-GIGABIT10_N-GT10-ALIGN_COMMA_WORD"><th>GT10.ALIGN_COMMA_WORD</th><td id="virtex2-GIGABIT10_N-GT10-ALIGN_COMMA_WORD[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][1]">MAIN[4][0][1]</a></td><td id="virtex2-GIGABIT10_N-GT10-ALIGN_COMMA_WORD[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[4][0][0]">MAIN[4][0][0]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N enum GT_CRC_FORMAT</caption>
<thead>
<tr id="virtex2-GIGABIT10_N-GT10-CRC_FORMAT"><th>GT10.CRC_FORMAT</th><td id="virtex2-GIGABIT10_N-GT10-CRC_FORMAT[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][4]">MAIN_IO[0][4]</a></td><td id="virtex2-GIGABIT10_N-GT10-CRC_FORMAT[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN_IO[0][3]">MAIN_IO[0][3]</a></td></tr>

</thead>

<tbody>
<tr><td>USER_MODE</td><td>0</td><td>0</td></tr>

<tr><td>ETHERNET</td><td>0</td><td>1</td></tr>

<tr><td>INFINIBAND</td><td>1</td><td>1</td></tr>

<tr><td>FIBRE_CHAN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N enum GT10_SEQ_LEN</caption>
<thead>
<tr id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_LEN"><th>GT10.CLK_COR_SEQ_LEN</th><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_LEN[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][24]">MAIN[2][0][24]</a></td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_LEN[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][23]">MAIN[2][0][23]</a></td><td id="virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_LEN[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][22]">MAIN[2][0][22]</a></td></tr>

<tr id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_LEN"><th>GT10.CHAN_BOND_SEQ_LEN</th><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_LEN[2]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][28]">MAIN[2][0][28]</a></td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_LEN[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][27]">MAIN[2][0][27]</a></td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_LEN[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[2][0][26]">MAIN[2][0][26]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N enum GT_CHAN_BOND_MODE</caption>
<thead>
<tr id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_MODE"><th>GT10.CHAN_BOND_MODE</th><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_MODE[1]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][4]">MAIN[1][0][4]</a></td><td id="virtex2-GIGABIT10_N-GT10-CHAN_BOND_MODE[0]"><a href="#virtex2-GIGABIT10_N-bit-MAIN[1][0][2]">MAIN[1][0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>MASTER</td><td>0</td><td>1</td></tr>

<tr><td>SLAVE_1_HOP</td><td>1</td><td>0</td></tr>

<tr><td>SLAVE_2_HOPS</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[0]</td><td>GT10.RXUSRCLK</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[1]</td><td>GT10.RXUSRCLK2</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[2]</td><td>GT10.REFCLK</td></tr>

<tr><td>CELL_IO.IMUX_DCM_CLK_OPTINV[3]</td><td>GT10.REFCLK2</td></tr>

<tr><td>CELL_IO.IMUX_SR_OPTINV[0]</td><td>GT10.RXRESET</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[0]</td><td>GT10.CHBONDI[0]</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[1]</td><td>GT10.CHBONDI[4]</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[2]</td><td>GT10.POWERDOWN</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[3]</td><td>GT10.LOOPBACK[0]</td></tr>

<tr><td>CELL_IO.IMUX_G0_DATA[7]</td><td>GT10.PMARXLOCKSEL[1]</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[0]</td><td>GT10.CHBONDI[1]</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[1]</td><td>GT10.ENCHANSYNC</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[2]</td><td>GT10.RXPOLARITY</td></tr>

<tr><td>CELL_IO.IMUX_G1_DATA[3]</td><td>GT10.LOOPBACK[1]</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[0]</td><td>GT10.CHBONDI[2]</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[1]</td><td>GT10.REFCLKSEL</td></tr>

<tr><td>CELL_IO.IMUX_G2_DATA[3]</td><td>GT10.TXPOLARITY</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[0]</td><td>GT10.CHBONDI[3]</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[1]</td><td>GT10.PMAINIT</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[3]</td><td>GT10.TXINHIBIT</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[4]</td><td>GT10.REFCLKBSEL</td></tr>

<tr><td>CELL_IO.IMUX_G3_DATA[6]</td><td>GT10.PMARXLOCKSEL[0]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[0]</td><td>GT10.CHBONDDONE</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[1]</td><td>GT10.RXRECCLK</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[2]</td><td>GT10.CHBONDO[0]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[3]</td><td>GT10.CHBONDO[1]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[4]</td><td>GT10.CHBONDO[2]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[5]</td><td>GT10.CHBONDO[3]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[6]</td><td>GT10.CHBONDO[4]</td></tr>

<tr><td>CELL_IO.OUT_FAN_BEL[7]</td><td>GT10.TXOUTCLK</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[8]</td><td>GT10.PMARXLOCK</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[9]</td><td>GT10.RXCLKCORCNT[2]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[10]</td><td>GT10.RXCLKCORCNT[1]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[11]</td><td>GT10.RXCLKCORCNT[0]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[12]</td><td>GT10.RXCOMMADET</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[13]</td><td>GT10.RXREALIGN</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[14]</td><td>GT10.RXBUFSTATUS[1]</td></tr>

<tr><td>CELL_IO.OUT_SEC_BEL[15]</td><td>GT10.RXBUFSTATUS[0]</td></tr>

<tr><td>CELL[0].IMUX_CLK_OPTINV[0]</td><td>GT10.TXUSRCLK</td></tr>

<tr><td>CELL[0].IMUX_CLK_OPTINV[1]</td><td>GT10.TXUSRCLK2</td></tr>

<tr><td>CELL[0].IMUX_SR_OPTINV[0]</td><td>GT10.TXRESET</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[0]</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[32]</td></tr>

<tr><td>CELL[0].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[0]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[1]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[33]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[0]</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[4]</td><td>GT10.ENPCOMMAALIGN</td></tr>

<tr><td>CELL[0].IMUX_G1_DATA[7]</td><td>GT10.ENMCOMMAALIGN</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[2]</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[34]</td></tr>

<tr><td>CELL[0].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[0]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[3]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[35]</td></tr>

<tr><td>CELL[0].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[0]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[0]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[1]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[2]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[3]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[32]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[33]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[34]</td></tr>

<tr><td>CELL[0].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[35]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[8]</td><td>GT10.RXLOSSOFSYNC[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[0]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[4]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[36]</td></tr>

<tr><td>CELL[1].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[1]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[5]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[37]</td></tr>

<tr><td>CELL[1].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[1]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[6]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[38]</td></tr>

<tr><td>CELL[1].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[1]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[7]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[39]</td></tr>

<tr><td>CELL[1].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[1]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[4]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[5]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[6]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[7]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[36]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[37]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[38]</td></tr>

<tr><td>CELL[1].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[39]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[8]</td><td>GT10.RXLOSSOFSYNC[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[1]</td></tr>

<tr><td>CELL[1].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[1]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[8]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[40]</td></tr>

<tr><td>CELL[2].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[2]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[9]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[41]</td></tr>

<tr><td>CELL[2].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[2]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[10]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[42]</td></tr>

<tr><td>CELL[2].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[2]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[11]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[43]</td></tr>

<tr><td>CELL[2].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[2]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[8]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[9]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[10]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[11]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[40]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[41]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[42]</td></tr>

<tr><td>CELL[2].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[43]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[8]</td><td>GT10.RXCRCERR</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[2]</td></tr>

<tr><td>CELL[2].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[2]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[12]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[44]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[3]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[4]</td><td>GT10.TXDATAWIDTH[0]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[5]</td><td>GT10.TXINTDATAWIDTH[0]</td></tr>

<tr><td>CELL[3].IMUX_G0_DATA[6]</td><td>GT10.RXDESCRAM64B66BUSE</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[13]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[45]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[3]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[4]</td><td>GT10.TXDATAWIDTH[1]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[5]</td><td>GT10.TXINTDATAWIDTH[1]</td></tr>

<tr><td>CELL[3].IMUX_G1_DATA[6]</td><td>GT10.RXBLOCKSYNC64B66BUSE</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[14]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[46]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[3]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[4]</td><td>GT10.RXDATAWIDTH[0]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[5]</td><td>GT10.RXINTDATAWIDTH[0]</td></tr>

<tr><td>CELL[3].IMUX_G2_DATA[6]</td><td>GT10.RXCOMMADETUSE</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[15]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[47]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[3]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[3]</td><td>GT10.TXFORCECRCERR</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[4]</td><td>GT10.RXDATAWIDTH[1]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[5]</td><td>GT10.RXINTDATAWIDTH[1]</td></tr>

<tr><td>CELL[3].IMUX_G3_DATA[6]</td><td>GT10.RXSLIDE</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[12]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[13]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[14]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[15]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[44]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[45]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[46]</td></tr>

<tr><td>CELL[3].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[47]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[8]</td><td>GT10.RXCHECKINGCRC</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[3]</td></tr>

<tr><td>CELL[3].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[3]</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[16]</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[48]</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[4]</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[3]</td><td>GT10.TESTMEMORY</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[4]</td><td>GT10.RXDEC64B66BUSE</td></tr>

<tr><td>CELL[4].IMUX_G0_DATA[6]</td><td>GT10.SCANIN</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[17]</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[49]</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[4]</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[3]</td><td>GT10.RXIGNOREBTF</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[4]</td><td>GT10.TXSCRAM64B66BUSE</td></tr>

<tr><td>CELL[4].IMUX_G1_DATA[6]</td><td>GT10.SCANEN</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[18]</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[50]</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[4]</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[3]</td><td>GT10.TXENC8B10BUSE</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[4]</td><td>GT10.TXGEARBOX64B66BUSE</td></tr>

<tr><td>CELL[4].IMUX_G2_DATA[6]</td><td>GT10.SCANMODE</td></tr>

<tr><td>CELL[4].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[19]</td></tr>

<tr><td>CELL[4].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[51]</td></tr>

<tr><td>CELL[4].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[4]</td></tr>

<tr><td>CELL[4].IMUX_G3_DATA[3]</td><td>GT10.TXENC64B66BUSE</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[16]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[17]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[18]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[19]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[48]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[49]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[50]</td></tr>

<tr><td>CELL[4].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[51]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[8]</td><td>GT10.SCANOUT</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[4]</td></tr>

<tr><td>CELL[4].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[4]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[20]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[52]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[5]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[3]</td><td>GT10.RXDEC8B10BUSE</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[4]</td><td>GT10.PMAREGDATAIN[0]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[5]</td><td>GT10.PMAREGDATAIN[4]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[6]</td><td>GT10.PMAREGADDR[0]</td></tr>

<tr><td>CELL[5].IMUX_G0_DATA[7]</td><td>GT10.PMAREGADDR[4]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[21]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[53]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[5]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[3]</td><td>GT10.PMAREGRW</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[4]</td><td>GT10.PMAREGDATAIN[1]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[5]</td><td>GT10.PMAREGDATAIN[5]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[6]</td><td>GT10.PMAREGADDR[1]</td></tr>

<tr><td>CELL[5].IMUX_G1_DATA[7]</td><td>GT10.PMAREGADDR[5]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[22]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[54]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[5]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[3]</td><td>GT10.PMAREGSTROBE</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[4]</td><td>GT10.PMAREGDATAIN[2]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[5]</td><td>GT10.PMAREGDATAIN[6]</td></tr>

<tr><td>CELL[5].IMUX_G2_DATA[6]</td><td>GT10.PMAREGADDR[2]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[23]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[55]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[5]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[4]</td><td>GT10.PMAREGDATAIN[3]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[5]</td><td>GT10.PMAREGDATAIN[7]</td></tr>

<tr><td>CELL[5].IMUX_G3_DATA[6]</td><td>GT10.PMAREGADDR[3]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[20]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[21]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[22]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[23]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[52]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[53]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[54]</td></tr>

<tr><td>CELL[5].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[55]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[5]</td></tr>

<tr><td>CELL[5].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[5]</td></tr>

<tr><td>CELL[6].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[24]</td></tr>

<tr><td>CELL[6].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[56]</td></tr>

<tr><td>CELL[6].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[6]</td></tr>

<tr><td>CELL[6].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[25]</td></tr>

<tr><td>CELL[6].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[57]</td></tr>

<tr><td>CELL[6].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[6]</td></tr>

<tr><td>CELL[6].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[26]</td></tr>

<tr><td>CELL[6].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[58]</td></tr>

<tr><td>CELL[6].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[6]</td></tr>

<tr><td>CELL[6].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[27]</td></tr>

<tr><td>CELL[6].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[59]</td></tr>

<tr><td>CELL[6].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[6]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[24]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[25]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[26]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[27]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[56]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[57]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[58]</td></tr>

<tr><td>CELL[6].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[59]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[6]</td></tr>

<tr><td>CELL[6].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[6]</td></tr>

<tr><td>CELL[7].IMUX_G0_DATA[0]</td><td>GT10.TXDATA[28]</td></tr>

<tr><td>CELL[7].IMUX_G0_DATA[1]</td><td>GT10.TXDATA[60]</td></tr>

<tr><td>CELL[7].IMUX_G0_DATA[2]</td><td>GT10.TXBYPASS8B10B[7]</td></tr>

<tr><td>CELL[7].IMUX_G1_DATA[0]</td><td>GT10.TXDATA[29]</td></tr>

<tr><td>CELL[7].IMUX_G1_DATA[1]</td><td>GT10.TXDATA[61]</td></tr>

<tr><td>CELL[7].IMUX_G1_DATA[2]</td><td>GT10.TXCHARISK[7]</td></tr>

<tr><td>CELL[7].IMUX_G2_DATA[0]</td><td>GT10.TXDATA[30]</td></tr>

<tr><td>CELL[7].IMUX_G2_DATA[1]</td><td>GT10.TXDATA[62]</td></tr>

<tr><td>CELL[7].IMUX_G2_DATA[2]</td><td>GT10.TXCHARDISPMODE[7]</td></tr>

<tr><td>CELL[7].IMUX_G3_DATA[0]</td><td>GT10.TXDATA[31]</td></tr>

<tr><td>CELL[7].IMUX_G3_DATA[1]</td><td>GT10.TXDATA[63]</td></tr>

<tr><td>CELL[7].IMUX_G3_DATA[2]</td><td>GT10.TXCHARDISPVAL[7]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[0]</td><td>GT10.RXDATA[28]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[1]</td><td>GT10.RXDATA[29]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[2]</td><td>GT10.RXDATA[30]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[3]</td><td>GT10.RXDATA[31]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[4]</td><td>GT10.RXDATA[60]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[5]</td><td>GT10.RXDATA[61]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[6]</td><td>GT10.RXDATA[62]</td></tr>

<tr><td>CELL[7].OUT_FAN_BEL[7]</td><td>GT10.RXDATA[63]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[8]</td><td>GT10.TXBUFERR</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[9]</td><td>GT10.TXKERR[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[10]</td><td>GT10.TXRUNDISP[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[11]</td><td>GT10.RXCHARISCOMMA[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[12]</td><td>GT10.RXCHARISK[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[13]</td><td>GT10.RXNOTINTABLE[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[14]</td><td>GT10.RXDISPERR[7]</td></tr>

<tr><td>CELL[7].OUT_SEC_BEL[15]</td><td>GT10.RXRUNDISP[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N rect MAIN_IO</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][77]" title="MAIN_IO[0][77]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[7]">GT10:  CRC_END_OF_PKT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][76]" title="MAIN_IO[0][76]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[6]">GT10:  CRC_END_OF_PKT bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][75]" title="MAIN_IO[0][75]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[5]">GT10:  CRC_END_OF_PKT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][74]" title="MAIN_IO[0][74]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[4]">GT10:  CRC_END_OF_PKT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][73]" title="MAIN_IO[0][73]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[3]">GT10:  CRC_END_OF_PKT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][72]" title="MAIN_IO[0][72]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[2]">GT10:  CRC_END_OF_PKT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][71]" title="MAIN_IO[0][71]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[1]">GT10:  CRC_END_OF_PKT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][70]" title="MAIN_IO[0][70]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_END_OF_PKT[0]">GT10:  CRC_END_OF_PKT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][45]" title="MAIN_IO[0][45]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[7]">GT10:  TX_CRC_FORCE_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][44]" title="MAIN_IO[0][44]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[6]">GT10:  TX_CRC_FORCE_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][43]" title="MAIN_IO[0][43]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[5]">GT10:  TX_CRC_FORCE_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][42]" title="MAIN_IO[0][42]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[4]">GT10:  TX_CRC_FORCE_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][41]" title="MAIN_IO[0][41]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[3]">GT10:  TX_CRC_FORCE_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][40]" title="MAIN_IO[0][40]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[2]">GT10:  TX_CRC_FORCE_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][39]" title="MAIN_IO[0][39]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[1]">GT10:  TX_CRC_FORCE_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][38]" title="MAIN_IO[0][38]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_CRC_FORCE_VALUE[0]">GT10:  TX_CRC_FORCE_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][37]" title="MAIN_IO[0][37]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_CRC_USE">GT10:  TX_CRC_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][36]" title="MAIN_IO[0][36]">
<a href="#virtex2-GIGABIT10_N-GT10-TX_BUFFER_USE">GT10:  TX_BUFFER_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][20]" title="MAIN_IO[0][20]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[7]">GT10:  CRC_START_OF_PKT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][19]" title="MAIN_IO[0][19]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[6]">GT10:  CRC_START_OF_PKT bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][18]" title="MAIN_IO[0][18]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[5]">GT10:  CRC_START_OF_PKT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][17]" title="MAIN_IO[0][17]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[4]">GT10:  CRC_START_OF_PKT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][16]" title="MAIN_IO[0][16]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[3]">GT10:  CRC_START_OF_PKT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][15]" title="MAIN_IO[0][15]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[2]">GT10:  CRC_START_OF_PKT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][14]" title="MAIN_IO[0][14]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[1]">GT10:  CRC_START_OF_PKT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][13]" title="MAIN_IO[0][13]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_START_OF_PKT[0]">GT10:  CRC_START_OF_PKT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][4]" title="MAIN_IO[0][4]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_FORMAT[1]">GT10:  CRC_FORMAT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN_IO[0][3]" title="MAIN_IO[0][3]">
<a href="#virtex2-GIGABIT10_N-GT10-CRC_FORMAT[0]">GT10:  CRC_FORMAT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][79]" title="MAIN[0][0][79]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[10]">GT10:  CLK_COR_SEQ_1_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][78]" title="MAIN[0][0][78]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[9]">GT10:  CLK_COR_SEQ_1_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][77]" title="MAIN[0][0][77]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[8]">GT10:  CLK_COR_SEQ_1_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][76]" title="MAIN[0][0][76]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[7]">GT10:  CLK_COR_SEQ_1_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][75]" title="MAIN[0][0][75]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[6]">GT10:  CLK_COR_SEQ_1_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][74]" title="MAIN[0][0][74]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[5]">GT10:  CLK_COR_SEQ_1_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][73]" title="MAIN[0][0][73]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[4]">GT10:  CLK_COR_SEQ_1_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][72]" title="MAIN[0][0][72]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[3]">GT10:  CLK_COR_SEQ_1_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][71]" title="MAIN[0][0][71]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[2]">GT10:  CLK_COR_SEQ_1_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][70]" title="MAIN[0][0][70]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[1]">GT10:  CLK_COR_SEQ_1_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][69]" title="MAIN[0][0][69]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_1[0]">GT10:  CLK_COR_SEQ_1_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][68]" title="MAIN[0][0][68]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[10]">GT10:  CLK_COR_SEQ_1_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][67]" title="MAIN[0][0][67]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[9]">GT10:  CLK_COR_SEQ_1_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][66]" title="MAIN[0][0][66]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[8]">GT10:  CLK_COR_SEQ_1_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][65]" title="MAIN[0][0][65]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[7]">GT10:  CLK_COR_SEQ_1_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][64]" title="MAIN[0][0][64]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[6]">GT10:  CLK_COR_SEQ_1_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][63]" title="MAIN[0][0][63]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[5]">GT10:  CLK_COR_SEQ_1_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][62]" title="MAIN[0][0][62]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[4]">GT10:  CLK_COR_SEQ_1_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][61]" title="MAIN[0][0][61]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[3]">GT10:  CLK_COR_SEQ_1_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][60]" title="MAIN[0][0][60]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[2]">GT10:  CLK_COR_SEQ_1_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][59]" title="MAIN[0][0][59]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[1]">GT10:  CLK_COR_SEQ_1_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][58]" title="MAIN[0][0][58]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_2[0]">GT10:  CLK_COR_SEQ_1_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][57]" title="MAIN[0][0][57]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[10]">GT10:  CLK_COR_SEQ_1_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][56]" title="MAIN[0][0][56]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[9]">GT10:  CLK_COR_SEQ_1_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][55]" title="MAIN[0][0][55]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[8]">GT10:  CLK_COR_SEQ_1_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][54]" title="MAIN[0][0][54]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[7]">GT10:  CLK_COR_SEQ_1_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][53]" title="MAIN[0][0][53]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[6]">GT10:  CLK_COR_SEQ_1_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][52]" title="MAIN[0][0][52]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[5]">GT10:  CLK_COR_SEQ_1_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][51]" title="MAIN[0][0][51]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[4]">GT10:  CLK_COR_SEQ_1_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][50]" title="MAIN[0][0][50]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[3]">GT10:  CLK_COR_SEQ_1_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][49]" title="MAIN[0][0][49]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[2]">GT10:  CLK_COR_SEQ_1_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][48]" title="MAIN[0][0][48]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[1]">GT10:  CLK_COR_SEQ_1_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][47]" title="MAIN[0][0][47]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_3[0]">GT10:  CLK_COR_SEQ_1_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][46]" title="MAIN[0][0][46]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[10]">GT10:  CLK_COR_SEQ_1_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][45]" title="MAIN[0][0][45]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[9]">GT10:  CLK_COR_SEQ_1_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][44]" title="MAIN[0][0][44]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[8]">GT10:  CLK_COR_SEQ_1_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][43]" title="MAIN[0][0][43]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[7]">GT10:  CLK_COR_SEQ_1_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][42]" title="MAIN[0][0][42]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[6]">GT10:  CLK_COR_SEQ_1_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][41]" title="MAIN[0][0][41]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[5]">GT10:  CLK_COR_SEQ_1_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][40]" title="MAIN[0][0][40]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[4]">GT10:  CLK_COR_SEQ_1_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][39]" title="MAIN[0][0][39]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[3]">GT10:  CLK_COR_SEQ_1_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][38]" title="MAIN[0][0][38]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[2]">GT10:  CLK_COR_SEQ_1_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][37]" title="MAIN[0][0][37]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[1]">GT10:  CLK_COR_SEQ_1_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][36]" title="MAIN[0][0][36]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_4[0]">GT10:  CLK_COR_SEQ_1_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][34]" title="MAIN[0][0][34]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_DETECT">GT10:  PCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][32]" title="MAIN[0][0][32]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[9]">GT10:  PCOMMA_10B_VALUE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][31]" title="MAIN[0][0][31]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[8]">GT10:  PCOMMA_10B_VALUE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][30]" title="MAIN[0][0][30]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[7]">GT10:  PCOMMA_10B_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][29]" title="MAIN[0][0][29]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[6]">GT10:  PCOMMA_10B_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][28]" title="MAIN[0][0][28]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[5]">GT10:  PCOMMA_10B_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][27]" title="MAIN[0][0][27]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[4]">GT10:  PCOMMA_10B_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][26]" title="MAIN[0][0][26]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[3]">GT10:  PCOMMA_10B_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][25]" title="MAIN[0][0][25]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[2]">GT10:  PCOMMA_10B_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][24]" title="MAIN[0][0][24]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[1]">GT10:  PCOMMA_10B_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][23]" title="MAIN[0][0][23]">
<a href="#virtex2-GIGABIT10_N-GT10-PCOMMA_10B_VALUE[0]">GT10:  PCOMMA_10B_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][22]" title="MAIN[0][0][22]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_DETECT">GT10:  MCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][20]" title="MAIN[0][0][20]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[9]">GT10:  MCOMMA_10B_VALUE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][19]" title="MAIN[0][0][19]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[8]">GT10:  MCOMMA_10B_VALUE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][18]" title="MAIN[0][0][18]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[7]">GT10:  MCOMMA_10B_VALUE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][17]" title="MAIN[0][0][17]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[6]">GT10:  MCOMMA_10B_VALUE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][16]" title="MAIN[0][0][16]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[5]">GT10:  MCOMMA_10B_VALUE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][15]" title="MAIN[0][0][15]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[4]">GT10:  MCOMMA_10B_VALUE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][14]" title="MAIN[0][0][14]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[3]">GT10:  MCOMMA_10B_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][13]" title="MAIN[0][0][13]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[2]">GT10:  MCOMMA_10B_VALUE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][12]" title="MAIN[0][0][12]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[1]">GT10:  MCOMMA_10B_VALUE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][11]" title="MAIN[0][0][11]">
<a href="#virtex2-GIGABIT10_N-GT10-MCOMMA_10B_VALUE[0]">GT10:  MCOMMA_10B_VALUE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][10]" title="MAIN[0][0][10]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[9]">GT10:  COMMA_10B_MASK bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][9]" title="MAIN[0][0][9]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[8]">GT10:  COMMA_10B_MASK bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][8]" title="MAIN[0][0][8]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[7]">GT10:  COMMA_10B_MASK bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][7]" title="MAIN[0][0][7]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[6]">GT10:  COMMA_10B_MASK bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][6]" title="MAIN[0][0][6]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[5]">GT10:  COMMA_10B_MASK bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][5]" title="MAIN[0][0][5]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[4]">GT10:  COMMA_10B_MASK bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][4]" title="MAIN[0][0][4]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[3]">GT10:  COMMA_10B_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][3]" title="MAIN[0][0][3]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[2]">GT10:  COMMA_10B_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][2]" title="MAIN[0][0][2]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[1]">GT10:  COMMA_10B_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[0][0][1]" title="MAIN[0][0][1]">
<a href="#virtex2-GIGABIT10_N-GT10-COMMA_10B_MASK[0]">GT10:  COMMA_10B_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][79]" title="MAIN[1][0][79]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[10]">GT10:  CLK_COR_SEQ_2_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][78]" title="MAIN[1][0][78]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[9]">GT10:  CLK_COR_SEQ_2_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][77]" title="MAIN[1][0][77]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[8]">GT10:  CLK_COR_SEQ_2_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][76]" title="MAIN[1][0][76]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[7]">GT10:  CLK_COR_SEQ_2_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][75]" title="MAIN[1][0][75]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[6]">GT10:  CLK_COR_SEQ_2_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][74]" title="MAIN[1][0][74]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[5]">GT10:  CLK_COR_SEQ_2_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][73]" title="MAIN[1][0][73]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[4]">GT10:  CLK_COR_SEQ_2_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][72]" title="MAIN[1][0][72]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[3]">GT10:  CLK_COR_SEQ_2_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][71]" title="MAIN[1][0][71]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[2]">GT10:  CLK_COR_SEQ_2_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][70]" title="MAIN[1][0][70]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[1]">GT10:  CLK_COR_SEQ_2_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][69]" title="MAIN[1][0][69]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_1[0]">GT10:  CLK_COR_SEQ_2_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][68]" title="MAIN[1][0][68]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[10]">GT10:  CLK_COR_SEQ_2_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][67]" title="MAIN[1][0][67]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[9]">GT10:  CLK_COR_SEQ_2_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][66]" title="MAIN[1][0][66]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[8]">GT10:  CLK_COR_SEQ_2_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][65]" title="MAIN[1][0][65]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[7]">GT10:  CLK_COR_SEQ_2_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][64]" title="MAIN[1][0][64]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[6]">GT10:  CLK_COR_SEQ_2_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][63]" title="MAIN[1][0][63]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[5]">GT10:  CLK_COR_SEQ_2_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][62]" title="MAIN[1][0][62]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[4]">GT10:  CLK_COR_SEQ_2_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][61]" title="MAIN[1][0][61]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[3]">GT10:  CLK_COR_SEQ_2_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][60]" title="MAIN[1][0][60]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[2]">GT10:  CLK_COR_SEQ_2_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][59]" title="MAIN[1][0][59]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[1]">GT10:  CLK_COR_SEQ_2_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][58]" title="MAIN[1][0][58]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_2[0]">GT10:  CLK_COR_SEQ_2_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][57]" title="MAIN[1][0][57]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[10]">GT10:  CLK_COR_SEQ_2_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][56]" title="MAIN[1][0][56]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[9]">GT10:  CLK_COR_SEQ_2_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][55]" title="MAIN[1][0][55]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[8]">GT10:  CLK_COR_SEQ_2_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][54]" title="MAIN[1][0][54]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[7]">GT10:  CLK_COR_SEQ_2_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][53]" title="MAIN[1][0][53]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[6]">GT10:  CLK_COR_SEQ_2_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][52]" title="MAIN[1][0][52]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[5]">GT10:  CLK_COR_SEQ_2_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][51]" title="MAIN[1][0][51]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[4]">GT10:  CLK_COR_SEQ_2_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][50]" title="MAIN[1][0][50]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[3]">GT10:  CLK_COR_SEQ_2_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][49]" title="MAIN[1][0][49]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[2]">GT10:  CLK_COR_SEQ_2_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][48]" title="MAIN[1][0][48]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[1]">GT10:  CLK_COR_SEQ_2_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][47]" title="MAIN[1][0][47]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_3[0]">GT10:  CLK_COR_SEQ_2_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][46]" title="MAIN[1][0][46]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[10]">GT10:  CLK_COR_SEQ_2_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][45]" title="MAIN[1][0][45]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[9]">GT10:  CLK_COR_SEQ_2_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][44]" title="MAIN[1][0][44]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[8]">GT10:  CLK_COR_SEQ_2_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][43]" title="MAIN[1][0][43]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[7]">GT10:  CLK_COR_SEQ_2_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][42]" title="MAIN[1][0][42]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[6]">GT10:  CLK_COR_SEQ_2_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][41]" title="MAIN[1][0][41]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[5]">GT10:  CLK_COR_SEQ_2_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][40]" title="MAIN[1][0][40]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[4]">GT10:  CLK_COR_SEQ_2_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][39]" title="MAIN[1][0][39]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[3]">GT10:  CLK_COR_SEQ_2_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][38]" title="MAIN[1][0][38]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[2]">GT10:  CLK_COR_SEQ_2_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][37]" title="MAIN[1][0][37]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[1]">GT10:  CLK_COR_SEQ_2_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][36]" title="MAIN[1][0][36]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_4[0]">GT10:  CLK_COR_SEQ_2_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][35]" title="MAIN[1][0][35]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_USE">GT10:  CLK_COR_SEQ_2_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][32]" title="MAIN[1][0][32]">
<a href="#virtex2-GIGABIT10_N-GT10-DEC_MCOMMA_DETECT">GT10:  DEC_MCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][31]" title="MAIN[1][0][31]">
<a href="#virtex2-GIGABIT10_N-GT10-DEC_PCOMMA_DETECT">GT10:  DEC_PCOMMA_DETECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][30]" title="MAIN[1][0][30]">
<a href="#virtex2-GIGABIT10_N-GT10-DEC_VALID_COMMA_ONLY">GT10:  DEC_VALID_COMMA_ONLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][25]" title="MAIN[1][0][25]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_BUFFER_USE">GT10:  RX_BUFFER_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][23]" title="MAIN[1][0][23]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_ONE_SHOT">GT10:  CHAN_BOND_ONE_SHOT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][17]" title="MAIN[1][0][17]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[4]">GT10:  CLK_COR_REPEAT_WAIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][16]" title="MAIN[1][0][16]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[3]">GT10:  CLK_COR_REPEAT_WAIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][15]" title="MAIN[1][0][15]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[2]">GT10:  CLK_COR_REPEAT_WAIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][14]" title="MAIN[1][0][14]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[1]">GT10:  CLK_COR_REPEAT_WAIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][13]" title="MAIN[1][0][13]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_REPEAT_WAIT[0]">GT10:  CLK_COR_REPEAT_WAIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][12]" title="MAIN[1][0][12]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_KEEP_IDLE">GT10:  CLK_COR_KEEP_IDLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][11]" title="MAIN[1][0][11]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_INSERT_IDLE_FLAG">GT10:  CLK_COR_INSERT_IDLE_FLAG</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][10]" title="MAIN[1][0][10]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_CORRECT_USE">GT10:  CLK_CORRECT_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][4]" title="MAIN[1][0][4]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_MODE[1]">GT10:  CHAN_BOND_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[1][0][2]" title="MAIN[1][0][2]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_MODE[0]">GT10:  CHAN_BOND_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][79]" title="MAIN[2][0][79]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[10]">GT10:  CHAN_BOND_SEQ_1_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][78]" title="MAIN[2][0][78]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[9]">GT10:  CHAN_BOND_SEQ_1_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][77]" title="MAIN[2][0][77]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[8]">GT10:  CHAN_BOND_SEQ_1_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][76]" title="MAIN[2][0][76]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[7]">GT10:  CHAN_BOND_SEQ_1_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][75]" title="MAIN[2][0][75]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[6]">GT10:  CHAN_BOND_SEQ_1_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][74]" title="MAIN[2][0][74]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[5]">GT10:  CHAN_BOND_SEQ_1_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][73]" title="MAIN[2][0][73]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[4]">GT10:  CHAN_BOND_SEQ_1_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][72]" title="MAIN[2][0][72]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[3]">GT10:  CHAN_BOND_SEQ_1_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][71]" title="MAIN[2][0][71]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[2]">GT10:  CHAN_BOND_SEQ_1_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][70]" title="MAIN[2][0][70]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[1]">GT10:  CHAN_BOND_SEQ_1_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][69]" title="MAIN[2][0][69]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_1[0]">GT10:  CHAN_BOND_SEQ_1_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][68]" title="MAIN[2][0][68]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[10]">GT10:  CHAN_BOND_SEQ_1_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][67]" title="MAIN[2][0][67]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[9]">GT10:  CHAN_BOND_SEQ_1_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][66]" title="MAIN[2][0][66]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[8]">GT10:  CHAN_BOND_SEQ_1_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][65]" title="MAIN[2][0][65]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[7]">GT10:  CHAN_BOND_SEQ_1_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][64]" title="MAIN[2][0][64]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[6]">GT10:  CHAN_BOND_SEQ_1_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][63]" title="MAIN[2][0][63]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[5]">GT10:  CHAN_BOND_SEQ_1_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][62]" title="MAIN[2][0][62]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[4]">GT10:  CHAN_BOND_SEQ_1_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][61]" title="MAIN[2][0][61]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[3]">GT10:  CHAN_BOND_SEQ_1_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][60]" title="MAIN[2][0][60]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[2]">GT10:  CHAN_BOND_SEQ_1_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][59]" title="MAIN[2][0][59]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[1]">GT10:  CHAN_BOND_SEQ_1_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][58]" title="MAIN[2][0][58]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_2[0]">GT10:  CHAN_BOND_SEQ_1_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][57]" title="MAIN[2][0][57]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[10]">GT10:  CHAN_BOND_SEQ_1_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][56]" title="MAIN[2][0][56]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[9]">GT10:  CHAN_BOND_SEQ_1_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][55]" title="MAIN[2][0][55]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[8]">GT10:  CHAN_BOND_SEQ_1_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][54]" title="MAIN[2][0][54]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[7]">GT10:  CHAN_BOND_SEQ_1_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][53]" title="MAIN[2][0][53]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[6]">GT10:  CHAN_BOND_SEQ_1_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][52]" title="MAIN[2][0][52]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[5]">GT10:  CHAN_BOND_SEQ_1_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][51]" title="MAIN[2][0][51]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[4]">GT10:  CHAN_BOND_SEQ_1_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][50]" title="MAIN[2][0][50]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[3]">GT10:  CHAN_BOND_SEQ_1_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][49]" title="MAIN[2][0][49]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[2]">GT10:  CHAN_BOND_SEQ_1_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][48]" title="MAIN[2][0][48]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[1]">GT10:  CHAN_BOND_SEQ_1_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][47]" title="MAIN[2][0][47]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_3[0]">GT10:  CHAN_BOND_SEQ_1_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][46]" title="MAIN[2][0][46]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[10]">GT10:  CHAN_BOND_SEQ_1_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][45]" title="MAIN[2][0][45]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[9]">GT10:  CHAN_BOND_SEQ_1_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][44]" title="MAIN[2][0][44]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[8]">GT10:  CHAN_BOND_SEQ_1_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][43]" title="MAIN[2][0][43]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[7]">GT10:  CHAN_BOND_SEQ_1_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][42]" title="MAIN[2][0][42]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[6]">GT10:  CHAN_BOND_SEQ_1_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][41]" title="MAIN[2][0][41]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[5]">GT10:  CHAN_BOND_SEQ_1_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][40]" title="MAIN[2][0][40]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[4]">GT10:  CHAN_BOND_SEQ_1_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][39]" title="MAIN[2][0][39]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[3]">GT10:  CHAN_BOND_SEQ_1_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][38]" title="MAIN[2][0][38]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[2]">GT10:  CHAN_BOND_SEQ_1_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][37]" title="MAIN[2][0][37]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[1]">GT10:  CHAN_BOND_SEQ_1_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][36]" title="MAIN[2][0][36]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_4[0]">GT10:  CHAN_BOND_SEQ_1_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][35]" title="MAIN[2][0][35]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_CRC_USE">GT10:  RX_CRC_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][28]" title="MAIN[2][0][28]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_LEN[2]">GT10:  CHAN_BOND_SEQ_LEN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][27]" title="MAIN[2][0][27]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_LEN[1]">GT10:  CHAN_BOND_SEQ_LEN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][26]" title="MAIN[2][0][26]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_LEN[0]">GT10:  CHAN_BOND_SEQ_LEN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][24]" title="MAIN[2][0][24]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_LEN[2]">GT10:  CLK_COR_SEQ_LEN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][23]" title="MAIN[2][0][23]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_LEN[1]">GT10:  CLK_COR_SEQ_LEN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][22]" title="MAIN[2][0][22]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_LEN[0]">GT10:  CLK_COR_SEQ_LEN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][16]" title="MAIN[2][0][16]">
<a href="#virtex2-GIGABIT10_N-GT10-TEST_MODE_6">GT10:  TEST_MODE_6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][15]" title="MAIN[2][0][15]">
<a href="#virtex2-GIGABIT10_N-GT10-TEST_MODE_5">GT10:  TEST_MODE_5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][14]" title="MAIN[2][0][14]">
<a href="#virtex2-GIGABIT10_N-GT10-TEST_MODE_4">GT10:  TEST_MODE_4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][13]" title="MAIN[2][0][13]">
<a href="#virtex2-GIGABIT10_N-GT10-TEST_MODE_3">GT10:  TEST_MODE_3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][12]" title="MAIN[2][0][12]">
<a href="#virtex2-GIGABIT10_N-GT10-TEST_MODE_2">GT10:  TEST_MODE_2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[2][0][11]" title="MAIN[2][0][11]">
<a href="#virtex2-GIGABIT10_N-GT10-TEST_MODE_1">GT10:  TEST_MODE_1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][79]" title="MAIN[3][0][79]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[10]">GT10:  CHAN_BOND_SEQ_2_1 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][78]" title="MAIN[3][0][78]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[9]">GT10:  CHAN_BOND_SEQ_2_1 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][77]" title="MAIN[3][0][77]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[8]">GT10:  CHAN_BOND_SEQ_2_1 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][76]" title="MAIN[3][0][76]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[7]">GT10:  CHAN_BOND_SEQ_2_1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][75]" title="MAIN[3][0][75]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[6]">GT10:  CHAN_BOND_SEQ_2_1 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][74]" title="MAIN[3][0][74]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[5]">GT10:  CHAN_BOND_SEQ_2_1 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][73]" title="MAIN[3][0][73]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[4]">GT10:  CHAN_BOND_SEQ_2_1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][72]" title="MAIN[3][0][72]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[3]">GT10:  CHAN_BOND_SEQ_2_1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][71]" title="MAIN[3][0][71]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[2]">GT10:  CHAN_BOND_SEQ_2_1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][70]" title="MAIN[3][0][70]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[1]">GT10:  CHAN_BOND_SEQ_2_1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][69]" title="MAIN[3][0][69]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_1[0]">GT10:  CHAN_BOND_SEQ_2_1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][68]" title="MAIN[3][0][68]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[10]">GT10:  CHAN_BOND_SEQ_2_2 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][67]" title="MAIN[3][0][67]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[9]">GT10:  CHAN_BOND_SEQ_2_2 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][66]" title="MAIN[3][0][66]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[8]">GT10:  CHAN_BOND_SEQ_2_2 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][65]" title="MAIN[3][0][65]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[7]">GT10:  CHAN_BOND_SEQ_2_2 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][64]" title="MAIN[3][0][64]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[6]">GT10:  CHAN_BOND_SEQ_2_2 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][63]" title="MAIN[3][0][63]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[5]">GT10:  CHAN_BOND_SEQ_2_2 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][62]" title="MAIN[3][0][62]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[4]">GT10:  CHAN_BOND_SEQ_2_2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][61]" title="MAIN[3][0][61]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[3]">GT10:  CHAN_BOND_SEQ_2_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][60]" title="MAIN[3][0][60]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[2]">GT10:  CHAN_BOND_SEQ_2_2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][59]" title="MAIN[3][0][59]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[1]">GT10:  CHAN_BOND_SEQ_2_2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][58]" title="MAIN[3][0][58]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_2[0]">GT10:  CHAN_BOND_SEQ_2_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][57]" title="MAIN[3][0][57]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[10]">GT10:  CHAN_BOND_SEQ_2_3 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][56]" title="MAIN[3][0][56]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[9]">GT10:  CHAN_BOND_SEQ_2_3 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][55]" title="MAIN[3][0][55]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[8]">GT10:  CHAN_BOND_SEQ_2_3 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][54]" title="MAIN[3][0][54]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[7]">GT10:  CHAN_BOND_SEQ_2_3 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][53]" title="MAIN[3][0][53]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[6]">GT10:  CHAN_BOND_SEQ_2_3 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][52]" title="MAIN[3][0][52]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[5]">GT10:  CHAN_BOND_SEQ_2_3 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][51]" title="MAIN[3][0][51]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[4]">GT10:  CHAN_BOND_SEQ_2_3 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][50]" title="MAIN[3][0][50]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[3]">GT10:  CHAN_BOND_SEQ_2_3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][49]" title="MAIN[3][0][49]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[2]">GT10:  CHAN_BOND_SEQ_2_3 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][48]" title="MAIN[3][0][48]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[1]">GT10:  CHAN_BOND_SEQ_2_3 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][47]" title="MAIN[3][0][47]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_3[0]">GT10:  CHAN_BOND_SEQ_2_3 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][46]" title="MAIN[3][0][46]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[10]">GT10:  CHAN_BOND_SEQ_2_4 bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][45]" title="MAIN[3][0][45]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[9]">GT10:  CHAN_BOND_SEQ_2_4 bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][44]" title="MAIN[3][0][44]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[8]">GT10:  CHAN_BOND_SEQ_2_4 bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][43]" title="MAIN[3][0][43]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[7]">GT10:  CHAN_BOND_SEQ_2_4 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][42]" title="MAIN[3][0][42]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[6]">GT10:  CHAN_BOND_SEQ_2_4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][41]" title="MAIN[3][0][41]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[5]">GT10:  CHAN_BOND_SEQ_2_4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][40]" title="MAIN[3][0][40]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[4]">GT10:  CHAN_BOND_SEQ_2_4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][39]" title="MAIN[3][0][39]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[3]">GT10:  CHAN_BOND_SEQ_2_4 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][38]" title="MAIN[3][0][38]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[2]">GT10:  CHAN_BOND_SEQ_2_4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][37]" title="MAIN[3][0][37]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[1]">GT10:  CHAN_BOND_SEQ_2_4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][36]" title="MAIN[3][0][36]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_4[0]">GT10:  CHAN_BOND_SEQ_2_4 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][35]" title="MAIN[3][0][35]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_USE">GT10:  CHAN_BOND_SEQ_2_USE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][30]" title="MAIN[3][0][30]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[7]">GT10:  RX_LOS_INVALID_INCR bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][28]" title="MAIN[3][0][28]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[4]">GT10:  CHAN_BOND_LIMIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][27]" title="MAIN[3][0][27]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[3]">GT10:  CHAN_BOND_LIMIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][26]" title="MAIN[3][0][26]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[2]">GT10:  CHAN_BOND_LIMIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][25]" title="MAIN[3][0][25]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[1]">GT10:  CHAN_BOND_LIMIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][24]" title="MAIN[3][0][24]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_LIMIT[0]">GT10:  CHAN_BOND_LIMIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][23]" title="MAIN[3][0][23]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOSS_OF_SYNC_FSM">GT10:  RX_LOSS_OF_SYNC_FSM</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][22]" title="MAIN[3][0][22]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[6]">GT10:  RX_LOS_INVALID_INCR bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][21]" title="MAIN[3][0][21]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[5]">GT10:  RX_LOS_INVALID_INCR bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][20]" title="MAIN[3][0][20]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[4]">GT10:  RX_LOS_INVALID_INCR bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][19]" title="MAIN[3][0][19]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[3]">GT10:  RX_LOS_INVALID_INCR bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][18]" title="MAIN[3][0][18]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[2]">GT10:  RX_LOS_INVALID_INCR bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][17]" title="MAIN[3][0][17]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[1]">GT10:  RX_LOS_INVALID_INCR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][16]" title="MAIN[3][0][16]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_INVALID_INCR[0]">GT10:  RX_LOS_INVALID_INCR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][15]" title="MAIN[3][0][15]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[7]">GT10:  RX_LOS_THRESHOLD bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][14]" title="MAIN[3][0][14]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[6]">GT10:  RX_LOS_THRESHOLD bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][13]" title="MAIN[3][0][13]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[5]">GT10:  RX_LOS_THRESHOLD bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][12]" title="MAIN[3][0][12]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[4]">GT10:  RX_LOS_THRESHOLD bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][11]" title="MAIN[3][0][11]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[3]">GT10:  RX_LOS_THRESHOLD bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][10]" title="MAIN[3][0][10]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[2]">GT10:  RX_LOS_THRESHOLD bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][9]" title="MAIN[3][0][9]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[1]">GT10:  RX_LOS_THRESHOLD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[3][0][8]" title="MAIN[3][0][8]">
<a href="#virtex2-GIGABIT10_N-GT10-RX_LOS_THRESHOLD[0]">GT10:  RX_LOS_THRESHOLD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][57]" title="MAIN[4][0][57]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[15][7]">GT10:  PMA_REG[15] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDRVEN">GT10:  TXDRVEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][56]" title="MAIN[4][0][56]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[15][6]">GT10:  PMA_REG[15] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXEN">GT10:  RXEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][55]" title="MAIN[4][0][55]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[15][5]">GT10:  PMA_REG[15] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXEN">GT10:  TXEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][54]" title="MAIN[4][0][54]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[15][4]">GT10:  PMA_REG[15] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-PMA_PWR_CNTRL_BIT4">GT10:  PMA_PWR_CNTRL_BIT4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][53]" title="MAIN[4][0][53]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[15][3]">GT10:  PMA_REG[15] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXANAEN">GT10:  RXANAEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][52]" title="MAIN[4][0][52]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[15][2]">GT10:  PMA_REG[15] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIGEN">GT10:  TXDIGEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][51]" title="MAIN[4][0][51]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[15][1]">GT10:  PMA_REG[15] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXANAEN">GT10:  TXANAEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][50]" title="MAIN[4][0][50]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[15][0]">GT10:  PMA_REG[15] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-BIASEN">GT10:  BIASEN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][33]" title="MAIN[4][0][33]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_64B66B_SV">GT10:  CHAN_BOND_64B66B_SV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][32]" title="MAIN[4][0][32]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_8B10B_DE">GT10:  CLK_COR_8B10B_DE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][30]" title="MAIN[4][0][30]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[5]">GT10:  CLK_COR_MAX_LAT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][29]" title="MAIN[4][0][29]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[4]">GT10:  CLK_COR_MAX_LAT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][28]" title="MAIN[4][0][28]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[3]">GT10:  CLK_COR_MAX_LAT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][27]" title="MAIN[4][0][27]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[2]">GT10:  CLK_COR_MAX_LAT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][26]" title="MAIN[4][0][26]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[1]">GT10:  CLK_COR_MAX_LAT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][25]" title="MAIN[4][0][25]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MAX_LAT[0]">GT10:  CLK_COR_MAX_LAT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][24]" title="MAIN[4][0][24]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[5]">GT10:  CLK_COR_MIN_LAT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][23]" title="MAIN[4][0][23]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[4]">GT10:  CLK_COR_MIN_LAT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][22]" title="MAIN[4][0][22]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[3]">GT10:  CLK_COR_MIN_LAT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][21]" title="MAIN[4][0][21]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[2]">GT10:  CLK_COR_MIN_LAT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][20]" title="MAIN[4][0][20]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[1]">GT10:  CLK_COR_MIN_LAT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][19]" title="MAIN[4][0][19]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_MIN_LAT[0]">GT10:  CLK_COR_MIN_LAT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][17]" title="MAIN[4][0][17]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[4]">GT10:  CLK_COR_ADJ_MAX bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][16]" title="MAIN[4][0][16]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[3]">GT10:  CLK_COR_ADJ_MAX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][15]" title="MAIN[4][0][15]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[2]">GT10:  CLK_COR_ADJ_MAX bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][14]" title="MAIN[4][0][14]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[1]">GT10:  CLK_COR_ADJ_MAX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][13]" title="MAIN[4][0][13]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_ADJ_MAX[0]">GT10:  CLK_COR_ADJ_MAX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][11]" title="MAIN[4][0][11]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_MASK[3]">GT10:  CHAN_BOND_SEQ_2_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][10]" title="MAIN[4][0][10]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_MASK[2]">GT10:  CHAN_BOND_SEQ_2_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][9]" title="MAIN[4][0][9]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_MASK[1]">GT10:  CHAN_BOND_SEQ_2_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][8]" title="MAIN[4][0][8]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_2_MASK[0]">GT10:  CHAN_BOND_SEQ_2_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][6]" title="MAIN[4][0][6]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_MASK[3]">GT10:  CHAN_BOND_SEQ_1_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][5]" title="MAIN[4][0][5]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_MASK[2]">GT10:  CHAN_BOND_SEQ_1_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][4]" title="MAIN[4][0][4]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_MASK[1]">GT10:  CHAN_BOND_SEQ_1_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][3]" title="MAIN[4][0][3]">
<a href="#virtex2-GIGABIT10_N-GT10-CHAN_BOND_SEQ_1_MASK[0]">GT10:  CHAN_BOND_SEQ_1_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][1]" title="MAIN[4][0][1]">
<a href="#virtex2-GIGABIT10_N-GT10-ALIGN_COMMA_WORD[1]">GT10:  ALIGN_COMMA_WORD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[4][0][0]" title="MAIN[4][0][0]">
<a href="#virtex2-GIGABIT10_N-GT10-ALIGN_COMMA_WORD[0]">GT10:  ALIGN_COMMA_WORD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N rect MAIN[5]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][79]" title="MAIN[5][0][79]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[4][7]">GT10:  PMA_REG[4] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXREG[1]">GT10:  TXREG bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][78]" title="MAIN[5][0][78]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[4][6]">GT10:  PMA_REG[4] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXREG[0]">GT10:  TXREG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][77]" title="MAIN[5][0][77]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[4][5]">GT10:  PMA_REG[4] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXVSEL[1]">GT10:  TXVSEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][76]" title="MAIN[5][0][76]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[4][4]">GT10:  PMA_REG[4] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXVSEL[0]">GT10:  TXVSEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][75]" title="MAIN[5][0][75]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[4][3]">GT10:  PMA_REG[4] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXVCOGAIN[0]">GT10:  TXVCOGAIN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][74]" title="MAIN[5][0][74]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[4][2]">GT10:  PMA_REG[4] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXVCODAC[0]">GT10:  TXVCODAC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][73]" title="MAIN[5][0][73]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[4][1]">GT10:  PMA_REG[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][72]" title="MAIN[5][0][72]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[4][0]">GT10:  PMA_REG[4] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXCPI[0]">GT10:  TXCPI bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][71]" title="MAIN[5][0][71]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[3][7]">GT10:  PMA_REG[3] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-IBOOST[0]">GT10:  IBOOST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][70]" title="MAIN[5][0][70]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[3][6]">GT10:  PMA_REG[3] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][69]" title="MAIN[5][0][69]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[3][5]">GT10:  PMA_REG[3] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][68]" title="MAIN[5][0][68]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[3][4]">GT10:  PMA_REG[3] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][67]" title="MAIN[5][0][67]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[3][3]">GT10:  PMA_REG[3] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXLOOPFILTERR[1]">GT10:  TXLOOPFILTERR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][66]" title="MAIN[5][0][66]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[3][2]">GT10:  PMA_REG[3] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXLOOPFILTERR[0]">GT10:  TXLOOPFILTERR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][65]" title="MAIN[5][0][65]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[3][1]">GT10:  PMA_REG[3] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXLOOPFILTERC[1]">GT10:  TXLOOPFILTERC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][64]" title="MAIN[5][0][64]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[3][0]">GT10:  PMA_REG[3] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXLOOPFILTERC[0]">GT10:  TXLOOPFILTERC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][63]" title="MAIN[5][0][63]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[2][7]">GT10:  PMA_REG[2] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-SEL_DAC_FIX[3]">GT10:  SEL_DAC_FIX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][62]" title="MAIN[5][0][62]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[2][6]">GT10:  PMA_REG[2] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-SEL_DAC_FIX[2]">GT10:  SEL_DAC_FIX bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][61]" title="MAIN[5][0][61]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[2][5]">GT10:  PMA_REG[2] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-SEL_DAC_TRAN[3]">GT10:  SEL_DAC_TRAN bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][60]" title="MAIN[5][0][60]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[2][4]">GT10:  PMA_REG[2] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-SEL_DAC_TRAN[2]">GT10:  SEL_DAC_TRAN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][59]" title="MAIN[5][0][59]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[2][3]">GT10:  PMA_REG[2] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-ENDCD[0]">GT10:  ENDCD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][58]" title="MAIN[5][0][58]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[2][2]">GT10:  PMA_REG[2] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXBUSWID[0]">GT10:  TXBUSWID bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][57]" title="MAIN[5][0][57]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[2][1]">GT10:  PMA_REG[2] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[9]">GT10:  TXDIVRATIO bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][56]" title="MAIN[5][0][56]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[2][0]">GT10:  PMA_REG[2] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[8]">GT10:  TXDIVRATIO bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][55]" title="MAIN[5][0][55]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[1][7]">GT10:  PMA_REG[1] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[7]">GT10:  TXDIVRATIO bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][54]" title="MAIN[5][0][54]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[1][6]">GT10:  PMA_REG[1] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[6]">GT10:  TXDIVRATIO bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][53]" title="MAIN[5][0][53]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[1][5]">GT10:  PMA_REG[1] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[5]">GT10:  TXDIVRATIO bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][52]" title="MAIN[5][0][52]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[1][4]">GT10:  PMA_REG[1] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[4]">GT10:  TXDIVRATIO bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][51]" title="MAIN[5][0][51]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[1][3]">GT10:  PMA_REG[1] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[3]">GT10:  TXDIVRATIO bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][50]" title="MAIN[5][0][50]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[1][2]">GT10:  PMA_REG[1] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[2]">GT10:  TXDIVRATIO bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][49]" title="MAIN[5][0][49]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[1][1]">GT10:  PMA_REG[1] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[1]">GT10:  TXDIVRATIO bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][48]" title="MAIN[5][0][48]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[1][0]">GT10:  PMA_REG[1] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIVRATIO[0]">GT10:  TXDIVRATIO bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][47]" title="MAIN[5][0][47]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[0][7]">GT10:  PMA_REG[0] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-VCODAC[5]">GT10:  VCODAC bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][46]" title="MAIN[5][0][46]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[0][6]">GT10:  PMA_REG[0] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-VCODAC[4]">GT10:  VCODAC bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][45]" title="MAIN[5][0][45]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[0][5]">GT10:  PMA_REG[0] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-VCODAC[3]">GT10:  VCODAC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][44]" title="MAIN[5][0][44]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[0][4]">GT10:  PMA_REG[0] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-VCODAC[2]">GT10:  VCODAC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][43]" title="MAIN[5][0][43]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[0][3]">GT10:  PMA_REG[0] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-VCODAC[1]">GT10:  VCODAC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][42]" title="MAIN[5][0][42]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[0][2]">GT10:  PMA_REG[0] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-VCODAC[0]">GT10:  VCODAC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][41]" title="MAIN[5][0][41]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[0][1]">GT10:  PMA_REG[0] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-MASTERBIAS[1]">GT10:  MASTERBIAS bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][40]" title="MAIN[5][0][40]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[0][0]">GT10:  PMA_REG[0] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-MASTERBIAS[0]">GT10:  MASTERBIAS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][13]" title="MAIN[5][0][13]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_DROP">GT10:  CLK_COR_SEQ_DROP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][11]" title="MAIN[5][0][11]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_MASK[3]">GT10:  CLK_COR_SEQ_2_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][10]" title="MAIN[5][0][10]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_MASK[2]">GT10:  CLK_COR_SEQ_2_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][9]" title="MAIN[5][0][9]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_MASK[1]">GT10:  CLK_COR_SEQ_2_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][8]" title="MAIN[5][0][8]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_2_MASK[0]">GT10:  CLK_COR_SEQ_2_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][6]" title="MAIN[5][0][6]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_MASK[3]">GT10:  CLK_COR_SEQ_1_MASK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][5]" title="MAIN[5][0][5]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_MASK[2]">GT10:  CLK_COR_SEQ_1_MASK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][4]" title="MAIN[5][0][4]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_MASK[1]">GT10:  CLK_COR_SEQ_1_MASK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[5][0][2]" title="MAIN[5][0][2]">
<a href="#virtex2-GIGABIT10_N-GT10-CLK_COR_SEQ_1_MASK[0]">GT10:  CLK_COR_SEQ_1_MASK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N rect MAIN[6]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][79]" title="MAIN[6][0][79]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[14][7]">GT10:  PMA_REG[14] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG_0E[7]">GT10:  PMA_REG_0E bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][78]" title="MAIN[6][0][78]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[14][6]">GT10:  PMA_REG[14] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG_0E[6]">GT10:  PMA_REG_0E bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][77]" title="MAIN[6][0][77]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[14][5]">GT10:  PMA_REG[14] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG_0E[5]">GT10:  PMA_REG_0E bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][76]" title="MAIN[6][0][76]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[14][4]">GT10:  PMA_REG[14] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG_0E[4]">GT10:  PMA_REG_0E bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][75]" title="MAIN[6][0][75]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[14][3]">GT10:  PMA_REG[14] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG_0E[3]">GT10:  PMA_REG_0E bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][74]" title="MAIN[6][0][74]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[14][2]">GT10:  PMA_REG[14] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG_0E[2]">GT10:  PMA_REG_0E bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][73]" title="MAIN[6][0][73]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[14][1]">GT10:  PMA_REG[14] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG_0E[1]">GT10:  PMA_REG_0E bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][72]" title="MAIN[6][0][72]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[14][0]">GT10:  PMA_REG[14] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG_0E[0]">GT10:  PMA_REG_0E bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][71]" title="MAIN[6][0][71]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[13][7]">GT10:  PMA_REG[13] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[9]">GT10:  RXFER bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][70]" title="MAIN[6][0][70]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[13][6]">GT10:  PMA_REG[13] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[8]">GT10:  RXFER bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][69]" title="MAIN[6][0][69]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[13][5]">GT10:  PMA_REG[13] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[7]">GT10:  RXFER bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][68]" title="MAIN[6][0][68]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[13][4]">GT10:  PMA_REG[13] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[6]">GT10:  RXFER bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][67]" title="MAIN[6][0][67]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[13][3]">GT10:  PMA_REG[13] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[5]">GT10:  RXFER bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][66]" title="MAIN[6][0][66]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[13][2]">GT10:  PMA_REG[13] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[4]">GT10:  RXFER bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][65]" title="MAIN[6][0][65]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[13][1]">GT10:  PMA_REG[13] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[3]">GT10:  RXFER bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][64]" title="MAIN[6][0][64]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[13][0]">GT10:  PMA_REG[13] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[2]">GT10:  RXFER bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][63]" title="MAIN[6][0][63]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[12][7]">GT10:  PMA_REG[12] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[1]">GT10:  RXFER bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][62]" title="MAIN[6][0][62]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[12][6]">GT10:  PMA_REG[12] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFER[0]">GT10:  RXFER bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][61]" title="MAIN[6][0][61]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[12][5]">GT10:  PMA_REG[12] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFLCPI[1]">GT10:  RXFLCPI bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][60]" title="MAIN[6][0][60]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[12][4]">GT10:  PMA_REG[12] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFLCPI[0]">GT10:  RXFLCPI bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][59]" title="MAIN[6][0][59]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[12][3]">GT10:  PMA_REG[12] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFEI[1]">GT10:  RXFEI bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][58]" title="MAIN[6][0][58]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[12][2]">GT10:  PMA_REG[12] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFEI[0]">GT10:  RXFEI bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][57]" title="MAIN[6][0][57]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[12][1]">GT10:  PMA_REG[12] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-VSELAFE[1]">GT10:  VSELAFE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][56]" title="MAIN[6][0][56]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[12][0]">GT10:  PMA_REG[12] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-VSELAFE[0]">GT10:  VSELAFE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][55]" title="MAIN[6][0][55]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[11][7]">GT10:  PMA_REG[11] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXCPI[1]">GT10:  RXCPI bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][54]" title="MAIN[6][0][54]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[11][6]">GT10:  PMA_REG[11] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXVSELCP[1]">GT10:  RXVSELCP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][53]" title="MAIN[6][0][53]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[11][5]">GT10:  PMA_REG[11] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXVSELCP[0]">GT10:  RXVSELCP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][52]" title="MAIN[6][0][52]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[11][4]">GT10:  PMA_REG[11] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFLTCPT[4]">GT10:  RXFLTCPT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][51]" title="MAIN[6][0][51]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[11][3]">GT10:  PMA_REG[11] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFLTCPT[3]">GT10:  RXFLTCPT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][50]" title="MAIN[6][0][50]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[11][2]">GT10:  PMA_REG[11] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFLTCPT[2]">GT10:  RXFLTCPT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][49]" title="MAIN[6][0][49]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[11][1]">GT10:  PMA_REG[11] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFLTCPT[1]">GT10:  RXFLTCPT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][48]" title="MAIN[6][0][48]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[11][0]">GT10:  PMA_REG[11] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXFLTCPT[0]">GT10:  RXFLTCPT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][47]" title="MAIN[6][0][47]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[10][7]">GT10:  PMA_REG[10] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXREG[1]">GT10:  RXREG bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][46]" title="MAIN[6][0][46]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[10][6]">GT10:  PMA_REG[10] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXREG[0]">GT10:  RXREG bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][45]" title="MAIN[6][0][45]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[10][5]">GT10:  PMA_REG[10] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXVSEL[1]">GT10:  RXVSEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][44]" title="MAIN[6][0][44]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[10][4]">GT10:  PMA_REG[10] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXVSEL[0]">GT10:  RXVSEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][43]" title="MAIN[6][0][43]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[10][3]">GT10:  PMA_REG[10] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXVCOGAIN[0]">GT10:  RXVCOGAIN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][42]" title="MAIN[6][0][42]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[10][2]">GT10:  PMA_REG[10] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXVCODAC[0]">GT10:  RXVCODAC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][41]" title="MAIN[6][0][41]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[10][1]">GT10:  PMA_REG[10] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXCPI[0]">GT10:  RXCPI bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][40]" title="MAIN[6][0][40]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[10][0]">GT10:  PMA_REG[10] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXVCOSW[0]">GT10:  RXVCOSW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][39]" title="MAIN[6][0][39]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[9][7]">GT10:  PMA_REG[9] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-SEL_DAC_FIX[1]">GT10:  SEL_DAC_FIX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][38]" title="MAIN[6][0][38]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[9][6]">GT10:  PMA_REG[9] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-SEL_DAC_FIX[0]">GT10:  SEL_DAC_FIX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][37]" title="MAIN[6][0][37]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[9][5]">GT10:  PMA_REG[9] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-AFE_FLAT_ENABLE[0]">GT10:  AFE_FLAT_ENABLE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][36]" title="MAIN[6][0][36]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[9][4]">GT10:  PMA_REG[9] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXLOOPFILTERR[2]">GT10:  RXLOOPFILTERR bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][35]" title="MAIN[6][0][35]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[9][3]">GT10:  PMA_REG[9] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXLOOPFILTERR[1]">GT10:  RXLOOPFILTERR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][34]" title="MAIN[6][0][34]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[9][2]">GT10:  PMA_REG[9] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXLOOPFILTERR[0]">GT10:  RXLOOPFILTERR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][33]" title="MAIN[6][0][33]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[9][1]">GT10:  PMA_REG[9] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXLOOPFILTERC[1]">GT10:  RXLOOPFILTERC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][32]" title="MAIN[6][0][32]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[9][0]">GT10:  PMA_REG[9] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXLOOPFILTERC[0]">GT10:  RXLOOPFILTERC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][31]" title="MAIN[6][0][31]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[8][7]">GT10:  PMA_REG[8] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-SEL_DAC_TRAN[1]">GT10:  SEL_DAC_TRAN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][30]" title="MAIN[6][0][30]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[8][6]">GT10:  PMA_REG[8] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-SEL_DAC_TRAN[0]">GT10:  SEL_DAC_TRAN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][29]" title="MAIN[6][0][29]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[8][5]">GT10:  PMA_REG[8] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[13]">GT10:  RXDIVRATIO bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][28]" title="MAIN[6][0][28]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[8][4]">GT10:  PMA_REG[8] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[12]">GT10:  RXDIVRATIO bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][27]" title="MAIN[6][0][27]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[8][3]">GT10:  PMA_REG[8] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[11]">GT10:  RXDIVRATIO bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][26]" title="MAIN[6][0][26]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[8][2]">GT10:  PMA_REG[8] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[10]">GT10:  RXDIVRATIO bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][25]" title="MAIN[6][0][25]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[8][1]">GT10:  PMA_REG[8] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[9]">GT10:  RXDIVRATIO bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][24]" title="MAIN[6][0][24]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[8][0]">GT10:  PMA_REG[8] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[8]">GT10:  RXDIVRATIO bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][23]" title="MAIN[6][0][23]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[7][7]">GT10:  PMA_REG[7] bit 7</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[7]">GT10:  RXDIVRATIO bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][22]" title="MAIN[6][0][22]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[7][6]">GT10:  PMA_REG[7] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[6]">GT10:  RXDIVRATIO bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][21]" title="MAIN[6][0][21]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[7][5]">GT10:  PMA_REG[7] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[5]">GT10:  RXDIVRATIO bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][20]" title="MAIN[6][0][20]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[7][4]">GT10:  PMA_REG[7] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[4]">GT10:  RXDIVRATIO bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][19]" title="MAIN[6][0][19]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[7][3]">GT10:  PMA_REG[7] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[3]">GT10:  RXDIVRATIO bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][18]" title="MAIN[6][0][18]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[7][2]">GT10:  PMA_REG[7] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[2]">GT10:  RXDIVRATIO bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][17]" title="MAIN[6][0][17]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[7][1]">GT10:  PMA_REG[7] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[1]">GT10:  RXDIVRATIO bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][16]" title="MAIN[6][0][16]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[7][0]">GT10:  PMA_REG[7] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-RXDIVRATIO[0]">GT10:  RXDIVRATIO bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][15]" title="MAIN[6][0][15]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[6][7]">GT10:  PMA_REG[6] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][14]" title="MAIN[6][0][14]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[6][6]">GT10:  PMA_REG[6] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][13]" title="MAIN[6][0][13]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[6][5]">GT10:  PMA_REG[6] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXANASW[0]">GT10:  TXANASW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][12]" title="MAIN[6][0][12]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[6][4]">GT10:  PMA_REG[6] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDIGSW[0]">GT10:  TXDIGSW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][11]" title="MAIN[6][0][11]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[6][3]">GT10:  PMA_REG[6] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXEMPHLEVEL[3]">GT10:  TXEMPHLEVEL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][10]" title="MAIN[6][0][10]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[6][2]">GT10:  PMA_REG[6] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXEMPHLEVEL[2]">GT10:  TXEMPHLEVEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][9]" title="MAIN[6][0][9]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[6][1]">GT10:  PMA_REG[6] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXEMPHLEVEL[1]">GT10:  TXEMPHLEVEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][8]" title="MAIN[6][0][8]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[6][0]">GT10:  PMA_REG[6] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXEMPHLEVEL[0]">GT10:  TXEMPHLEVEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][7]" title="MAIN[6][0][7]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[5][7]">GT10:  PMA_REG[5] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][6]" title="MAIN[6][0][6]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[5][6]">GT10:  PMA_REG[5] bit 6</a>
<a href="#virtex2-GIGABIT10_N-GT10-SLEW[0]">GT10:  SLEW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][5]" title="MAIN[6][0][5]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[5][5]">GT10:  PMA_REG[5] bit 5</a>
<a href="#virtex2-GIGABIT10_N-GT10-EMPOFF[0]">GT10:  EMPOFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][4]" title="MAIN[6][0][4]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[5][4]">GT10:  PMA_REG[5] bit 4</a>
<a href="#virtex2-GIGABIT10_N-GT10-PRDRVOFF[0]">GT10:  PRDRVOFF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][2]" title="MAIN[6][0][2]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[5][2]">GT10:  PMA_REG[5] bit 2</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDOWNLEVEL[2]">GT10:  TXDOWNLEVEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][1]" title="MAIN[6][0][1]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[5][1]">GT10:  PMA_REG[5] bit 1</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDOWNLEVEL[1]">GT10:  TXDOWNLEVEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[6][0][0]" title="MAIN[6][0][0]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[5][0]">GT10:  PMA_REG[5] bit 0</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDOWNLEVEL[0]">GT10:  TXDOWNLEVEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10_N rect MAIN[7]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][30]" title="MAIN[7][0][30]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[7]">GT10:  SH_INVALID_CNT_MAX bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][29]" title="MAIN[7][0][29]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[6]">GT10:  SH_INVALID_CNT_MAX bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][28]" title="MAIN[7][0][28]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[5]">GT10:  SH_INVALID_CNT_MAX bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][27]" title="MAIN[7][0][27]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[4]">GT10:  SH_INVALID_CNT_MAX bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][26]" title="MAIN[7][0][26]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[3]">GT10:  SH_INVALID_CNT_MAX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][25]" title="MAIN[7][0][25]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[2]">GT10:  SH_INVALID_CNT_MAX bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][24]" title="MAIN[7][0][24]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[1]">GT10:  SH_INVALID_CNT_MAX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][23]" title="MAIN[7][0][23]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_INVALID_CNT_MAX[0]">GT10:  SH_INVALID_CNT_MAX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][22]" title="MAIN[7][0][22]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[7]">GT10:  SH_CNT_MAX bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][21]" title="MAIN[7][0][21]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[6]">GT10:  SH_CNT_MAX bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][20]" title="MAIN[7][0][20]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[5]">GT10:  SH_CNT_MAX bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][19]" title="MAIN[7][0][19]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[4]">GT10:  SH_CNT_MAX bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][18]" title="MAIN[7][0][18]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[3]">GT10:  SH_CNT_MAX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][17]" title="MAIN[7][0][17]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[2]">GT10:  SH_CNT_MAX bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][16]" title="MAIN[7][0][16]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[1]">GT10:  SH_CNT_MAX bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][15]" title="MAIN[7][0][15]">
<a href="#virtex2-GIGABIT10_N-GT10-SH_CNT_MAX[0]">GT10:  SH_CNT_MAX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-GIGABIT10_N-bit-MAIN[7][0][2]" title="MAIN[7][0][2]">
<a href="#virtex2-GIGABIT10_N-GT10-PMA_REG[5][3]">GT10:  PMA_REG[5] bit 3</a>
<a href="#virtex2-GIGABIT10_N-GT10-TXDOWNLEVEL[3]">GT10:  TXDOWNLEVEL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="pma_speed-values"><a class="header" href="#pma_speed-values"><code>PMA_SPEED</code> values</a></h2>
<h2 id="table-gt10_pma_speed"><a class="header" href="#table-gt10_pma_speed">Table GT10_PMA_SPEED</a></h2>
<div class="table-wrapper">
<table>
<caption>virtex2 table GT10_PMA_SPEED</caption>
<thead>
<tr><th>Row</th>
<th>MASTERBIAS</th>
<th>VCODAC</th>
<th>TXDIVRATIO</th>
<th>TXBUSWID</th>
<th>ENDCD</th>
<th>SEL_DAC_TRAN</th>
<th>SEL_DAC_FIX</th>
<th>TXLOOPFILTERC</th>
<th>TXLOOPFILTERR</th>
<th>IBOOST</th>
<th>TXCPI</th>
<th>TXVCODAC</th>
<th>TXVCOGAIN</th>
<th>TXVSEL</th>
<th>TXREG</th>
<th>TXDOWNLEVEL</th>
<th>PRDRVOFF</th>
<th>EMPOFF</th>
<th>SLEW</th>
<th>TXEMPHLEVEL</th>
<th>TXDIGSW</th>
<th>TXANASW</th>
<th>RXDIVRATIO</th>
<th>RXLOOPFILTERC</th>
<th>RXLOOPFILTERR</th>
<th>AFE_FLAT_ENABLE</th>
<th>RXVCOSW</th>
<th>RXCPI</th>
<th>RXVCODAC</th>
<th>RXVCOGAIN</th>
<th>RXVSEL</th>
<th>RXREG</th>
<th>RXFLTCPT</th>
<th>RXVSELCP</th>
<th>VSELAFE</th>
<th>RXFEI</th>
<th>RXFLCPI</th>
<th>RXFER</th>
<th>PMA_REG_0E</th>
</tr>

</thead>

<tbody>
<tr><td>_0_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_0_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_1_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000001</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010001</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_1_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000001</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010001</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_2_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000100</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010100</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_2_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000100</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010100</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_3_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000101</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010101</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_3_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000101</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010101</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_4_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101001000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011011000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_4_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101001000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011011000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_5_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101001001</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011011001</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_5_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101001001</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011011001</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_6_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_6_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_7_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000001</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010001</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_7_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000001</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010001</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_8_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000100</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010100</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_8_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000100</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010100</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_9_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000101</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010101</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_9_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101000101</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011010101</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_10_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101001000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011011000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_10_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101001000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011011000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_11_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101001001</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011011001</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_11_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0101001001</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011011001</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_12_40</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_12_80</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_13_40</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100110</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_13_80</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100110</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_14_40</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0110101010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00011011101010</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_14_80</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0110101010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b10</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00011011101010</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_15_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0100000000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011000000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_15_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0100000000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011000000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_16_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0100000100</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011000100</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_16_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0100000100</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011000100</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_17_32</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0100001000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011001000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_17_64</td>
<td>0b00</td>
<td>0b011010</td>
<td>0b0100001000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00010011001000</td>
<td>0b01</td>
<td>0b101</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10100</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_18_40</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b01</td>
<td>0b100</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_18_80</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b01</td>
<td>0b100</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_19_40</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b01</td>
<td>0b100</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_19_80</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b01</td>
<td>0b100</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_20_40</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_20_80</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_21_40</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_21_80</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_22_40</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100110</td>
<td>0b01</td>
<td>0b011</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_22_80</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0</td>
<td>0b0010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b00011011100110</td>
<td>0b01</td>
<td>0b011</td>
<td>0b0</td>
<td>0b0</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b11</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_23_10</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0010100110</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001000100110</td>
<td>0b01</td>
<td>0b000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_23_20</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100110</td>
<td>0b01</td>
<td>0b000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_23_40</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100110</td>
<td>0b01</td>
<td>0b000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b01</td>
<td>0b11</td>
<td>0b00</td>
<td>0b1111111111</td>
<td>0b00000000</td>
</tr>

<tr><td>_24_10</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0010100010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001000100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_24_20</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_24_40</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_25_10</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0010100110</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001000100110</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_25_20</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100110</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_25_40</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100110</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_26_10</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0010101010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001000101010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_26_20</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110101010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001101010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_26_40</td>
<td>0b00</td>
<td>0b001010</td>
<td>0b0110101010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001101010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_27_10</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0010100010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001000100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_27_20</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_27_40</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0110100010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_28_10</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0010100110</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001000100110</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_28_20</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100110</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_28_40</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0110100110</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001100110</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_29_10</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0010101010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001000101010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_29_20</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0110101010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001101010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_29_40</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0110101010</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11001001101010</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_30_8</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0000000100</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11000000000100</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_30_16</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0100000100</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11000001000100</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_30_32</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0100000100</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11000001000100</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_31_8</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0000001000</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11000000001000</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_31_16</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0100001000</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11000001001000</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

<tr><td>_31_32</td>
<td>0b00</td>
<td>0b001000</td>
<td>0b0100001000</td>
<td>0b1</td>
<td>0b0</td>
<td>0b0000</td>
<td>0b0000</td>
<td>0b01</td>
<td>0b00</td>
<td>0b0</td>
<td>0b1</td>
<td>0b0</td>
<td>0b1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0</td>
<td>0b1</td>
<td>0b1</td>
<td>0b0000</td>
<td>0b1</td>
<td>0b1</td>
<td>0b11000001001000</td>
<td>0b11</td>
<td>0b011</td>
<td>0b0</td>
<td>0b1</td>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>0b00</td>
<td>0b00</td>
<td>0b10100</td>
<td>0b01</td>
<td>0b01</td>
<td>0b11</td>
<td>0b10</td>
<td>0b1111110000</td>
<td>0b11111111</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex2/gt.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex2/pcilogic.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex2/gt.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex2/pcilogic.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
