{
  "questions": [
    {
      "question": "What is the primary role of an Instruction Set Architecture (ISA) in computer architecture?",
      "options": [
        "To define the physical layout of the CPU on a silicon chip.",
        "To specify the interaction between the software and the hardware, including the set of instructions, data types, and architectural registers.",
        "To manage the power consumption of the processor cores.",
        "To control the manufacturing process of integrated circuits.",
        "To determine the voltage levels for different logic gates."
      ],
      "correct": 1
    },
    {
      "question": "In the typical digital IC design flow, what is the main objective of the 'logic synthesis' step?",
      "options": [
        "To convert the gate-level netlist into a physical layout (mask data).",
        "To verify the functional correctness of the design using extensive simulations.",
        "To translate the Register-Transfer Level (RTL) Hardware Description Language (HDL) code into an optimized gate-level netlist using standard cells.",
        "To perform static timing analysis and ensure all critical paths meet performance requirements.",
        "To generate test vectors for Design for Testability (DFT) structures."
      ],
      "correct": 2
    },
    {
      "question": "Which of Flynn's classifications for computer architectures describes systems capable of executing multiple, distinct instruction streams on multiple, independent data streams simultaneously, often found in multi-core processors?",
      "options": [
        "Single Instruction, Single Data (SISD)",
        "Single Instruction, Multiple Data (SIMD)",
        "Multiple Instruction, Single Data (MISD)",
        "Multiple Instruction, Multiple Data (MIMD)",
        "Single Instruction, Independent Data (SIID)"
      ],
      "correct": 3
    },
    {
      "question": "In the context of CPU cache memory, which replacement policy discards the cache line that has been in the cache for the longest duration, regardless of how recently it was accessed?",
      "options": [
        "Least Recently Used (LRU)",
        "Most Recently Used (MRU)",
        "First-In, First-Out (FIFO)",
        "Least Frequently Used (LFU)",
        "Random Replacement"
      ],
      "correct": 2
    },
    {
      "question": "For p-type MOSFETs (PMOS) in advanced technology nodes, what specific reliability mechanism causes a gradual increase in threshold voltage (Vth) over time when the device is under a constant negative gate-to-source voltage and elevated temperature?",
      "options": [
        "Electromigration (EM)",
        "Hot Carrier Injection (HCI)",
        "Negative Bias Temperature Instability (NBTI)",
        "Time-Dependent Dielectric Breakdown (TDDB)",
        "Stress-Induced Leakage Current (SILC)"
      ],
      "correct": 2
    }
  ]
}