WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAg branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1251591 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 38 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1251591 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 11033403 heartbeat IPC: 0.9063 cumulative IPC: 0.5112 (Simulation time: 00 hr 03 min 00 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 30984656 heartbeat IPC: 0.5012 cumulative IPC: 0.5045 (Simulation time: 00 hr 08 min 35 sec)
Simulation finished CPU 0 instructions: 20000003 cycles: 39620607 cumulative IPC: 0.5048 (Simulation time: 00 hr 11 min 23 sec)
Simulation complete CPU 0 instructions: 20000003 cycles: 39620607 cumulative IPC: 0.5048 (Simulation time: 00 hr 11 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/620.omnetpp_s-141B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5048 instructions: 20000003 cycles: 39620607
CPU 0 Branch Prediction Accuracy: 93.96% MPKI: 12.76 Average ROB Occupancy at Mispredict: 62.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.846
BRANCH_INDIRECT: 0.364
BRANCH_CONDITIONAL: 10.2
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.862
BRANCH_RETURN: 0.437

LLC TOTAL        ACCESS:     519446 HIT:     216666 MISS:     302780
LLC LOAD         ACCESS:     250875 HIT:      54323 MISS:     196552
LLC RFO          ACCESS:      34866 HIT:      12139 MISS:      22727
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     141671 HIT:     141090 MISS:        581
LLC TRANSLATION  ACCESS:      92034 HIT:       9114 MISS:      82920
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 203.3 cycles
cpu0_DTLB TOTAL        ACCESS:    6219479 HIT:    5652706 MISS:     566773
cpu0_DTLB LOAD         ACCESS:    6219479 HIT:    5652706 MISS:     566773
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 56.03 cycles
cpu0_ITLB TOTAL        ACCESS:    1580440 HIT:    1532927 MISS:      47513
cpu0_ITLB LOAD         ACCESS:    1580440 HIT:    1532927 MISS:      47513
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.014 cycles
cpu0_L1D TOTAL        ACCESS:    8188455 HIT:    7355121 MISS:     833334
cpu0_L1D LOAD         ACCESS:    4388859 HIT:    3824857 MISS:     564002
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3662328 HIT:    3506307 MISS:     156021
cpu0_L1D TRANSLATION  ACCESS:     137268 HIT:      23957 MISS:     113311
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 86.35 cycles
cpu0_L1I TOTAL        ACCESS:    1735582 HIT:    1720570 MISS:      15012
cpu0_L1I LOAD         ACCESS:    1735582 HIT:    1720570 MISS:      15012
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.21 cycles
cpu0_L2C TOTAL        ACCESS:     700265 HIT:     322082 MISS:     378183
cpu0_L2C LOAD         ACCESS:     353426 HIT:     102551 MISS:     250875
cpu0_L2C RFO          ACCESS:      44717 HIT:       9851 MISS:      34866
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     189011 HIT:     188603 MISS:        408
cpu0_L2C TRANSLATION  ACCESS:     113111 HIT:      21077 MISS:      92034
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.6 cycles
cpu0_STLB TOTAL        ACCESS:     440472 HIT:     343564 MISS:      96908
cpu0_STLB LOAD         ACCESS:     440472 HIT:     343564 MISS:      96908
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 308.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28609
  ROW_BUFFER_MISS:     273541
 AVG DBUS CONGESTED CYCLE: 3.891
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      18677
  FULL:      86298
