INFO: setting up PCIe 0
INFO: loading test.bin...
INFO: done
bbl loader
[    0.000000] Linux version 5.15.0+ (gosh@c006776) (riscv64-linux-gnu-gcc (GCC) 12.2.0, GNU ld (GNU Binutils) 2.39) #161 SMP PREEMPT Sat Mar 18 13:51:34 CET 2023
[    0.000000] OF: fdt: Ignoring memory range 0x80000000 - 0x80200000
[    0.000000] Machine model: freechips,rocketchip-unknown
[    0.000000] earlycon: uartlite_a0 at MMIO 0x0000000040600000 (options '')
[    0.000000] printk: bootconsole [uartlite_a0] enabled
[    0.000000] NUMA: No NUMA configuration found
[    0.000000] NUMA: Faking a node at [mem 0x0000000080200000-0x00000000ffffffff]
[    0.000000] NUMA: NODE_DATA [mem 0xffff6d80-0xffff7fff]
[    0.000000] Zone ranges:
[    0.000000]   DMA32    [mem 0x0000000080200000-0x00000000ffffffff]
[    0.000000]   Normal   empty
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x0000000080200000-0x00000000ffffffff]
[    0.000000] Initmem setup node 0 [mem 0x0000000080200000-0x00000000ffffffff]
[    0.000000] On node 0, zone DMA32: 512 pages in unavailable ranges
[    0.000000] SBI specification v0.1 detected
[    0.000000] riscv: ISA extensions acdfim
[    0.000000] riscv: ELF capabilities acdfim
[    0.000000] percpu: Embedded 15 pages/cpu s24536 r8192 d28712 u61440
[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 515592
[    0.000000] Policy zone: DMA32
[    0.000000] Kernel command line: earlycon console=ttyUL0 root=/dev/resdisk rw norandmaps nokaslr
[    0.000000] Unknown command line parameters: nokaslr
[    0.000000] Dentry cache hash table entries: 262144 (order: 9, 2097152 bytes, linear)
[    0.000000] Inode-cache hash table entries: 131072 (order: 8, 1048576 bytes, linear)
[    0.000000] mem auto-init: stack:all(zero), heap alloc:off, heap free:off
[    0.000000] Memory: 1962708K/2095104K available (3255K kernel code, 4716K rwdata, 2048K rodata, 2111K init, 253K bss, 132396K reserved, 0K cma-reserved)
[    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=2, Nodes=1
[    0.000000] rcu: Preemptible hierarchical RCU implementation.
[    0.000000] rcu: 	RCU restricting CPUs from NR_CPUS=8 to nr_cpu_ids=2.
[    0.000000] 	Trampoline variant of Tasks RCU enabled.
[    0.000000] rcu: RCU calculated value of scheduler-enlistment delay is 10 jiffies.
[    0.000000] rcu: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=2
[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
[    0.000000] riscv-intc: 64 local interrupts mapped
[    0.000000] plic: interrupt-controller@3c000000: mapped 6 interrupts with 2 handlers for 4 contexts.
[    0.000000] riscv_timer_init_dt: Registering clocksource cpuid [0] hartid [0]
[    0.000000] clocksource: riscv_clocksource: mask: 0xffffffffffffffff max_cycles: 0x24e6a1710, max_idle_ns: 440795202120 ns
[    0.000001] sched_clock: 64 bits at 10MHz, resolution 100ns, wraps every 4398046511100ns
[    0.000224] Console: colour dummy device 80x25
[    0.000334] Calibrating delay loop (skipped), value calculated using timer frequency.. 20.00 BogoMIPS (lpj=100000)
[    0.000380] pid_max: default: 32768 minimum: 301
[    0.000599] Mount-cache hash table entries: 4096 (order: 3, 32768 bytes, linear)
[    0.000677] Mountpoint-cache hash table entries: 4096 (order: 3, 32768 bytes, linear)
[    0.003083] ASID allocator using 16 bits (65536 entries)
[    0.003271] rcu: Hierarchical SRCU implementation.
[    0.003993] smp: Bringing up secondary CPUs ...
[    0.004875] smp: Brought up 1 node, 2 CPUs
[    0.005632] devtmpfs: initialized
[    0.007231] random: get_random_u32 called from bucket_table_alloc.isra.0+0x50/0x174 with crng_init=0
[    0.007717] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns
[    0.007789] futex hash table entries: 512 (order: 3, 32768 bytes, linear)
[    0.008358] NET: Registered PF_NETLINK/PF_ROUTE protocol family
[    0.019900] clocksource: Switched to clocksource riscv_clocksource
[    0.031420] NET: Registered PF_INET protocol family
[    0.031892] IP idents hash table entries: 32768 (order: 6, 262144 bytes, linear)
[    0.039157] tcp_listen_portaddr_hash hash table entries: 1024 (order: 2, 16384 bytes, linear)
[    0.039233] TCP established hash table entries: 16384 (order: 5, 131072 bytes, linear)
[    0.039416] TCP bind hash table entries: 16384 (order: 6, 262144 bytes, linear)
[    0.039727] TCP: Hash tables configured (established 16384 bind 16384)
[    0.040176] UDP hash table entries: 1024 (order: 3, 32768 bytes, linear)
[    0.040257] UDP-Lite hash table entries: 1024 (order: 3, 32768 bytes, linear)
[    0.040512] NET: Registered PF_UNIX/PF_LOCAL protocol family
[    0.041926] workingset: timestamp_bits=44 max_order=19 bucket_order=0
[    0.055523] io scheduler mq-deadline registered
[    0.057898] 40600000.serial: ttyUL0 at MMIO 0x40600000 (irq = 4, base_baud = 0) is a uartlite
[    0.057976] printk: console [ttyUL0] enabled
[    0.057976] printk: console [ttyUL0] enabled
[    0.058063] printk: bootconsole [uartlite_a0] disabled
[    0.058063] printk: bootconsole [uartlite_a0] disabled
[    0.058997] einject: 21000000-40, mem: 100000000-40000000
[    0.059194] eserial: 90000000-20000
[    0.059354] midgard: 20000000-1000
[    0.067258] loop: module loaded
[    0.068227] resdisk: 82000000-4000000
[    0.070126] EXT4-fs (resdisk): mounting ext2 file system using the ext4 subsystem
[    0.071488] EXT4-fs (resdisk): mounted filesystem without journal. Opts: (null). Quota mode: disabled.
[    0.071692] VFS: Mounted root (ext2 filesystem) on device 320:0.
[    0.072178] devtmpfs: mounted
[    0.075284] Freeing unused kernel image (initmem) memory: 2108K
[    0.119990] Run /sbin/init as init process
Thu Jan  1 00:00:00 1970
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+amoadd-data-amoadd.rl+amoadd.aq-data-amoadd.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+amoadd-data-amoadd.rl+amoadd.aq-data-amoadd
{0:x3=x; 0:x6=y; 1:x3=y; 1:x6=x;}
 P0                     | P1                     ;
 ori x2,x0,1            | ori x2,x0,1            ;
 amoadd.w x1,x2,(x3)    | amoadd.w.aq x1,x2,(x3) ;
 xor x4,x1,x1           | xor x4,x1,x1           ;
 ori x4,x4,1            | ori x4,x4,1            ;
 amoadd.w.rl x5,x4,(x6) | amoadd.w x5,x4,(x6)    ;

exists (x=2 /\ y=2 /\ 0:x1=1 /\ 0:x5=0 /\ 1:x1=1 /\ 1:x5=0)
Generated assembler
#START _litmus_P0
	ori a0,x0,1
	amoadd.w a3,a0,(a5)
	xor a1,a3,a3
	ori a1,a1,1
	amoadd.w.rl a2,a1,(a4)
#START _litmus_P1
	ori a0,x0,1
	amoadd.w.aq a3,a0,(a5)
	xor a1,a3,a3
	ori a1,a1,1
	amoadd.w a2,a1,(a4)
Test LB+amoadd-data-amoadd.rl+amoadd.aq-data-amoadd Allowed
Histogram (2 states)
4     :>0:x1=1; 0:x5=1; 1:x1=0; 1:x5=0; x=2; y=2;
996   :>0:x1=0; 0:x5=1; 1:x1=0; 1:x5=1; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x1=1 /\ 0:x5=0 /\ 1:x1=1 /\ 1:x5=0) is NOT validated
Hash=02c052191eb1538ba909cf6fc7b1ead9
Observation LB+amoadd-data-amoadd.rl+amoadd.aq-data-amoadd Never 0 1000
Time LB+amoadd-data-amoadd.rl+amoadd.aq-data-amoadd 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+amoadd-data-amoadds.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+amoadd-data-amoadds
{0:x3=x; 0:x6=y; 1:x3=y; 1:x6=x;}
 P0                  | P1                  ;
 ori x2,x0,1         | ori x2,x0,1         ;
 amoadd.w x1,x2,(x3) | amoadd.w x1,x2,(x3) ;
 xor x4,x1,x1        | xor x4,x1,x1        ;
 ori x4,x4,1         | ori x4,x4,1         ;
 amoadd.w x5,x4,(x6) | amoadd.w x5,x4,(x6) ;

exists (x=2 /\ y=2 /\ 0:x1=1 /\ 0:x5=0 /\ 1:x1=1 /\ 1:x5=0)
Generated assembler
#START _litmus_P0
	ori a0,x0,1
	amoadd.w a3,a0,(a5)
	xor a1,a3,a3
	ori a1,a1,1
	amoadd.w a2,a1,(a4)
#START _litmus_P1
	ori a0,x0,1
	amoadd.w a3,a0,(a5)
	xor a1,a3,a3
	ori a1,a1,1
	amoadd.w a2,a1,(a4)
Test LB+amoadd-data-amoadds Allowed
Histogram (1 states)
1000  :>0:x1=0; 0:x5=1; 1:x1=0; 1:x5=1; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x1=1 /\ 0:x5=0 /\ 1:x1=1 /\ 1:x5=0) is NOT validated
Hash=a2a463057364804854a308054aa0c242
Observation LB+amoadd-data-amoadds Never 0 1000
Time LB+amoadd-data-amoadds 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+amoadds.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+amoadds
{0:x5=x; 0:x9=y; 1:x5=y; 1:x9=x;}
 P0                    | P1                    ;
 ori x6,x0,1           | ori x6,x0,1           ;
 amoadd.w x7,x6,(x5)   | amoadd.w x7,x6,(x5)   ;
 ori x10,x0,1          | ori x10,x0,1          ;
 amoadd.w x11,x10,(x9) | amoadd.w x11,x10,(x9) ;

forall (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	ori a0,x0,1
	amoadd.w a1,a0,(a5)
	ori a2,x0,1
	amoadd.w a3,a2,(a4)
#START _litmus_P1
	ori a0,x0,1
	amoadd.w a1,a0,(a5)
	ori a2,x0,1
	amoadd.w a3,a2,(a4)
Test LB+amoadds Required
Histogram (1 states)
1000  :>x=2; y=2;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition forall (x=2 /\ y=2) is validated
Hash=f6bee558824aeca1abeb000a667e57d9
Observation LB+amoadds Always 1000 0
Time LB+amoadds 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+data-amoadd-datas.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-amoadd-datas
{0:x5=x; 0:x9=y; 0:x2=a; 1:x5=y; 1:x9=x; 1:x2=b;}
 P0                  | P1                  ;
 lw x1,0(x5)         | lw x1,0(x5)         ;
 xor x6,x1,x1        | xor x6,x1,x1        ;
 ori x6,x6,1         | ori x6,x6,1         ;
 amoadd.w x7,x6,(x2) | amoadd.w x7,x6,(x2) ;
 xor x8,x7,x7        | xor x8,x7,x7        ;
 ori x8,x8,1         | ori x8,x8,1         ;
 sw x8,0(x9)         | sw x8,0(x9)         ;

forall (x=1 /\ y=1 /\ a=1 /\ b=1)
Generated assembler
#START _litmus_P0
	lw a6,0(a4)
	xor a0,a6,a6
	ori a0,a0,1
	amoadd.w a1,a0,(a5)
	xor a2,a1,a1
	ori a2,a2,1
	sw a2,0(a3)
#START _litmus_P1
	lw a6,0(a4)
	xor a0,a6,a6
	ori a0,a0,1
	amoadd.w a1,a0,(a5)
	xor a2,a1,a1
	ori a2,a2,1
	sw a2,0(a3)
Test LB+data-amoadd-datas Required
Histogram (1 states)
1000  :>a=1; b=1; x=1; y=1;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition forall (x=1 /\ y=1 /\ a=1 /\ b=1) is validated
Hash=d126c7f6529a9f9fd6d332770932da4f
Observation LB+data-amoadd-datas Always 1000 0
Time LB+data-amoadd-datas 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+data+datapx-dataxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+datapx-dataxp
"based on: DpDatadW Rfe DpDatadWPX PodWWXP Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0           | P1                ;
 lw x5,0(x6)  | lw x5,0(x6)       ;
 xor x7,x5,x5 | xor x7,x5,x5      ;
 ori x7,x7,1  | ori x7,x7,1       ;
 sw x7,0(x8)  | lr.w x9,0(x8)     ;
              | sc.w x10,x7,0(x8) ;
              | xor x11,x10,x10   ;
              | ori x11,x11,1     ;
              | sw x11,0(x12)     ;

exists (z=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t1,a2,a2
	ori t1,t1,1
	lr.w a7,0(a4)
	sc.w a1,t1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+datapx-dataxp Allowed
Histogram (2 states)
870   :>0:x5=0; 1:x5=0; 1:x10=0; z=1;
130   :>0:x5=0; 1:x5=1; 1:x10=0; z=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1) is NOT validated
Hash=aa02d2a2822ef1ea9735e875dc6b5e1e
Observation LB+data+datapx-dataxp Never 0 1000
Time LB+data+datapx-dataxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.rw.rw+amoswap-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+amoswap-rfi-addr
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1                   ;
 ori x5,x0,1 | ori x1,x0,2          ;
 sw x5,0(x6) | amoswap.w x5,x1,(x6) ;
 fence rw,rw | lw x4,0(x6)          ;
 ori x7,x0,1 | xor x7,x4,x4         ;
 sw x7,0(x8) | add x9,x8,x7         ;
             | lw x10,0(x9)         ;

exists (y=2 /\ 1:x5=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	ori t1,x0,2
	amoswap.w a3,t1,(a5)
	lw a7,0(a5)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	ori a3,x0,1
	sw a3,0(a4)
Test MP+fence.rw.rw+amoswap-rfi-addr Allowed
Histogram (2 states)
67    :>1:x5=0; 1:x10=0; y=1;
933   :>1:x5=0; 1:x10=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x5=1 /\ 1:x10=0) is NOT validated
Hash=850d037e7d3a7cfd4729bdc923fbb91f
Observation MP+fence.rw.rw+amoswap-rfi-addr Never 0 1000
Time MP+fence.rw.rw+amoswap-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.rw.rw+ctrl-amoswap-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-amoswap-rfi-addr
{0:x6=x; 0:x8=y; 1:x6=y; 1:x3=z; 1:x8=x;}
 P0          | P1                   ;
 ori x5,x0,1 | lw x5,0(x6)          ;
 sw x5,0(x6) | bne x5,x0,LC00       ;
 fence rw,rw | LC00:                ;
 ori x7,x0,1 | ori x1,x0,1          ;
 sw x7,0(x8) | amoswap.w x2,x1,(x3) ;
             | lw x4,0(x3)          ;
             | xor x7,x4,x4         ;
             | add x9,x8,x7         ;
             | lw x10,0(x9)         ;

exists (1:x5=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a4)
	bne a2,x0,0f
0:
	ori t4,x0,1
	amoswap.w t3,t4,(a5)
	lw t1,0(a5)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	ori a3,x0,1
	sw a3,0(a4)
Test MP+fence.rw.rw+ctrl-amoswap-rfi-addr Allowed
Histogram (2 states)
3     :>1:x5=0; 1:x10=0;
997   :>1:x5=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x10=0) is NOT validated
Hash=c56e2909f27dba0056026cd6897f8df5
Observation MP+fence.rw.rw+ctrl-amoswap-rfi-addr Never 0 1000
Time MP+fence.rw.rw+ctrl-amoswap-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.rw.rw+data-amoswap-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+data-amoswap-addr
{0:x6=x; 0:x8=y; 1:x6=y; 1:x3=z; 1:x8=x;}
 P0          | P1                   ;
 ori x5,x0,1 | lw x5,0(x6)          ;
 sw x5,0(x6) | xor x1,x5,x5         ;
 fence rw,rw | ori x1,x1,1          ;
 ori x7,x0,1 | amoswap.w x2,x1,(x3) ;
 sw x7,0(x8) | xor x7,x2,x2         ;
             | add x9,x8,x7         ;
             | lw x10,0(x9)         ;

exists (1:x5=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a4)
	xor t3,a2,a2
	ori t3,t3,1
	amoswap.w t1,t3,(a5)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	ori a3,x0,1
	sw a3,0(a4)
Test MP+fence.rw.rw+data-amoswap-addr Allowed
Histogram (3 states)
32    :>1:x5=0; 1:x10=0;
966   :>1:x5=0; 1:x10=1;
2     :>1:x5=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x10=0) is NOT validated
Hash=3e68c57c57dac8921aab7ce66e24d630
Observation MP+fence.rw.rw+data-amoswap-addr Never 0 1000
Time MP+fence.rw.rw+data-amoswap-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/RSW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV RSW
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=z; 1:x14=x;}
 P0          | P1              ;
 ori x5,x0,1 | lw x5,0(x6)     ;
 sw x5,0(x6) | xor x7,x5,x5    ;
 fence rw,rw | add x10,x9,x7   ;
 ori x7,x0,1 | lw x8,0(x10)    ;
 sw x7,0(x8) | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x15,x14,x12 ;
             | lw x13,0(x15)   ;

exists (1:x5=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t5,a2,a2
	add t3,a4,t5
	lw t4,0(t3)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	ori a3,x0,1
	sw a3,0(a4)
Test RSW Allowed
Histogram (2 states)
969   :>1:x5=0; 1:x13=0;
31    :>1:x5=0; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x13=0) is NOT validated
Hash=1b3aef697651a2b0c4b83509b9402fd3
Generator=diyone7 (version 7.47+2)
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdR PosRR DpAddrdR Fre
Observation RSW Never 0 1000
Time RSW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/RSW+W.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV RSW+W
{0:x6=x; 0:x4=z; 0:x8=y; 1:x6=y; 1:x9=z; 1:x14=x;}
 P0          | P1              ;
 ori x5,x0,1 | lw x5,0(x6)     ;
 sw x5,0(x6) | xor x7,x5,x5    ;
 fence rw,rw | add x10,x9,x7   ;
 ori x3,x0,1 | lw x8,0(x10)    ;
 sw x3,0(x4) | lw x11,0(x9)    ;
 fence rw,rw | xor x12,x11,x11 ;
 ori x7,x0,1 | add x15,x14,x12 ;
 sw x7,0(x8) | lw x13,0(x15)   ;

exists (1:x5=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t5,a2,a2
	add t3,a4,t5
	lw t4,0(t3)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	ori a1,x0,1
	sw a1,0(a4)
	fence rw,rw
	ori a0,x0,1
	sw a0,0(a5)
	fence rw,rw
	ori a2,x0,1
	sw a2,0(a3)
Test RSW+W Allowed
Histogram (3 states)
984   :>1:x5=0; 1:x13=0;
15    :>1:x5=0; 1:x13=1;
1     :>1:x5=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x13=0) is NOT validated
Hash=f97111dfc1d2e508d7cb3db339575ea1
Observation RSW+W Never 0 1000
Time RSW+W 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/SB+rfi-fence.r.rs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-fence.r.rs
"Rfi Fence.r.rdRR Fre Rfi Fence.r.rdRR Fre"
{0:x6=x; 0:x9=y; 1:x6=y; 1:x9=x;}
 P0          | P1          ;
 ori x5,x0,1 | ori x5,x0,1 ;
 sw x5,0(x6) | sw x5,0(x6) ;
 lw x7,0(x6) | lw x7,0(x6) ;
 fence r,r   | fence r,r   ;
 lw x8,0(x9) | lw x8,0(x9) ;

exists (0:x7=1 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	ori a1,x0,1
	sw a1,0(a5)
	lw a3,0(a5)
	fence r,r
	lw a2,0(a4)
#START _litmus_P1
	ori a1,x0,1
	sw a1,0(a5)
	lw a3,0(a5)
	fence r,r
	lw a2,0(a4)
Test SB+rfi-fence.r.rs Allowed
Histogram (3 states)
30    :>0:x7=1; 0:x8=1; 1:x7=1; 1:x8=0;
29    :>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=1;
941   :>0:x7=1; 0:x8=1; 1:x7=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x8=0) is NOT validated
Hash=e9c1322813877f0db0ab612fc38d070c
Generator=diyone7 (version 7.47+3)
Com=Fr Fr
Orig=Rfi Fence.r.rdRR Fre Rfi Fence.r.rdRR Fre
Observation SB+rfi-fence.r.rs Never 0 1000
Time SB+rfi-fence.r.rs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/SB+fence.w.wprlxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.w.wprlxs
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0                 | P1                 ;
 ori x5,x0,1        | ori x5,x0,1        ;
 sw x5,0(x6)        | sw x5,0(x6)        ;
 fence w,w          | fence w,w          ;
 amoor.w x7,x0,(x8) | amoor.w x7,x0,(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	amoor.w a3,x0,(a4)
#START _litmus_P1
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	amoor.w a3,x0,(a4)
Test SB+fence.w.wprlxs Allowed
Histogram (3 states)
4     :>0:x7=1; 1:x7=0;
5     :>0:x7=0; 1:x7=1;
991   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=b825b3a41c01bd31729393ae5f9f1fcf
Observation SB+fence.w.wprlxs Never 0 1000
Time SB+fence.w.wprlxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+fence.r.rw+addr-po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+addr-po
"Fence.r.rwdRW Rfe DpAddrdR PodRW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=z; 1:x12=x;}
 P0          | P1            ;
 lw x5,0(x6) | lw x5,0(x6)   ;
 fence r,rw  | xor x7,x5,x5  ;
 ori x7,x0,1 | add x10,x9,x7 ;
 sw x7,0(x8) | lw x8,0(x10)  ;
             | ori x11,x0,1  ;
             | sw x11,0(x12) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a6,0(a0)
	ori a1,x0,1
	sw a1,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	ori a2,x0,1
	sw a2,0(a4)
Test LB+fence.r.rw+addr-po Allowed
Histogram (2 states)
984   :>0:x5=0; 1:x5=0;
16    :>0:x5=1; 1:x5=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=33521e366f399467bbcd693a6d037d5c
Generator=diyone7 (version 7.47+2)
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpAddrdR PodRW Rfe
Observation LB+fence.r.rw+addr-po Never 0 1000
Time LB+fence.r.rw+addr-po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+fence.r.rw+data-po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+data-po
"Fence.r.rwdRW Rfe DpDatadW PodWW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0          | P1           ;
 lw x5,0(x6) | lw x5,0(x6)  ;
 fence r,rw  | xor x7,x5,x5 ;
 ori x7,x0,1 | ori x7,x7,1  ;
 sw x7,0(x8) | sw x7,0(x8)  ;
             | ori x9,x0,1  ;
             | sw x9,0(x10) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	ori a1,x0,1
	sw a1,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	ori a2,x0,1
	sw a2,0(a4)
Test LB+fence.r.rw+data-po Allowed
Histogram (3 states)
959   :>0:x5=0; 1:x5=0;
40    :>0:x5=1; 1:x5=0;
1     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=a77220e4f8f278887cf5386ad3afe521
Generator=diyone7 (version 7.47+6(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpDatadW PodWW Rfe
Observation LB+fence.r.rw+data-po Never 0 1000
Time LB+fence.r.rw+data-po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.w.w+addr-fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+addr-fence.i
"Fence.w.wdWW Rfe DpAddrdR Fence.idRR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=z; 1:x12=x;}
 P0          | P1            ;
 ori x5,x0,1 | lw x5,0(x6)   ;
 sw x5,0(x6) | xor x7,x5,x5  ;
 fence w,w   | add x10,x9,x7 ;
 ori x7,x0,1 | lw x8,0(x10)  ;
 sw x7,0(x8) | fence.i       ;
             | lw x11,0(x12) ;

exists (1:x5=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t1,a2,a2
	add a0,a4,t1
	lw a7,0(a0)
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test MP+fence.w.w+addr-fence.i Allowed
Histogram (2 states)
11    :>1:x5=0; 1:x11=0;
989   :>1:x5=0; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x11=0) is NOT validated
Hash=1c87ea8948d27a1748945f034b51908f
Generator=diyone7 (version 7.47+2)
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpAddrdR Fence.idRR Fre
Observation MP+fence.w.w+addr-fence.i Never 0 1000
Time MP+fence.w.w+addr-fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.w.w+addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+addr-rfi
"Fence.w.wdWW Rfe DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence w,w   | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;
             | lw x11,0(x9)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+addr-rfi Allowed
Histogram (2 states)
523   :>1:x5=0; 1:x11=1; x=1;
477   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=7c7c2ab005018d2a28955be3c556f0ff
Cycle=Rfi Fre Fence.w.wdWW Rfe DpAddrdW
Relax MP+fence.w.w+addr-rfi No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi Fre
Observation MP+fence.w.w+addr-rfi Never 0 1000
Time MP+fence.w.w+addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.w.w+data-fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+data-fence.i
"Fence.w.wdWW Rfe DpDatadW Fence.idWR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0          | P1           ;
 ori x5,x0,1 | lw x5,0(x6)  ;
 sw x5,0(x6) | xor x7,x5,x5 ;
 fence w,w   | ori x7,x7,1  ;
 ori x7,x0,1 | sw x7,0(x8)  ;
 sw x7,0(x8) | fence.i      ;
             | lw x9,0(x10) ;

exists (1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test MP+fence.w.w+data-fence.i Allowed
Histogram (2 states)
7     :>1:x5=0; 1:x9=0;
993   :>1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=0) is NOT validated
Hash=d093524ad540faac6b1cb972310dca3d
Generator=diyone7 (version 7.47+2)
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Fence.idWR Fre
Observation MP+fence.w.w+data-fence.i Never 0 1000
Time MP+fence.w.w+data-fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.w.w+data-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+data-wsi-rfi-addr
"Fence.w.wdWW Rfe DpDatadW Wsi Rfi DpAddrdR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x13=x;}
 P0          | P1               ;
 ori x5,x0,1 | lw x5,0(x6)      ;
 sw x5,0(x6) | andi x7,x5,128   ;
 fence w,w   | ori x7,x7,1      ;
 ori x7,x0,1 | sw x7,0(x8)      ;
 sw x7,0(x8) | ori x9,x0,2      ;
             | sw x9,0(x8)      ;
             | lw x10,0(x8)     ;
             | andi x11,x10,128 ;
             | add x14,x13,x11  ;
             | lw x12,0(x14)    ;

exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	andi t5,a1,128
	ori t5,t5,1
	sw t5,0(a4)
	ori t4,x0,2
	sw t4,0(a4)
	lw a0,0(a4)
	andi t3,a0,128
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test MP+fence.w.w+data-wsi-rfi-addr Allowed
Histogram (2 states)
541   :>1:x5=0; 1:x10=2; 1:x12=0; z=2;
459   :>1:x5=0; 1:x10=2; 1:x12=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x12=0) is NOT validated
Hash=50d59b5c64d3d7293bcea62df40a1d61
Generator=diyone7 (version 7.47+3)
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Wsi Rfi DpAddrdR Fre
Observation MP+fence.w.w+data-wsi-rfi-addr Never 0 1000
Time MP+fence.w.w+data-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.w.w+fri-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+fri-rfi-ctrlfencei
"Fence.w.wdWW Rfe Fri Rfi DpCtrlFenceIdR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x10=x;}
 P0          | P1             ;
 ori x5,x0,1 | lw x5,0(x6)    ;
 sw x5,0(x6) | ori x7,x0,2    ;
 fence w,w   | sw x7,0(x6)    ;
 ori x7,x0,1 | lw x8,0(x6)    ;
 sw x7,0(x8) | bne x8,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x10)   ;

exists (y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	ori a7,x0,2
	sw a7,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test MP+fence.w.w+fri-rfi-ctrlfencei Allowed
Histogram (2 states)
11    :>1:x5=0; 1:x8=2; 1:x9=0; y=1;
989   :>1:x5=0; 1:x8=2; 1:x9=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x9=0) is NOT validated
Hash=3da2b87666efcc1f20d649e054f41de4
Generator=diyone7 (version 7.47+2)
Com=Rf Fr
Orig=Fence.w.wdWW Rfe Fri Rfi DpCtrlFenceIdR Fre
Observation MP+fence.w.w+fri-rfi-ctrlfencei Never 0 1000
Time MP+fence.w.w+fri-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/S+fence.w.w+data-wsi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+data-wsi
"Fence.w.wdWW Rfe DpDatadW Wsi Wse"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 ori x5,x0,3 | lw x5,0(x6)  ;
 sw x5,0(x6) | xor x7,x5,x5 ;
 fence w,w   | ori x7,x7,1  ;
 ori x7,x0,1 | sw x7,0(x8)  ;
 sw x7,0(x8) | ori x9,x0,2  ;
             | sw x9,0(x8)  ;
             | lw x10,0(x8) ;

exists (1:x10=3 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	ori a0,a0,1
	sw a0,0(a4)
	ori a1,x0,2
	sw a1,0(a4)
	lw a2,0(a4)
#START _litmus_P0
	ori a2,x0,3
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test S+fence.w.w+data-wsi Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x10=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x10=3 /\ 1:x5=1) is NOT validated
Hash=e200032c06c016702803e9f8d33ef7b3
Generator=diyone7 (version 7.47+2)
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpDatadW Wsi Wse
Observation S+fence.w.w+data-wsi Never 0 1000
Time S+fence.w.w+data-wsi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+fri-rfi-datas.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fri-rfi-datas
"Fri Rfi DpDatadW Rfe Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0           | P1           ;
 lw x5,0(x6)  | lw x5,0(x6)  ;
 sw x7,0(x6)  | sw x7,0(x6)  ;
 lw x8,0(x6)  | lw x8,0(x6)  ;
 xor x9,x8,x8 | xor x9,x8,x8 ;
 ori x9,x9,1  | ori x9,x9,1  ;
 sw x9,0(x10) | sw x9,0(x10) ;

exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P0
	lw a2,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a4)
#START _litmus_P1
	lw a2,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a4)
Test LB+fri-rfi-datas Allowed
Histogram (5 states)
11    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=1;
158   :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
337   :>0:x5=1; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
155   :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=2;
339   :>0:x5=0; 0:x8=2; 1:x5=1; 1:x8=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=c58f8ec776e782f4c0f08076e6d6dcb9
Cycle=Rfi DpDatadW Rfe Fri Rfi DpDatadW Rfe Fri
Relax LB+fri-rfi-datas No [Fri,Rfi]
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fri Rfi DpDatadW Rfe Fri Rfi DpDatadW Rfe
Observation LB+fri-rfi-datas Never 0 1000
Time LB+fri-rfi-datas 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/RStar-W-WStar.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV RStar-W-WStar
{0:x5=x;}
 P0               ;
 ori x7,x0,1      ;
 lr.w x6,0(x5)    ;
 ori x9,x0,2      ;
 sw x9,0(x5)      ;
 sc.w x8,x7,0(x5) ;

forall (0:x6=0 /\ (0:x8=0 /\ x=1 \/ not (0:x8=0) /\ x=2))
Generated assembler
#START _litmus_P0
	ori a0,x0,1
	lr.w a4,0(a5)
	ori a2,x0,2
	sw a2,0(a5)
	sc.w a1,a0,0(a5)
Test RStar-W-WStar Required
Histogram (2 states)
1991  :>0:x6=0; 0:x8=0; x=1;
9     :>0:x6=0; 0:x8=1; x=2;
Ok

Witnesses
Positive: 2000, Negative: 0
Condition forall (0:x6=0 /\ (0:x8=0 /\ x=1 \/ not (0:x8=0) /\ x=2)) is validated
Hash=9e406f2f8520b28edb9fc8fa6a39dd8d
Observation RStar-W-WStar Always 2000 0
Time RStar-W-WStar 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/RStar-WStar+W.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV RStar-WStar+W
{0:x5=x; 1:x5=x;}
 P0               | P1          ;
 ori x7,x0,1      | ori x9,x0,2 ;
 lr.w x6,0(x5)    | sw x9,0(x5) ;
 sc.w x8,x7,0(x5) |             ;

locations [0:x8;]
exists (0:x6=0 /\ x=1)
Generated assembler
#START _litmus_P0
	ori a3,x0,1
	lr.w a4,0(a5)
	sc.w a2,a3,0(a5)
#START _litmus_P1
	ori a4,x0,2
	sw a4,0(a5)
Test RStar-WStar+W Allowed
Histogram (2 states)
103   :>0:x6=2; 0:x8=0; x=1;
897   :>0:x6=0; 0:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x6=0 /\ x=1) is NOT validated
Hash=3db34656fd1bc0442d3c0674e1e4d6cd
Observation RStar-WStar+W Never 0 1000
Time RStar-WStar+W 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/2+2Swap.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2Swap
"PodWW Wse PodWW Wse"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0                    | P1                    ;
 ori x5,x0,2           | ori x5,x0,2           ;
 amoswap.w x10,x5,(x6) | amoswap.w x10,x5,(x6) ;
 ori x7,x0,1           | ori x7,x0,1           ;
 amoswap.w x11,x7,(x8) | amoswap.w x11,x7,(x8) ;

exists (x=2 /\ y=2 /\ 0:x10=1 /\ 0:x11=0 /\ 1:x10=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	ori a0,x0,2
	amoswap.w a3,a0,(a5)
	ori a1,x0,1
	amoswap.w a2,a1,(a4)
#START _litmus_P1
	ori a0,x0,2
	amoswap.w a3,a0,(a5)
	ori a1,x0,1
	amoswap.w a2,a1,(a4)
Test 2+2Swap Allowed
Histogram (3 states)
996   :>0:x10=0; 0:x11=2; 1:x10=0; 1:x11=2; x=1; y=1;
2     :>0:x10=1; 0:x11=2; 1:x10=0; 1:x11=0; x=2; y=1;
2     :>0:x10=0; 0:x11=0; 1:x10=1; 1:x11=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x10=1 /\ 0:x11=0 /\ 1:x10=1 /\ 1:x11=0) is NOT validated
Hash=760e481b3c7b9ad1c78990727e5fcf50
Observation 2+2Swap Never 0 1000
Time 2+2Swap 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/2+2Swap+Acqs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2Swap+Acqs
"PodWW Wse PodWW Wse"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0                       | P1                       ;
 ori x5,x0,2              | ori x5,x0,2              ;
 amoswap.w.aq x10,x5,(x6) | amoswap.w.aq x10,x5,(x6) ;
 ori x7,x0,1              | ori x7,x0,1              ;
 amoswap.w x11,x7,(x8)    | amoswap.w x11,x7,(x8)    ;

exists (x=2 /\ y=2 /\ 0:x10=1 /\ 0:x11=0 /\ 1:x10=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	ori a0,x0,2
	amoswap.w.aq a3,a0,(a5)
	ori a1,x0,1
	amoswap.w a2,a1,(a4)
#START _litmus_P1
	ori a0,x0,2
	amoswap.w.aq a3,a0,(a5)
	ori a1,x0,1
	amoswap.w a2,a1,(a4)
Test 2+2Swap+Acqs Allowed
Histogram (2 states)
999   :>0:x10=0; 0:x11=2; 1:x10=0; 1:x11=2; x=1; y=1;
1     :>0:x10=1; 0:x11=2; 1:x10=0; 1:x11=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x10=1 /\ 0:x11=0 /\ 1:x10=1 /\ 1:x11=0) is NOT validated
Hash=c2032400db2bb9ba382f95a93f42cffa
Observation 2+2Swap+Acqs Never 0 1000
Time 2+2Swap+Acqs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/2+2W+Swap-fence.r.w-Ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+Swap-fence.r.w-Ws
"Fence.r.wdWWRlP WsePRl Fence.r.wdWWRlP WsePRl"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0                   | P1                   ;
 ori x5,x0,2          | ori x5,x0,2          ;
 amoswap.w x0,x5,(x6) | amoswap.w x0,x5,(x6) ;
 fence r,w            | fence r,w            ;
 ori x7,x0,1          | ori x7,x0,1          ;
 sw x7,0(x8)          | sw x7,0(x8)          ;
 lw x1,0(x8)          | lw x1,0(x8)          ;

exists (0:x1=2 /\ 1:x1=2)
Generated assembler
#START _litmus_P0
	ori a1,x0,2
	amoswap.w x0,a1,(a5)
	fence r,w
	ori a2,x0,1
	sw a2,0(a4)
	lw a3,0(a4)
#START _litmus_P1
	ori a1,x0,2
	amoswap.w x0,a1,(a5)
	fence r,w
	ori a2,x0,1
	sw a2,0(a4)
	lw a3,0(a4)
Test 2+2W+Swap-fence.r.w-Ws Allowed
Histogram (1 states)
1000  :>0:x1=1; 1:x1=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x1=2 /\ 1:x1=2) is NOT validated
Hash=6465580f0daac5e8862bb176899501c4
Generator=diyone7 (version 7.47+3)
Com=Ws Ws
Orig=Fence.r.wdWWRlP WsePRl Fence.r.wdWWRlP WsePRl
Observation 2+2W+Swap-fence.r.w-Ws Never 0 1000
Time 2+2W+Swap-fence.r.w-Ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/Andy22.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV Andy22
{0:x7=A; 0:x8=B; 1:x7=A; 1:x8=B;}
 P0                   | P1          ;
 ori x1,x0,1          | lw x3,0(x8) ;
 amoswap.w x5,x1,(x7) | sw x3,0(x7) ;
 lw x2,0(x7)          |             ;
 sw x2,0(x8)          |             ;

exists (0:x5=1 /\ 0:x2=1 /\ 1:x3=1)
Generated assembler
#START _litmus_P0
	ori a1,x0,1
	amoswap.w a2,a1,(a5)
	lw a3,0(a5)
	sw a3,0(a4)
#START _litmus_P1
	lw a3,0(a4)
	sw a3,0(a5)
Test Andy22 Allowed
Histogram (2 states)
171   :>0:x2=0; 0:x5=0; 1:x3=0;
829   :>0:x2=1; 0:x5=0; 1:x3=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x2=1 /\ 1:x3=1) is NOT validated
Hash=5fb858bb156d9fe3e8a36e52b754b67a
Observation Andy22 Never 0 1000
Time Andy22 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/Andy25.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV Andy25
"based on: DpDatadW RfePX DpDatadWXP Rfe"
{0:x7=A; 0:x8=B; 1:x7=A; 1:x8=B;}
 P0               | P1          ;
 lr.w x1,0(x7)    | lw x4,0(x8) ;
 sc.w x2,x1,0(x7) | sw x4,0(x7) ;
 addi x3,x2,1     |             ;
 sw x3,0(x8)      |             ;

exists (0:x1=1 /\ 0:x2=0 /\ 1:x4=1)
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a2,a3,0(a5)
	addi a1,a2,1
	sw a1,0(a4)
#START _litmus_P1
	lw a3,0(a4)
	sw a3,0(a5)
Test Andy25 Allowed
Histogram (1 states)
1000  :>0:x1=0; 0:x2=0; 1:x4=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x1=1 /\ 0:x2=0 /\ 1:x4=1) is NOT validated
Hash=064eb10a4c5a36952d66da98a31696d0
Observation Andy25 Never 0 1000
Time Andy25 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/Andy26.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV Andy26
{0:x7=A; 0:x8=B; 0:x9=C; 1:x8=B; 1:x9=C;}
 P0               | P1          ;
 lr.w x1,0(x7)    | lw x4,0(x9) ;
 lw x2,0(x8)      | sw x4,0(x8) ;
 sc.w x3,x2,0(x7) |             ;
 addi x4,x3,1     |             ;
 sw x4,0(x9)      |             ;

exists (0:x1=0 /\ 0:x2=1 /\ 0:x3=0 /\ 1:x4=1)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	lw a0,0(a4)
	sc.w a7,a0,0(a5)
	addi t1,a7,1
	sw t1,0(a3)
#START _litmus_P1
	lw a3,0(a4)
	sw a3,0(a5)
Test Andy26 Allowed
Histogram (2 states)
256   :>0:x1=0; 0:x2=0; 0:x3=0; 1:x4=0;
744   :>0:x1=0; 0:x2=0; 0:x3=1; 1:x4=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x1=0 /\ 0:x2=1 /\ 0:x3=0 /\ 1:x4=1) is NOT validated
Hash=f47bcd4672da5738b824adcecf0d3b3b
Observation Andy26 Never 0 1000
Time Andy26 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/Andy27+FILTER.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV Andy27+FILTER
{0:x7=A; 0:x8=B; 1:x7=A; 1:x8=B;}
 P0               | P1          ;
                  | lw x1,0(x8) ;
 lr.w x1,0(x7)    | sw x1,0(x7) ;
 addi x2,x1,1     |             ;
 sc.w x3,x2,0(x7) |             ;
 bne x3,x0,OUT    |             ;
 lr.w x4,0(x8)    |             ;
 addi x5,x4,1     |             ;
 sc.w x6,x5,0(x8) |             ;
 OUT:             |             ;

exists (0:x4=0 /\ 0:x6=0 /\ 0:x1=1 /\ 1:x1=1)
Generated assembler
#START _litmus_P0
	lr.w a0,0(a2)
	addi t5,a0,1
	sc.w t3,t5,0(a2)
	bne t3,x0,0f
	lr.w a5,0(a1)
	addi t4,a5,1
	sc.w a3,t4,0(a1)
0:
#START _litmus_P1
	lw a3,0(a4)
	sw a3,0(a5)
Test Andy27+FILTER Allowed
Histogram (1 states)
1000  :>0:x1=0; 0:x4=0; 0:x6=0; 1:x1=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x4=0 /\ 0:x6=0 /\ 0:x1=1 /\ 1:x1=1) is NOT validated
Hash=fcd48199728de2bde42a5f903073f713
Observation Andy27+FILTER Never 0 1000
Time Andy27+FILTER 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA01.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA01
{0:x8=x; 1:x8=x;}
 P0           | P1           ;
 ori x6,x0,1  | ori x29,x0,4 ;
 sw x6,0(x8)  | sw x29,0(x8) ;
 ori x7,x0,2  | ori x30,x0,5 ;
 sw x7,0(x8)  | sw x30,0(x8) ;
 lw x10,0(x8) |              ;
 ori x28,x0,3 |              ;
 sw x28,0(x8) |              ;

forall (0:x10=2 \/ 0:x10=4 \/ 0:x10=5)
Generated assembler
#START _litmus_P0
	ori a1,x0,1
	sw a1,0(a5)
	ori a2,x0,2
	sw a2,0(a5)
	lw a4,0(a5)
	ori a3,x0,3
	sw a3,0(a5)
#START _litmus_P1
	ori a3,x0,4
	sw a3,0(a5)
	ori a4,x0,5
	sw a4,0(a5)
Test ISA01 Required
Histogram (1 states)
1000  :>0:x10=2;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition forall (0:x10=2 \/ 0:x10=4 \/ 0:x10=5) is validated
Hash=482d365bfd3aa0e0367a2b9a4f381101
Observation ISA01 Always 1000 0
Time ISA01 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA02.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA02
{0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y;}
 P0           | P1           ;
 ori x6,x0,1  | ori x6,x0,1  ;
 sw x6,0(x8)  | sw x6,0(x9)  ;
 lw x10,0(x8) | lw x12,0(x9) ;
 fence r,r    | fence r,r    ;
 lw x11,0(x9) | lw x13,0(x8) ;

exists (0:x10=1 /\ 0:x11=0 /\ 1:x12=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P0
	ori a1,x0,1
	sw a1,0(a5)
	lw a3,0(a5)
	fence r,r
	lw a2,0(a4)
#START _litmus_P1
	ori a1,x0,1
	sw a1,0(a4)
	lw a3,0(a4)
	fence r,r
	lw a2,0(a5)
Test ISA02 Allowed
Histogram (3 states)
32    :>0:x10=1; 0:x11=1; 1:x12=1; 1:x13=0;
32    :>0:x10=1; 0:x11=0; 1:x12=1; 1:x13=1;
936   :>0:x10=1; 0:x11=1; 1:x12=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x10=1 /\ 0:x11=0 /\ 1:x12=1 /\ 1:x13=0) is NOT validated
Hash=7ae69cc5a3ccf9c5bde7c1b639db18b0
Observation ISA02 Never 0 1000
Time ISA02 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA03+SB01.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA03+SB01
{0:x10=lock; 0:x11=x; 0:x12=y; 1:x10=lock; 1:x11=x; 1:x12=y;}
 P0                       | P1                       ;
 ori x5,x0,1              | ori x5,x0,1              ;
 amoswap.w.aq x5,x5,(x10) | amoswap.w.aq x5,x5,(x10) ;
 ori x6,x0,1              | ori x6,x0,1              ;
 sw x6,0(x11)             | sw x6,0(x12)             ;
 lw x7,0(x12)             | lw x7,0(x11)             ;
 amoswap.w.rl x0,x0,(x10) | amoswap.w.rl x0,x0,(x10) ;

~exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	ori a2,x0,1
	amoswap.w.aq a2,a2,(a5)
	ori a0,x0,1
	sw a0,0(a4)
	lw a1,0(a3)
	amoswap.w.rl x0,x0,(a5)
#START _litmus_P1
	ori a2,x0,1
	amoswap.w.aq a2,a2,(a5)
	ori a0,x0,1
	sw a0,0(a3)
	lw a1,0(a4)
	amoswap.w.rl x0,x0,(a5)
Test ISA03+SB01 Forbidden
Histogram (1 states)
5     :>0:x7=0; 1:x7=1;
Ok

Witnesses
Positive: 5, Negative: 0
Condition ~exists (0:x7=0 /\ 1:x7=0) is validated
Hash=8e5fd8bfbffcbc6bdd8e91bcda1f55a2
Observation ISA03+SB01 Never 0 5
Time ISA03+SB01 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA03+SB02.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA03+SB02
{0:x10=lock; 0:x11=x; 0:x12=y; 1:x10=lock; 1:x11=x; 1:x12=y;}
 P0                    | P1                    ;
 ori x5,x0,1           | ori x5,x0,1           ;
 amoswap.w x5,x5,(x10) | amoswap.w x5,x5,(x10) ;
 ori x6,x0,1           | ori x6,x0,1           ;
 sw x6,0(x11)          | sw x6,0(x12)          ;
 lw x7,0(x12)          | lw x7,0(x11)          ;
 amoswap.w x0,x0,(x10) | amoswap.w x0,x0,(x10) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	ori a2,x0,1
	amoswap.w a2,a2,(a5)
	ori a0,x0,1
	sw a0,0(a4)
	lw a1,0(a3)
	amoswap.w x0,x0,(a5)
#START _litmus_P1
	ori a2,x0,1
	amoswap.w a2,a2,(a5)
	ori a0,x0,1
	sw a0,0(a3)
	lw a1,0(a4)
	amoswap.w x0,x0,(a5)
Test ISA03+SB02 Allowed
Histogram (1 states)
2     :>0:x7=1; 1:x7=0;
No

Witnesses
Positive: 0, Negative: 2
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=df7504b1422e3c30d27a973873e338ba
Observation ISA03+SB02 Never 0 2
Time ISA03+SB02 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA03+SIMPLE+BIS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA03+SIMPLE+BIS
{0:x10=lock; 0:x15=a; 1:x10=lock; 1:x15=a;}
 P0                    | P1                    ;
 ori x5,x0,1           | ori x5,x0,1           ;
 amoswap.w x5,x5,(x10) | amoswap.w x5,x5,(x10) ;
 lw x6,0(x15)          | lw x6,0(x15)          ;
 addi x6,x6,1          | addi x6,x6,1          ;
 sw x6,0(x15)          | sw x6,0(x15)          ;
 amoswap.w x0,x0,(x10) | amoswap.w x0,x0,(x10) ;

exists (not (a=2))
Generated assembler
#START _litmus_P0
	ori a3,x0,1
	amoswap.w a3,a3,(a5)
	lw a2,0(a4)
	addi a2,a2,1
	sw a2,0(a4)
	amoswap.w x0,x0,(a5)
#START _litmus_P1
	ori a3,x0,1
	amoswap.w a3,a3,(a5)
	lw a2,0(a4)
	addi a2,a2,1
	sw a2,0(a4)
	amoswap.w x0,x0,(a5)
Test ISA03+SIMPLE+BIS Allowed
Histogram (1 states)
4     :>a=2;
No

Witnesses
Positive: 0, Negative: 4
Condition exists (not (a=2)) is NOT validated
Hash=01bf4938d5b4cdab1bd650dfc7a4fdf4
Observation ISA03+SIMPLE+BIS Never 0 4
Time ISA03+SIMPLE+BIS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA03+SIMPLE.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA03+SIMPLE
{0:x10=lock; 0:x15=a; 1:x10=lock; 1:x15=a;}
 P0                       | P1                       ;
 ori x5,x0,1              | ori x5,x0,1              ;
 amoswap.w.aq x5,x5,(x10) | amoswap.w.aq x5,x5,(x10) ;
 lw x6,0(x15)             | lw x6,0(x15)             ;
 addi x6,x6,1             | addi x6,x6,1             ;
 sw x6,0(x15)             | sw x6,0(x15)             ;
 amoswap.w.rl x0,x0,(x10) | amoswap.w.rl x0,x0,(x10) ;

forall (a=2)
Generated assembler
#START _litmus_P0
	ori a3,x0,1
	amoswap.w.aq a3,a3,(a5)
	lw a2,0(a4)
	addi a2,a2,1
	sw a2,0(a4)
	amoswap.w.rl x0,x0,(a5)
#START _litmus_P1
	ori a3,x0,1
	amoswap.w.aq a3,a3,(a5)
	lw a2,0(a4)
	addi a2,a2,1
	sw a2,0(a4)
	amoswap.w.rl x0,x0,(a5)
Test ISA03+SIMPLE Required
Histogram (0 states)
Ok

Witnesses
Positive: 0, Negative: 0
Condition forall (a=2) is validated
Hash=277646d28ce797552d4c6351515fb0f7
Observation ISA03+SIMPLE Never 0 0
Time ISA03+SIMPLE 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-DEP-ADDR.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-DEP-ADDR
{int64_t x=0; int64_t y=0; 0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y;}
 P0          | P1              ;
 ori x6,x0,1 | ld x11,0(x8)    ;
 sd x6,0(x9) | xor x12,x11,x11 ;
 fence w,w   | add x18,x9,x12  ;
 sd x6,0(x8) | ld x15,0(x18)   ;

~exists (1:x11=1 /\ 1:x15=0)
Generated assembler
#START _litmus_P1
	ld a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	ld a0,0(t3)
#START _litmus_P0
	ori a3,x0,1
	sd a3,0(a4)
	fence w,w
	sd a3,0(a5)
Test ISA-DEP-ADDR Forbidden
Histogram (2 states)
691   :>1:x11=0; 1:x15=0;
309   :>1:x11=0; 1:x15=1;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (1:x11=1 /\ 1:x15=0) is validated
Hash=71a7d5abdbc419e1dbecebc4ecdf8b52
Observation ISA-DEP-ADDR Never 0 1000
Time ISA-DEP-ADDR 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-DEP-CTRL.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-DEP-CTRL
{int64_t x=0; int64_t y=0; int64_t z=0; 0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y; 1:x18=z;}
 P0           | P1              ;
 ld x10,0(x9) | ori x6,x0,1     ;
 fence r,rw   | ld x10,0(x8)    ;
 ori x6,x0,1  | bne x10,x0,NEXT ;
 sd x6,0(x8)  | sd x6,0(x18)    ;
              | NEXT:           ;
              | sd x6,0(x9)     ;

~exists (0:x10=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	ori a0,x0,1
	ld a1,0(a5)
	bne a1,x0,0f
	sd a0,0(a3)
0:
	sd a0,0(a4)
#START _litmus_P0
	ld a1,0(a4)
	fence r,rw
	ori a0,x0,1
	sd a0,0(a5)
Test ISA-DEP-CTRL Forbidden
Histogram (3 states)
962   :>0:x10=0; 1:x10=0;
36    :>0:x10=1; 1:x10=0;
2     :>0:x10=0; 1:x10=1;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (0:x10=1 /\ 1:x10=1) is validated
Hash=4b7cc27655fc88b787996b02dcf86e17
Observation ISA-DEP-CTRL Never 0 1000
Time ISA-DEP-CTRL 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA09.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA09
"Fence.w.wdWW Rfe Fri Rfi DpAddrdR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x11=x;}
 P0          | P1             ;
 ori x5,x0,1 | lw x5,0(x6)    ;
 sw x5,0(x6) | ori x7,x0,2    ;
 fence w,w   | sw x7,0(x6)    ;
 ori x7,x0,1 | lw x8,0(x6)    ;
 sw x7,0(x8) | andi x9,x8,128 ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	ori t3,x0,2
	sw t3,0(a5)
	lw a1,0(a5)
	andi t1,a1,128
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test ISA09 Allowed
Histogram (2 states)
986   :>1:x5=0; 1:x8=2; 1:x10=0; y=1;
14    :>1:x5=0; 1:x8=2; 1:x10=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x10=0) is NOT validated
Hash=320acda7f0ede1f966b0f0ca145b1141
Generator=diyone7 (version 7.47+3)
Com=Rf Fr
Orig=Fence.w.wdWW Rfe Fri Rfi DpAddrdR Fre
Observation ISA09 Never 0 1000
Time ISA09 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/S+fence.w.w+fri-rfi-ctrl+REAL.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+fri-rfi-ctrl+REAL
"Fence.w.wdWW Rfe Fri Rfi DpCtrldW Wse"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x10=x;}
 P0          | P1              ;
 ori x5,x0,2 | lw x5,0(x6)     ;
 sw x5,0(x6) | ori x7,x0,2     ;
 fence w,w   | sw x7,0(x6)     ;
 ori x7,x0,1 | lw x8,0(x6)     ;
 sw x7,0(x8) | beq x8,x0,LEXIT ;
             | ori x9,x0,1     ;
             | sw x9,0(x10)    ;
             | LEXIT:          ;

exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	ori a0,x0,2
	sw a0,0(a5)
	lw a2,0(a5)
	beq a2,x0,0f
	ori a1,x0,1
	sw a1,0(a4)
0:
#START _litmus_P0
	ori a2,x0,2
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test S+fence.w.w+fri-rfi-ctrl+REAL Allowed
Histogram (2 states)
498   :>1:x5=0; 1:x8=2; x=1; y=1;
502   :>1:x5=0; 1:x8=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=ded5cb7ba18df155914eb3eeb3e4bc51
Generator=diyone7 (version 7.47+3)
Com=Rf Ws
Orig=Fence.w.wdWW Rfe Fri Rfi DpCtrldW Wse
Observation S+fence.w.w+fri-rfi-ctrl+REAL Never 0 1000
Time S+fence.w.w+fri-rfi-ctrl+REAL 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA10.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA10
{int x=0; int y=0; int z=0; 0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y; 1:x18=z;}
 P0          | P1              ;
 ori x6,x0,1 | lw x10,0(x9)    ;
 sw x6,0(x8) | xor x7,x10,x10  ;
 fence w,w   | add x19,x18,x7  ;
 sw x6,0(x9) | lw x11,0(x19)   ;
             | lw x12,0(x18)   ;
             | xor x28,x12,x12 ;
             | add x8,x8,x28   ;
             | lw x13,0(x8)    ;

exists (1:x10=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a4)
	xor t4,a2,a2
	add a7,a3,t4
	lw t3,0(a7)
	lw t1,0(a3)
	xor a0,t1,t1
	add a5,a5,a0
	lw a1,0(a5)
#START _litmus_P0
	ori a3,x0,1
	sw a3,0(a5)
	fence w,w
	sw a3,0(a4)
Test ISA10 Allowed
Histogram (2 states)
957   :>1:x10=0; 1:x13=0;
43    :>1:x10=0; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x10=1 /\ 1:x13=0) is NOT validated
Hash=ba0290b5600ceb909bd892eac35f1d4c
Observation ISA10 Never 0 1000
Time ISA10 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA10+TER.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA10+TER
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=z; 1:x15=x;}
 P0          | P1              ;
 ori x5,x0,1 | lw x5,0(x6)     ;
 sw x5,0(x6) | andi x7,x5,4    ;
 fence w,w   | add x10,x9,x7   ;
 ori x7,x0,1 | lw x8,0(x10)    ;
 sw x7,0(x8) | ori x11,x0,1    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | andi x13,x12,4  ;
             | add x16,x15,x13 ;
             | lw x14,0(x16)   ;

exists (1:x5=1 /\ 1:x8=0 /\ 1:x12=1 /\ 1:x14=0)
Generated assembler
#START _litmus_P1
	lw t1,0(a5)
	andi t2,t1,4
	add t0,a4,t2
	lw t3,0(t0)
	ori t6,x0,1
	sw t6,0(a4)
	lw a0,0(a4)
	andi t5,a0,4
	add t4,a3,t5
	lw a1,0(t4)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test ISA10+TER Allowed
Histogram (2 states)
888   :>1:x5=0; 1:x8=0; 1:x12=1; 1:x14=0;
112   :>1:x5=0; 1:x8=0; 1:x12=1; 1:x14=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0 /\ 1:x12=1 /\ 1:x14=0) is NOT validated
Hash=be9ecf0e832eafbc95ba44eb82738496
Observation ISA10+TER Never 0 1000
Time ISA10+TER 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA11.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA11
{uint64_t x=0; uint64_t y=0; 0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y;}
 P0                     | P1                       ;
 ori x6,x0,2            | ori x28,x0,2             ;
 ori x7,x0,1            | ori x29,x0,1             ;
 sd x6,0(x8)            | sd x28,0(x9)             ;
 amoor.d.aq x10,x7,(x8) | amoswap.d.rl x0,x29,(x8) ;
 sd x7,0(x9)            |                          ;

exists (0:x10=2 /\ x=3 /\ y=2)
Generated assembler
#START _litmus_P0
	ori a7,x0,2
	ori a0,x0,1
	sd a7,0(a5)
	amoor.d.aq a1,a0,(a5)
	sd a0,0(a4)
#START _litmus_P1
	ori a2,x0,2
	ori a3,x0,1
	sd a2,0(a4)
	amoswap.d.rl x0,a3,(a5)
Test ISA11 Allowed
Histogram (2 states)
982   :>0:x10=2; x=1; y=1;
18    :>0:x10=2; x=3; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x10=2 /\ x=3 /\ y=2) is NOT validated
Hash=9c75b18755bee77b73da486af50f3961
Observation ISA11 Never 0 1000
Time ISA11 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA11+BIS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA11+BIS
{uint64_t x=0; uint64_t y=0; 0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y;}
 P0                 | P1                       ;
 ori x6,x0,2        | ori x28,x0,2             ;
 ori x7,x0,1        | ori x29,x0,1             ;
 sd x6,0(x8)        | sd x28,0(x9)             ;
 lr.d.aq x10,0(x8)  | amoswap.d.rl x0,x29,(x8) ;
 or x28,x7,x10      |                          ;
 sc.d x29,x28,0(x8) |                          ;
 sd x7,0(x9)        |                          ;

exists (0:x10=2 /\ x=3 /\ y=2)
Generated assembler
#START _litmus_P0
	ori t5,x0,2
	ori t4,x0,1
	sd t5,0(a5)
	lr.d.aq a1,0(a5)
	or t3,t4,a1
	sc.d a0,t3,0(a5)
	sd t4,0(a4)
#START _litmus_P1
	ori a2,x0,2
	ori a3,x0,1
	sd a2,0(a4)
	amoswap.d.rl x0,a3,(a5)
Test ISA11+BIS Allowed
Histogram (4 states)
1     :>0:x10=1; x=1; y=1;
990   :>0:x10=2; x=1; y=1;
5     :>0:x10=2; x=3; y=1;
4     :>0:x10=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x10=2 /\ x=3 /\ y=2) is NOT validated
Hash=96f7b762dab5821e81eae5c0758785fe
Observation ISA11+BIS Never 0 1000
Time ISA11+BIS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA12.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA12
{uint64_t x=0; 0:x10=x;}
 P0                 ;
 ori x6,x0,1        ;
 ori x7,x0,2        ;
 lr.d x5,0(x10)     ;
 sd x6,0(x10)       ;
 sc.d x28,x7,0(x10) ;

locations [0:x28;]
exists (x=2)
Generated assembler
#START _litmus_P0
	ori a6,x0,1
	ori a0,x0,2
	lr.d a7,0(a5)
	sd a6,0(a5)
	sc.d a1,a0,0(a5)
Test ISA12 Allowed
Histogram (2 states)
14    :>0:x28=1; x=1;
1986  *>0:x28=0; x=2;
Ok

Witnesses
Positive: 1986, Negative: 14
Condition exists (x=2) is validated
Hash=8fed07cd82e7d350f11afbafa8066f36
Observation ISA12 Sometimes 1986 14
Time ISA12 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA13.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA13
{uint64_t x=0; uint64_t y=0; 0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y;}
 P0                     | P1                     ;
 ori x5,x0,1            | amoor.d.aq x11,x0,(x9) ;
 amoor.d.aq x10,x5,(x8) | ld x12,0(x8)           ;
 sd x5,0(x9)            |                        ;

exists (1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	amoor.d.aq a1,x0,(a4)
	ld a0,0(a5)
#START _litmus_P0
	ori a2,x0,1
	amoor.d.aq a3,a2,(a5)
	sd a2,0(a4)
Test ISA13 Allowed
Histogram (2 states)
467   :>1:x11=0; 1:x12=0;
533   :>1:x11=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x11=1 /\ 1:x12=0) is NOT validated
Hash=a05b05209e12b622034855bb94db48cd
Observation ISA13 Never 0 1000
Time ISA13 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA13+BIS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA13+BIS
{uint64_t x=0; uint64_t y=0; 0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y;}
 P0                     | P1           ;
 ori x5,x0,1            | ori x5,x0,1  ;
 amoor.d.aq x10,x5,(x8) | sd x5,0(x9)  ;
 ld x12,0(x9)           | fence rw,rw  ;
                        | ld x12,0(x8) ;

exists (0:x12=0 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	ori a0,x0,1
	sd a0,0(a4)
	fence rw,rw
	ld a1,0(a5)
#START _litmus_P0
	ori a7,x0,1
	amoor.d.aq a0,a7,(a5)
	ld a1,0(a4)
Test ISA13+BIS Allowed
Histogram (3 states)
9     :>0:x12=1; 1:x12=0;
3     :>0:x12=0; 1:x12=1;
988   :>0:x12=1; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x12=0 /\ 1:x12=0) is NOT validated
Hash=9b12a2e40f615492467640eba0c4d88a
Observation ISA13+BIS Never 0 1000
Time ISA13+BIS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA14.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA14
"Fence.w.wdWW Rfe DpDatadW Rfi Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 ori x5,x0,2 | lw x5,0(x6) ;
 sw x5,0(x6) | sw x5,0(x8) ;
 fence w,w   | lw x9,0(x8) ;
 ori x7,x0,1 |             ;
 sw x7,0(x8) |             ;

~exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	ori a2,x0,2
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw a3,0(a4)
	lw a2,0(a4)
Test ISA14 Forbidden
Histogram (2 states)
442   :>1:x5=0; 1:x9=0; x=0;
558   :>1:x5=0; 1:x9=0; x=2;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is validated
Hash=447c0b8e938fcbf3f457f5709feee5a1
Generator=diyone7 (version 7.47+3)
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpAddrdR  Fre
Observation ISA14 Never 0 1000
Time ISA14 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA14+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA14+NEW
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x1=x;}
 P0          | P1           ;
 ori x5,x0,1 | lw x5,0(x6)  ;
 sw x5,0(x6) | sw x5,0(x8)  ;
 fence w,w   | lw x9,0(x8)  ;
 ori x7,x0,1 | andi x2,x9,4 ;
 sw x7,0(x8) | add x1,x1,x2 ;
             | lw x3,0(x1)  ;

~exists (1:x5=1 /\ 1:x9=1 /\ 1:x3=0)
Generated assembler
#START _litmus_P1
	lw a0,0(a4)
	sw a0,0(a3)
	lw a7,0(a3)
	andi t1,a7,4
	add a5,a5,t1
	lw a1,0(a5)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test ISA14+NEW Forbidden
Histogram (2 states)
567   :>1:x3=0; 1:x5=0; 1:x9=0;
433   :>1:x3=1; 1:x5=0; 1:x9=0;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (1:x5=1 /\ 1:x9=1 /\ 1:x3=0) is validated
Hash=4c7efe43f6cda6c98014b51ad71a6bca
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpAddrdR  Fre
Observation ISA14+NEW Never 0 1000
Time ISA14+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA15.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA15
"Fence.w.wdWW Rfe DpDatadW Wsi Rfi Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x20=x; 1:x8=z;}
 P0          | P1              ;
 ori x5,x0,3 | lw x5,0(x6)     ;
 sw x5,0(x6) | sw x5,0(x8)     ;
 fence w,w   | ori x9,x0,2     ;
 ori x7,x0,1 | sw x9,0(x8)     ;
 sw x7,0(x8) | lw x10,0(x8)    ;
             | andi x11,x10,4  ;
             | add x11,x11,x20 ;
             | lw x12,0(x11)   ;

exists (x=3 /\ 1:x5=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	sw a2,0(a4)
	ori t1,x0,2
	sw t1,0(a4)
	lw a7,0(a4)
	andi a0,a7,4
	add a0,a0,a3
	lw a1,0(a0)
#START _litmus_P0
	ori a2,x0,3
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test ISA15 Allowed
Histogram (2 states)
521   :>1:x5=0; 1:x12=0; x=3;
479   :>1:x5=0; 1:x12=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=3 /\ 1:x5=1 /\ 1:x12=0) is NOT validated
Hash=79b85a1a580e0523405fd678ae8623d8
Generator=diyone7 (version 7.47+3)
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Wsi Rfi Fre
Observation ISA15 Never 0 1000
Time ISA15 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA16.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA16
{uint64_t z=0; uint64_t *p=z; uint64_t x=0; uint64_t y=0; 0:x8=x; 0:x9=y; 0:x18=p; 1:x8=x; 1:x18=p;}
 P0           | P1           ;
 ld x6,0(x8)  | ori x7,x0,1  ;
 andi x7,x6,8 | ld x9,0(x18) ;
 add x9,x9,x7 | ld x6,0(x9)  ;
 sd x9,0(x18) | sd x7,0(x8)  ;

~exists (0:x6=1 /\ 1:x9=y)
Generated assembler
#START _litmus_P0
	ld a1,0(a4)
	andi a0,a1,8
	add a5,a5,a0
	sd a5,0(a3)
#START _litmus_P1
	ori a1,x0,1
	ld a2,0(a4)
	ld a0,0(a2)
	sd a1,0(a5)
Test ISA16 Forbidden
Histogram (3 states)
612   :>0:x6=0; 1:x9=z;
157   :>0:x6=1; 1:x9=z;
231   :>0:x6=0; 1:x9=y;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (0:x6=1 /\ 1:x9=y) is validated
Hash=91def26d530521ef1ad9343f88a8b3a9
Observation ISA16 Never 0 1000
Time ISA16 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA17.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA17
"Fence.w.wdWW Rfe DpCtrldR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 ori x5,x0,1 | lw x5,0(x6)    ;
 sw x5,0(x6) | bne x5,x0,LC00 ;
 fence w,w   | LC00:          ;
 ori x7,x0,1 | fence.i        ;
 sw x7,0(x8) | lw x7,0(x8)    ;

~exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test ISA17 Forbidden
Histogram (2 states)
26    :>1:x5=0; 1:x7=0;
974   :>1:x5=0; 1:x7=1;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (1:x5=1 /\ 1:x7=0) is validated
Hash=7e53b91f289cbd37e2063ce7cae70451
Generator=diyone7 (version 7.47+3)
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrldR Fre
Observation ISA17 Never 0 1000
Time ISA17 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA18.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA18
{int z=0; int *p=z; 0:x8=x; 0:x9=p; 0:x18=y; 1:x8=x; 1:x9=p;}
 P0           | P1           ;
 ori x6,x0,1  | ld x18,0(x9) ;
 sw x6,0(x8)  | lw x6,0(x18) ;
 fence w,w    | fence.i      ;
 sd x18,0(x9) | lw x6,0(x8)  ;

~exists (1:x18=y /\ 1:x6=0)
Generated assembler
#START _litmus_P1
	ld a0,0(a4)
	lw a1,0(a0)
	fence.i
	lw a1,0(a5)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	sd a3,0(a4)
Test ISA18 Forbidden
Histogram (2 states)
12    :>1:x6=0; 1:x18=z;
988   :>1:x6=1; 1:x18=z;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (1:x18=y /\ 1:x6=0) is validated
Hash=6591ce84ff49f6750e148cf3603f12be
Observation ISA18 Never 0 1000
Time ISA18 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-DEP-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-DEP-SUCCESS
{uint64_t x=0; uint64_t y=0; uint64_t z=0; 0:x8=x; 0:x9=y; 0:x18=z; 1:x8=x; 1:x18=z;}
 P0                 | P1            ;
 ld x10,0(x8)       | ld x13,0(x18) ;
 lr.d x11,0(x9)     | sd x13,0(x8)  ;
 sc.d x12,x10,0(x9) |               ;
 addi x12,x12,2     |               ;
 sd x12,0(x18)      |               ;

~exists (not (0:x10=0) /\ not (1:x13=0) /\ y=0 /\ not (0:x12=0) \/ 0:x10=2 /\ 1:x13=2 /\ y=2 /\ 0:x12=2)
Generated assembler
#START _litmus_P0
	ld a1,0(a5)
	lr.d t4,0(a4)
	sc.d a0,a1,0(a4)
	addi a0,a0,2
	sd a0,0(a3)
#START _litmus_P1
	ld a1,0(a4)
	sd a1,0(a5)
Test ISA-DEP-SUCCESS Forbidden
Histogram (2 states)
999   :>0:x10=0; 0:x12=2; 1:x13=0; y=0;
1     :>0:x10=0; 0:x12=2; 1:x13=2; y=0;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (not (0:x10=0) /\ not (1:x13=0) /\ y=0 /\ not (0:x12=0) \/ 0:x10=2 /\ 1:x13=2 /\ y=2 /\ 0:x12=2) is validated
Hash=a03f5744cdb07976b8e604cf5c013076
Observation ISA-DEP-SUCCESS Never 0 1000
Time ISA-DEP-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-DEP-SUCCESS-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-DEP-SUCCESS-SUCCESS
{uint64_t x=0; uint64_t y=0; uint64_t z=0; uint64_t a=0; 0:x8=x; 0:x9=y; 0:x18=z; 0:x19=a; 1:x8=x; 1:x18=z;}
 P0                  | P1            ;
 ld x10,0(x8)        | ld x13,0(x18) ;
 lr.d x11,0(x9)      | sd x13,0(x8)  ;
 sc.d x12,x10,0(x9)  |               ;
 addi x12,x12,2      |               ;
 lr.d x13,0(x19)     |               ;
 sc.d x14,x12,0(x19) |               ;
 addi x14,x14,2      |               ;
 sd x14,0(x18)       |               ;

exists (0:x10=2 /\ 0:x14=2 /\ 1:x13=2 /\ (0:x12=2 /\ a=2 /\ y=2 \/ 0:x12=3 /\ a=3 /\ y=0) \/ 0:x10=3 /\ 0:x14=3 /\ 1:x13=3 /\ a=0 /\ (0:x12=2 /\ y=3 \/ 0:x12=3 /\ y=0))
Generated assembler
#START _litmus_P0
	ld a1,0(a5)
	lr.d t6,0(a4)
	sc.d a0,a1,0(a4)
	addi a0,a0,2
	lr.d t5,0(a2)
	sc.d t4,a0,0(a2)
	addi t4,t4,2
	sd t4,0(a3)
#START _litmus_P1
	ld a1,0(a4)
	sd a1,0(a5)
Test ISA-DEP-SUCCESS-SUCCESS Allowed
Histogram (1 states)
1000  :>0:x10=0; 0:x12=2; 0:x14=2; 1:x13=0; a=2; y=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x10=2 /\ 0:x14=2 /\ 1:x13=2 /\ (0:x12=2 /\ a=2 /\ y=2 \/ 0:x12=3 /\ a=3 /\ y=0) \/ 0:x10=3 /\ 0:x14=3 /\ 1:x13=3 /\ a=0 /\ (0:x12=2 /\ y=3 \/ 0:x12=3 /\ y=0)) is NOT validated
Hash=178e3a4e8de53618fbedac3bfea2c7dc
Observation ISA-DEP-SUCCESS-SUCCESS Never 0 1000
Time ISA-DEP-SUCCESS-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-MP-DEP-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-MP-DEP-SUCCESS
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=x; 1:x10=z;}
 P0          | P1                ;
 ori x5,x0,2 | lw x2,0(x6)       ;
 sw x5,0(x6) | lr.w x3,0(x10)    ;
 fence w,w   | sc.w x4,x2,0(x10) ;
 ori x7,x0,1 | andi x11,x4,64    ;
 sw x7,0(x8) | add x9,x9,x11     ;
             | lw x5,0(x9)       ;

locations [1:x4;]
exists (1:x2=1 /\ 1:x5=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a4)
	lr.w t3,0(a3)
	sc.w a0,a1,0(a3)
	andi t1,a0,64
	add a5,a5,t1
	lw a7,0(a5)
#START _litmus_P0
	ori a2,x0,2
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test ISA-MP-DEP-SUCCESS Allowed
Histogram (2 states)
1     :>1:x2=0; 1:x4=0; 1:x5=0;
999   :>1:x2=0; 1:x4=0; 1:x5=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x2=1 /\ 1:x5=0) is NOT validated
Hash=2668395637343d4f3d04d5c9620c4c27
Observation ISA-MP-DEP-SUCCESS Never 0 1000
Time ISA-MP-DEP-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-MP-DEP-SUCCESS-SWAP.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-MP-DEP-SUCCESS-SWAP
{0:x6=x; 0:x8=y; 1:x6=x; 1:x8=y; 1:x10=z;}
 P0          | P1                   ;
 ori x5,x0,2 | lw x2,0(x8)          ;
 sw x5,0(x6) | lr.w x3,0(x10)       ;
 fence w,w   | sc.w x4,x2,0(x10)    ;
 ori x7,x0,1 | amoswap.w x5,x4,(x6) ;
 sw x7,0(x8) |                      ;

locations [1:x4;]
exists (1:x2=1 /\ 1:x5=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a4)
	lr.w t1,0(a3)
	sc.w a0,a1,0(a3)
	amoswap.w a7,a0,(a5)
#START _litmus_P0
	ori a2,x0,2
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test ISA-MP-DEP-SUCCESS-SWAP Allowed
Histogram (2 states)
1     :>1:x2=0; 1:x4=0; 1:x5=0;
999   :>1:x2=0; 1:x4=0; 1:x5=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x2=1 /\ 1:x5=0) is NOT validated
Hash=d7c579555c774de19c7dcaf4d48b05f6
Observation ISA-MP-DEP-SUCCESS-SWAP Never 0 1000
Time ISA-MP-DEP-SUCCESS-SWAP 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-MP-DEP-SUCCESS-SWAP-SIMPLE.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-MP-DEP-SUCCESS-SWAP-SIMPLE
{0:x6=x; 0:x8=y; 1:x6=x; 1:x8=y;}
 P0          | P1                   ;
 ori x5,x0,2 | lr.w x3,0(x8)        ;
 sw x5,0(x6) | sc.w x4,x3,0(x8)     ;
 fence w,w   | amoswap.w x5,x4,(x6) ;
 ori x7,x0,1 |                      ;
 sw x7,0(x8) |                      ;

locations [1:x4;]
exists (1:x3=1 /\ 1:x5=0)
Generated assembler
#START _litmus_P1
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
	amoswap.w a0,a1,(a5)
#START _litmus_P0
	ori a2,x0,2
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test ISA-MP-DEP-SUCCESS-SWAP-SIMPLE Allowed
Histogram (1 states)
1000  :>1:x3=0; 1:x4=0; 1:x5=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x3=1 /\ 1:x5=0) is NOT validated
Hash=112786d93f220d6c412de56d025fecfd
Observation ISA-MP-DEP-SUCCESS-SWAP-SIMPLE Never 0 1000
Time ISA-MP-DEP-SUCCESS-SWAP-SIMPLE 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-MP-DEP-SUCCESS-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-MP-DEP-SUCCESS-SUCCESS
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=x; 1:x10=z; 1:x12=a;}
 P0          | P1                 ;
 ori x5,x0,2 | lw x2,0(x6)        ;
 sw x5,0(x6) | lr.w x3,0(x10)     ;
 fence w,w   | sc.w x4,x2,0(x10)  ;
 ori x7,x0,1 | lr.w x13,0(x12)    ;
 sw x7,0(x8) | sc.w x14,x4,0(x12) ;
             | andi x11,x14,64    ;
             | add x9,x9,x11      ;
             | lw x5,0(x9)        ;

locations [1:x4; 1:x14;]
exists (1:x2=1 /\ 1:x5=0)
Generated assembler
#START _litmus_P1
	lw t3,0(a3)
	lr.w t0,0(a2)
	sc.w t4,t3,0(a2)
	lr.w t5,0(a1)
	sc.w t1,t4,0(a1)
	andi t6,t1,64
	add a5,a5,t6
	lw a0,0(a5)
#START _litmus_P0
	ori a2,x0,2
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test ISA-MP-DEP-SUCCESS-SUCCESS Allowed
Histogram (2 states)
998   :>1:x2=0; 1:x4=0; 1:x5=2; 1:x14=0;
2     :>1:x2=0; 1:x4=1; 1:x5=2; 1:x14=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x2=1 /\ 1:x5=0) is NOT validated
Hash=fefa24b504f3ee14f23cb91da3988178
Observation ISA-MP-DEP-SUCCESS-SUCCESS Never 0 1000
Time ISA-MP-DEP-SUCCESS-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-MP-DEP-ADDR-LR-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-MP-DEP-ADDR-LR-SUCCESS
{int z=0; int *y=z; 0:x19=z; 0:x18=y; 0:x9=x; 1:x19=z; 1:x18=y; 1:x9=x;}
 P0           | P1               ;
 ori x5,x0,1  | ld x11,0(x18)    ;
 sw x5,0(x19) | lr.w x6,0(x11)   ;
 fence w,w    | sc.w x7,x0,0(x9) ;
 sd x9,0(x18) | xor x28,x7,x7    ;
              | add x20,x19,x28  ;
              | lw x29,0(x20)    ;

~exists (1:x11=x /\ 1:x29=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	ld a0,0(a4)
	lr.w t6,0(a0)
	sc.w a1,x0,0(a5)
	xor t4,a1,a1
	add t5,a3,t4
	lw t3,0(t5)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a3)
	fence w,w
	sd a5,0(a4)
Test ISA-MP-DEP-ADDR-LR-SUCCESS Forbidden
Histogram (1 states)
1000  :>1:x7=1; 1:x11=z; 1:x29=1;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (1:x11=x /\ 1:x29=0 /\ 1:x7=0) is validated
Hash=c9491e9083e58b7c63fedd51eb12e9df
Observation ISA-MP-DEP-ADDR-LR-SUCCESS Never 0 1000
Time ISA-MP-DEP-ADDR-LR-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-MP-DEP-ADDR-LR-FAIL.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-MP-DEP-ADDR-LR-FAIL
{int z=0; int *y=z; 0:x19=z; 0:x18=y; 0:x9=x; 1:x19=z; 1:x18=y; 1:x9=x;}
 P0           | P1               ;
 ori x5,x0,1  | ld x11,0(x18)    ;
 sw x5,0(x19) | lr.w x6,0(x11)   ;
 fence w,w    | sc.w x7,x0,0(x9) ;
 sd x9,0(x18) | xor x28,x7,x7    ;
              | add x20,x19,x28  ;
              | lw x29,0(x20)    ;

exists (1:x11=x /\ 1:x29=0 /\ not (1:x7=0))
Generated assembler
#START _litmus_P1
	ld a0,0(a4)
	lr.w t6,0(a0)
	sc.w a1,x0,0(a5)
	xor t4,a1,a1
	add t5,a3,t4
	lw t3,0(t5)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a3)
	fence w,w
	sd a5,0(a4)
Test ISA-MP-DEP-ADDR-LR-FAIL Allowed
Histogram (2 states)
1     :>1:x7=1; 1:x11=z; 1:x29=0;
999   :>1:x7=1; 1:x11=z; 1:x29=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x11=x /\ 1:x29=0 /\ not (1:x7=0)) is NOT validated
Hash=c9491e9083e58b7c63fedd51eb12e9df
Observation ISA-MP-DEP-ADDR-LR-FAIL Never 0 1000
Time ISA-MP-DEP-ADDR-LR-FAIL 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-S-DEP-ADDR-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-S-DEP-ADDR-SUCCESS
{int z=0; int x=0; int y=0; int *p=z; int *1:x10=0; 1:x8=p; 1:x9=y; 0:x18=x; 0:x8=p; 0:x9=y;}
 P0           | P1                 ;
 ori x6,x0,2  | ld x10,0(x8)       ;
 sw x6,0(x9)  | lr.w x11,0(x10)    ;
 fence w,w    | ori x6,x0,1        ;
 sd x18,0(x8) | sc.w x12,x6,0(x10) ;
              | sw x12,0(x9)       ;

locations [1:x10; y;]
exists (1:x10=x /\ y=2)
Generated assembler
#START _litmus_P1
	ld a2,0(a5)
	lr.w a0,0(a2)
	ori a7,x0,1
	sc.w a1,a7,0(a2)
	sw a1,0(a4)
#START _litmus_P0
	ori a2,x0,2
	sw a2,0(a4)
	fence w,w
	sd a3,0(a5)
Test ISA-S-DEP-ADDR-SUCCESS Allowed
Histogram (1 states)
1000  :>1:x10=z; y=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x10=x /\ y=2) is NOT validated
Hash=8a62adcdb838a848293dfc54a184263a
Observation ISA-S-DEP-ADDR-SUCCESS Never 0 1000
Time ISA-S-DEP-ADDR-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-S-DEP-DATA-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-S-DEP-DATA-SUCCESS
{1:x8=x; 1:x9=y; 1:x18=z; 0:x8=x; 0:x9=y;}
 P0          | P1                  ;
 ori x6,x0,1 | lw x10,0(x8)        ;
 sw x6,0(x9) | lr.w x11,0(x18)     ;
 fence w,w   | sc.w x11,x10,0(x18) ;
 sw x6,0(x8) | andi x7,x11,64      ;
             | addi x7,x7,2        ;
             | sw x7,0(x9)         ;

locations [1:x11;]
~exists (1:x10=1 /\ y=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	lr.w a1,0(a3)
	sc.w a1,a2,0(a3)
	andi a0,a1,64
	addi a0,a0,2
	sw a0,0(a4)
#START _litmus_P0
	ori a3,x0,1
	sw a3,0(a4)
	fence w,w
	sw a3,0(a5)
Test ISA-S-DEP-DATA-SUCCESS Forbidden
Histogram (2 states)
1     :>1:x10=0; 1:x11=0; y=1;
999   :>1:x10=0; 1:x11=0; y=2;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (1:x10=1 /\ y=1) is validated
Hash=a95b5a34f3d132a452213e342b6e2b6b
Observation ISA-S-DEP-DATA-SUCCESS Never 0 1000
Time ISA-S-DEP-DATA-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-LB-DEP-ADDR-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-LB-DEP-ADDR-SUCCESS
{int z=0; int x=0; int y=0; int *p=z; int *1:x10=0; 1:x8=p; 1:x9=y; 0:x18=x; 0:x8=p; 0:x9=y;}
 P0             | P1                 ;
 lw x10,0(x9)   | ld x10,0(x8)       ;
 andi x6,x10,8  | lr.w x11,0(x10)    ;
 add x18,x18,x6 | ori x6,x0,1        ;
 sd x18,0(x8)   | sc.w x12,x6,0(x10) ;
                | ori x7,x12,1       ;
                | sw x7,0(x9)        ;

locations [1:x12;]
~exists (0:x10=1 /\ 1:x10=x)
Generated assembler
#START _litmus_P1
	ld a1,0(a5)
	lr.w a7,0(a1)
	ori t3,x0,1
	sc.w a0,t3,0(a1)
	ori t1,a0,1
	sw t1,0(a4)
#START _litmus_P0
	lw a1,0(a3)
	andi a0,a1,8
	add a5,a5,a0
	sd a5,0(a4)
Test ISA-LB-DEP-ADDR-SUCCESS Forbidden
Histogram (2 states)
880   :>0:x10=0; 1:x10=z; 1:x12=0;
120   :>0:x10=0; 1:x10=x; 1:x12=0;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (0:x10=1 /\ 1:x10=x) is validated
Hash=5aca6105ff01a32bff1dc2f210cb18f3
Observation ISA-LB-DEP-ADDR-SUCCESS Never 0 1000
Time ISA-LB-DEP-ADDR-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-LB-DEP-ADDR2-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-LB-DEP-ADDR2-SUCCESS
{int z=0; int x=0; int y=0; int *p=z; int *1:x10=0; 1:x8=p; 1:x9=y; 1:x18=x; 0:x8=p; 0:x9=y; 0:x18=x;}
 P0             | P1                 ;
 lw x10,0(x9)   | ld x10,0(x8)       ;
 andi x6,x10,8  | lr.w x11,0(x18)    ;
 add x18,x18,x6 | ori x6,x0,1        ;
 sd x18,0(x8)   | sc.w x12,x6,0(x10) ;
                | ori x7,x12,1       ;
                | sw x7,0(x9)        ;

exists (0:x10=1 /\ 1:x10=x /\ not (1:x12=0))
Generated assembler
#START _litmus_P1
	ld a1,0(a5)
	lr.w t1,0(a3)
	ori t4,x0,1
	sc.w a0,t4,0(a1)
	ori t3,a0,1
	sw t3,0(a4)
#START _litmus_P0
	lw a1,0(a3)
	andi a0,a1,8
	add a5,a5,a0
	sd a5,0(a4)
Test ISA-LB-DEP-ADDR2-SUCCESS Allowed
Histogram (2 states)
89    :>0:x10=0; 1:x10=x; 1:x12=0;
911   :>0:x10=0; 1:x10=z; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x10=1 /\ 1:x10=x /\ not (1:x12=0)) is NOT validated
Hash=85cfd28551276cbfd29ae2b8f9a41b40
Observation ISA-LB-DEP-ADDR2-SUCCESS Never 0 1000
Time ISA-LB-DEP-ADDR2-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-LB-DEP-ADDR3-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-LB-DEP-ADDR3-SUCCESS
{int z=0; int x=0; int y=0; int *p=z; int *1:x10=0; 1:x8=p; 1:x9=y; 1:x18=x; 0:x8=p; 0:x9=y; 0:x18=x;}
 P0             | P1                 ;
 lw x10,0(x9)   | ld x10,0(x8)       ;
 andi x6,x10,8  | lr.w x11,0(x18)    ;
 add x18,x18,x6 | ori x6,x0,1        ;
 sd x18,0(x8)   | sc.w x12,x6,0(x10) ;
                | ori x7,x12,1       ;
                | sw x7,0(x9)        ;

~exists (0:x10=1 /\ 1:x10=x /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	ld a1,0(a5)
	lr.w t1,0(a3)
	ori t4,x0,1
	sc.w a0,t4,0(a1)
	ori t3,a0,1
	sw t3,0(a4)
#START _litmus_P0
	lw a1,0(a3)
	andi a0,a1,8
	add a5,a5,a0
	sd a5,0(a4)
Test ISA-LB-DEP-ADDR3-SUCCESS Forbidden
Histogram (2 states)
161   :>0:x10=0; 1:x10=x; 1:x12=0;
839   :>0:x10=0; 1:x10=z; 1:x12=1;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (0:x10=1 /\ 1:x10=x /\ 1:x12=0) is validated
Hash=85cfd28551276cbfd29ae2b8f9a41b40
Observation ISA-LB-DEP-ADDR3-SUCCESS Never 0 1000
Time ISA-LB-DEP-ADDR3-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-LB-DEP-DATA-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-LB-DEP-DATA-SUCCESS
{1:x8=x; 1:x9=y; 1:x18=z; 0:x8=x; 0:x9=y;}
 P0           | P1                  ;
 lw x10,0(x9) | lw x10,0(x8)        ;
 sw x10,0(x8) | lr.w x11,0(x18)     ;
              | sc.w x11,x10,0(x18) ;
              | andi x7,x11,64      ;
              | addi x7,x7,1        ;
              | sw x7,0(x9)         ;

locations [1:x11;]
~exists (1:x10=1 /\ 0:x10=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	lr.w a1,0(a3)
	sc.w a1,a2,0(a3)
	andi a0,a1,64
	addi a0,a0,1
	sw a0,0(a4)
#START _litmus_P0
	lw a3,0(a4)
	sw a3,0(a5)
Test ISA-LB-DEP-DATA-SUCCESS Forbidden
Histogram (1 states)
1000  :>0:x10=0; 1:x10=0; 1:x11=0;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (1:x10=1 /\ 0:x10=1) is validated
Hash=ff1fd165728d8547e728bbb1114acffd
Observation ISA-LB-DEP-DATA-SUCCESS Never 0 1000
Time ISA-LB-DEP-DATA-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-2+2W-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-2+2W-SUCCESS
{0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y;}
 P0               | P1               ;
 ori x2,x0,3      | ori x2,x0,3      ;
 lr.w x1,0(x8)    | lr.w x1,0(x9)    ;
 sc.w x3,x2,0(x8) | sc.w x3,x2,0(x9) ;
 ori x4,x3,1      | ori x4,x3,1      ;
 sw x4,0(x9)      | sw x4,0(x8)      ;

locations [0:x1; 1:x1; 0:x3; 1:x3; x; y;]
exists (0:x1=1 /\ 1:x1=1 /\ x=3 /\ y=3)
Generated assembler
#START _litmus_P0
	ori a0,x0,3
	lr.w a3,0(a5)
	sc.w a2,a0,0(a5)
	ori a1,a2,1
	sw a1,0(a4)
#START _litmus_P1
	ori a0,x0,3
	lr.w a3,0(a4)
	sc.w a2,a0,0(a4)
	ori a1,a2,1
	sw a1,0(a5)
Test ISA-2+2W-SUCCESS Allowed
Histogram (2 states)
993   :>0:x1=0; 0:x3=0; 1:x1=0; 1:x3=0; x=1; y=1;
7     :>0:x1=1; 0:x3=0; 1:x1=0; 1:x3=0; x=3; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x1=1 /\ 1:x1=1 /\ x=3 /\ y=3) is NOT validated
Hash=14b117d7771d5cb04241cad4285b25a4
Observation ISA-2+2W-SUCCESS Never 0 1000
Time ISA-2+2W-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-OLD+BIS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-OLD+BIS
{0:x8=x; 0:x9=y; 1:x8=x; 1:x9=y;}
 P0                      | P1                     ;
 ori x6,x0,1             | ori x7,x0,2            ;
 sw x6,0(x8)             | amoswap.w x10,x7,(x9)  ;
 amoswap.w.rl x0,x6,(x9) | amoor.w.aq x11,x0,(x9) ;
                         | lw x12,0(x8)           ;

exists (1:x10=1 /\ 1:x11=2 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	ori a7,x0,2
	amoswap.w a2,a7,(a4)
	amoor.w.aq a1,x0,(a4)
	lw a0,0(a5)
#START _litmus_P0
	ori a3,x0,1
	sw a3,0(a5)
	amoswap.w.rl x0,a3,(a4)
Test ISA-OLD+BIS Allowed
Histogram (4 states)
4     :>1:x10=0; 1:x11=2; 1:x12=0;
471   :>1:x10=0; 1:x11=1; 1:x12=1;
504   :>1:x10=0; 1:x11=2; 1:x12=1;
21    :>1:x10=1; 1:x11=2; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x10=1 /\ 1:x11=2 /\ 1:x12=0) is NOT validated
Hash=f752e383ae008c58229bb934b0d6dbf0
Observation ISA-OLD+BIS Never 0 1000
Time ISA-OLD+BIS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/C-Will02.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV C-Will02
{ok=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0                     | P1          ;
 ori x5,x0,1            | ori x1,x0,1 ;
 sw x5,0(x6)            | sw x1,0(x6) ;
 ori x8,x0,1            | fence rw,rw ;
 amoadd.w.rl x9,x5,(x7) | lw x7,0(x8) ;
 fence rw,rw            |             ;

exists (0:x9=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	ori a1,x0,1
	sw a1,0(a5)
	ori a2,x0,1
	amoadd.w.rl a3,a1,(a4)
	fence rw,rw
#START _litmus_P1
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test C-Will02 Allowed
Histogram (3 states)
7     :>0:x9=1; 1:x7=0;
9     :>0:x9=0; 1:x7=1;
984   :>0:x9=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x9=0 /\ 1:x7=0) is NOT validated
Hash=527087dbf8966bcd0048dbd64c00ee9c
Observation C-Will02 Never 0 1000
Time C-Will02 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/C-Will02+HEAD.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV C-Will02+HEAD
{ok=1; 0:x6=x; 0:x7=y; 0:x3=z; 1:x6=y; 1:x8=x; 1:x3=z;}
 P0                     | P1          ;
 ori x5,x0,1            | ori x1,x0,1 ;
 sw x5,0(x6)            | sw x1,0(x3) ;
 ori x8,x0,1            | fence rw,rw ;
 fence rw,rw            | lw x7,0(x6) ;
 amoadd.w.aq x9,x5,(x7) |             ;
 lw x2,0(x3)            |             ;

locations [0:x2;]
exists (0:x9=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	ori a7,x0,1
	sw a7,0(a4)
	ori a0,x0,1
	fence rw,rw
	amoadd.w.aq a1,a7,(a3)
	lw a2,0(a5)
#START _litmus_P1
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test C-Will02+HEAD Allowed
Histogram (2 states)
104   *>0:x2=1; 0:x9=0; 1:x7=0;
896   :>0:x2=1; 0:x9=0; 1:x7=1;
Ok

Witnesses
Positive: 104, Negative: 896
Condition exists (0:x9=0 /\ 1:x7=0) is validated
Hash=2e871110536e293e85fd831b51b2c42f
Observation C-Will02+HEAD Sometimes 104 896
Time C-Will02+HEAD 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/C-Will03.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV C-Will03
{0:x10=x; 0:x11=y; 1:x10=x; 1:x11=y;}
 P0                       | P1           ;
 fence rw,rw              | ori x5,x0,1  ;
 ori x5,x0,1              | sw x5,0(x10) ;
 amoadd.w.aq x28,x5,(x11) | fence rw,rw  ;
 lw x7,0(x10)             | lw x7,0(x11) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	fence rw,rw
	ori a1,x0,1
	amoadd.w.aq a2,a1,(a4)
	lw a3,0(a5)
#START _litmus_P1
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test C-Will03 Allowed
Histogram (2 states)
318   :>0:x7=1; 1:x7=0;
682   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=458903a25c67b1666fbff6ecd1d20bc3
Observation C-Will03 Never 0 1000
Time C-Will03 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+addr+addrpx-poxp+VAR.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addrpx-poxp+VAR
{0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x13=x;}
 P0            | P1                 ;
 lw x5,0(x6)   | lw x5,0(x6)        ;
 xor x7,x5,x5  | xor x7,x5,x5       ;
 ori x8,x0,1   | add x9,x8,x7       ;
 add x10,x9,x7 | ori x10,x0,1       ;
 sw x8,0(x10)  | sc.w x11,x10,0(x9) ;
               | ori x12,x0,1       ;
               | sw x12,0(x13)      ;

locations [1:x11;]
exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t3,a2,a2
	add t1,a4,t3
	ori a7,x0,1
	sc.w a1,a7,0(t1)
	ori a0,x0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a0,a3,a3
	ori a1,x0,1
	add a2,a4,a0
	sw a1,0(a2)
Test LB+addr+addrpx-poxp+VAR Allowed
Histogram (2 states)
812   :>0:x5=0; 1:x5=0; 1:x11=1;
188   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=3b31dc1dae279fea280f1553ee21c92d
Observation LB+addr+addrpx-poxp+VAR Never 0 1000
Time LB+addr+addrpx-poxp+VAR 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LB+addr+addrpx-poxp+VAR2.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addrpx-poxp+VAR2
{0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x13=x;}
 P0            | P1                 ;
 lw x5,0(x6)   | lw x5,0(x6)        ;
 xor x7,x5,x5  | xor x7,x5,x5       ;
 ori x8,x0,1   | add x9,x8,x7       ;
 add x10,x9,x7 | ori x10,x0,1       ;
 sw x8,0(x10)  | lr.w x4,0(x8)      ;
               | sc.w x11,x10,0(x9) ;
               | ori x12,x0,1       ;
               | sw x12,0(x13)      ;

locations [1:x11;]
exists (0:x5=1 /\ 1:x5=1 /\ not (1:x11=0))
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t3,a2,a2
	add t1,a4,t3
	ori a7,x0,1
	lr.w t4,0(a4)
	sc.w a1,a7,0(t1)
	ori a0,x0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a0,a3,a3
	ori a1,x0,1
	add a2,a4,a0
	sw a1,0(a2)
Test LB+addr+addrpx-poxp+VAR2 Allowed
Histogram (2 states)
848   :>0:x5=0; 1:x5=0; 1:x11=0;
152   :>0:x5=0; 1:x5=1; 1:x11=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ not (1:x11=0)) is NOT validated
Hash=3cf37efaaa2c713e4a4a294b387f5dc6
Observation LB+addr+addrpx-poxp+VAR2 Never 0 1000
Time LB+addr+addrpx-poxp+VAR2 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/PPOAA.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV PPOAA
"Fence.w.wdWW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=z; 1:x14=x;}
 P0          | P1               ;
 ori x5,x0,1 | lw x5,0(x6)      ;
 sw x5,0(x6) | andi x7,x5,128   ;
 fence w,w   | ori x8,x0,1      ;
 ori x7,x0,1 | add x10,x9,x7    ;
 sw x7,0(x8) | sw x8,0(x10)     ;
             | lw x11,0(x9)     ;
             | andi x12,x11,128 ;
             | add x15,x14,x12  ;
             | lw x13,0(x15)    ;

exists (1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	andi t6,a1,128
	ori t5,x0,1
	add t4,a4,t6
	sw t5,0(t4)
	lw a0,0(a4)
	andi t3,a0,128
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test PPOAA Allowed
Histogram (2 states)
532   :>1:x5=0; 1:x11=1; 1:x13=0;
468   :>1:x5=0; 1:x11=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=c6e27ac0cf171094d6c7f3d2847a4ed7
Generator=diyone7 (version 7.47+6(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation PPOAA Never 0 1000
Time PPOAA 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/PPOCA.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV PPOCA
"Fence.w.wdWW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 ori x5,x0,1 | lw x5,0(x6)     ;
 sw x5,0(x6) | beq x5,x0,LC00  ;
 fence w,w   | ori x7,x0,1     ;
 ori x7,x0,1 | sw x7,0(x8)     ;
 sw x7,0(x8) | lw x9,0(x8)     ;
             | andi x10,x9,128 ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;
             | LC00:           ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a0,0(a3)
	beq a0,x0,0f
	ori t5,x0,1
	sw t5,0(a2)
	lw a5,0(a2)
	andi t4,a5,128
	add t3,a1,t4
	lw a4,0(t3)
0:
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test PPOCA Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=0; 1:x11=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=ad58bd83ee5eeb138d8ad3a294f9ebae
Generator=diyone7 (version 7.47+6(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation PPOCA Never 0 1000
Time PPOCA 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/PPODA.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV PPODA
"Fence.w.wdWW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 ori x5,x0,1 | lw x5,0(x6)     ;
 sw x5,0(x6) | andi x7,x5,128  ;
 fence w,w   | ori x7,x7,1     ;
 ori x7,x0,1 | sw x7,0(x8)     ;
 sw x7,0(x8) | lw x9,0(x8)     ;
             | andi x10,x9,128 ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	andi t4,a1,128
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	andi t3,a0,128
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test PPODA Allowed
Histogram (2 states)
552   :>1:x5=0; 1:x9=1; 1:x11=0;
448   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=81b29d130d7480e5feb62850c94c3c11
Generator=diyone7 (version 7.47+6(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpAddrdR Fre
Observation PPODA Never 0 1000
Time PPODA 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/SC-FAIL.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SC-FAIL
{0:x2=x; 0:x3=y;}
 P0               ;
 ori x6,x0,1      ;
 lr.w x7,0(x2)    ;
 sc.w x8,x6,0(x3) ;

forall (y=0 /\ 0:x8=1)
Generated assembler
#START _litmus_P0
	ori a1,x0,1
	lr.w a2,0(a5)
	sc.w a3,a1,0(a4)
Test SC-FAIL Required
Histogram (1 states)
2000  :>0:x8=1; y=0;
Ok

Witnesses
Positive: 2000, Negative: 0
Condition forall (y=0 /\ 0:x8=1) is validated
Hash=54933fff4793ed0153348a083bd56e14
Observation SC-FAIL Always 2000 0
Time SC-FAIL 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/SWAP-LR-SC.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SWAP-LR-SC
{0:x5=x; 1:x5=x;}
 P0               | P1               ;
 ori x6,x0,1      | ori x6,x0,2      ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;

locations [0:x7; 1:x7;]
forall (x=1 /\ 1:x7=0 /\ 0:x7=2 \/ 0:x7=0 /\ x=2 /\ 1:x7=1)
Generated assembler
#START _litmus_P0
	ori a3,x0,1
	lr.w a4,0(a5)
	sc.w a2,a3,0(a5)
#START _litmus_P1
	ori a3,x0,2
	lr.w a4,0(a5)
	sc.w a2,a3,0(a5)
Test SWAP-LR-SC Required
Histogram (2 states)
496   :>0:x7=2; 1:x7=0; x=1;
504   :>0:x7=0; 1:x7=1; x=2;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition forall (x=1 /\ 1:x7=0 /\ 0:x7=2 \/ 0:x7=0 /\ x=2 /\ 1:x7=1) is validated
Hash=b854653b4d145793cc8945d971529393
Observation SWAP-LR-SC Always 1000 0
Time SWAP-LR-SC 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/SWAP-LR-SC+FULL.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SWAP-LR-SC+FULL
{0:x5=x; 1:x5=x;}
 P0               | P1               ;
 ori x6,x0,1      | ori x6,x0,2      ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;

forall (x=1 /\ 1:x7=0 /\ 0:x7=2 \/ 0:x7=0 /\ x=2 /\ 1:x7=1 \/ not (0:x8=0) \/ not (1:x8=0))
Generated assembler
#START _litmus_P0
	ori a3,x0,1
	lr.w a4,0(a5)
	sc.w a2,a3,0(a5)
#START _litmus_P1
	ori a3,x0,2
	lr.w a4,0(a5)
	sc.w a2,a3,0(a5)
Test SWAP-LR-SC+FULL Required
Histogram (2 states)
504   :>0:x7=2; 0:x8=0; 1:x7=0; 1:x8=0; x=1;
496   :>0:x7=0; 0:x8=0; 1:x7=1; 1:x8=0; x=2;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition forall (x=1 /\ 1:x7=0 /\ 0:x7=2 \/ 0:x7=0 /\ x=2 /\ 1:x7=1 \/ not (0:x8=0) \/ not (1:x8=0)) is validated
Hash=a8cf3f2bc46a0f7ca32246ac29f09572
Observation SWAP-LR-SC+FULL Always 1000 0
Time SWAP-LR-SC+FULL 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+Data-XX-Addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+Data-XX-Addr
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=a; 1:x16=x;}
 P0          | P1                  ;
 ori x5,x0,1 | lw x5,0(x6)         ;
 sw x5,0(x6) | xor x7,x5,x5        ;
 fence w,w   | ori x7,x7,1         ;
 ori x7,x0,1 | lr.w x9,0(x8)       ;
 sw x7,0(x8) | sc.w x10,x7,0(x8)   ;
             | ori x12,x0,1        ;
             | lr.w x13,0(x11)     ;
             | sc.w x14,x12,0(x11) ;
             | andi x17,x13,2      ;
             | add x18,x16,x17     ;
             | lw x15,0(x18)       ;

exists (a=1 /\ z=1 /\ 1:x14=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x15=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor ra,a1,a1
	ori ra,ra,1
	lr.w t2,0(a4)
	sc.w a0,ra,0(a4)
	ori t0,x0,1
	lr.w t6,0(a3)
	sc.w t1,t0,0(a3)
	andi t5,t6,2
	add t4,a2,t5
	lw t3,0(t4)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test MP+Data-XX-Addr Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x10=0; 1:x14=0; 1:x15=1; a=1; z=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (a=1 /\ z=1 /\ 1:x14=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x15=0) is NOT validated
Hash=f9bcc7d1a764da66ca1c2807f17e3671
Observation MP+Data-XX-Addr Never 0 1000
Time MP+Data-XX-Addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/PPOLDSTLD01.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV PPOLDSTLD01
"Fence.w.wdWW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 ori x5,x0,1 | lw x5,0(x6)     ;
 sw x5,0(x6) | andi x7,x5,128  ;
 fence w,w   | ori x7,x7,1     ;
 ori x7,x0,1 | sw x7,0(x8)     ;
 sw x7,0(x8) | lw x9,0(x8)     ;
             | andi x10,x9,128 ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	andi t4,a1,128
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	andi t3,a0,128
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test PPOLDSTLD01 Allowed
Histogram (2 states)
502   :>1:x5=0; 1:x9=1; 1:x11=0;
498   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=81b29d130d7480e5feb62850c94c3c11
Observation PPOLDSTLD01 Never 0 1000
Time PPOLDSTLD01 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/PPOLDSTLD02.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV PPOLDSTLD02
{0:x6=x; 0:x8=y; 1:x5=y; 1:x9=z; 1:x13=x;}
 P0          | P1               ;
 ori x5,x0,1 | lr.w x6,0(x5)    ;
 sw x5,0(x6) | sc.w x7,x6,0(x5) ;
 fence w,w   | xor x8,x7,x7     ;
 ori x7,x0,1 | ori x8,x8,1      ;
 sw x7,0(x8) | sw x8,0(x9)      ;
             | lw x10,0(x9)     ;
             | andi x11,x10,128 ;
             | add x14,x13,x11  ;
             | lw x12,0(x14)    ;

exists (y=1 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	xor t6,a0,a0
	ori t6,t6,1
	sw t6,0(a3)
	lw t1,0(a3)
	andi t5,t1,128
	add t4,a2,t5
	lw t3,0(t4)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test PPOLDSTLD02 Allowed
Histogram (2 states)
15    :>1:x6=0; 1:x7=0; 1:x10=1; 1:x12=0; y=1;
985   :>1:x6=0; 1:x7=0; 1:x10=1; 1:x12=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=1 /\ 1:x12=0) is NOT validated
Hash=7a312a0c5ee7061e5c07790db90a3060
Observation PPOLDSTLD02 Never 0 1000
Time PPOLDSTLD02 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/R+fence.w.w+posxp-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+posxp-addr
"Fence.w.wdWW WsePX PosWRXP DpAddrdR Fre"
{0:x6=x; 0:x8=y; 1:x5=y; 1:x12=x;}
 P0          | P1               ;
 ori x5,x0,1 | ori x6,x0,2      ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence w,w   | sc.w x8,x6,0(x5) ;
 ori x7,x0,1 | lw x9,0(x5)      ;
 sw x7,0(x8) | andi x10,x9,128  ;
             | add x13,x12,x10  ;
             | lw x11,0(x13)    ;

exists (y=2 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	ori t4,x0,2
	lr.w a2,0(a5)
	sc.w a1,t4,0(a5)
	lw t3,0(a5)
	andi t1,t3,128
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
Test R+fence.w.w+posxp-addr Allowed
Histogram (2 states)
24    :>1:x7=0; 1:x8=0; 1:x11=0; y=1;
976   :>1:x7=0; 1:x8=0; 1:x11=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0) is NOT validated
Hash=bcb102afd67125e03bda95ebc1179653
Generator=diyone7 (version 7.48+1(dev))
Com=Ws Fr
Orig=Fence.w.wdWW WsePX PosWRXP DpAddrdR Fre
Observation R+fence.w.w+posxp-addr Never 0 1000
Time R+fence.w.w+posxp-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-MP-DEP-WW-SUCCESS.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-MP-DEP-WW-SUCCESS
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=x;}
 P0               | P1             ;
 lr.w x1,0(x6)    |                ;
 ori x5,x1,1      | lw x5,0(x6)    ;
 sc.w x9,x5,0(x6) | andi x7,x5,128 ;
 ori x7,x9,1      | add x10,x9,x7  ;
 andi x7,x7,1     | lw x8,0(x10)   ;
 sw x7,0(x8)      |                ;

exists (1:x5=1 /\ 1:x8=0 /\ 0:x9=0 /\ x=1)
Generated assembler
#START _litmus_P0
	lr.w a0,0(a5)
	ori a1,a0,1
	sc.w a3,a1,0(a5)
	ori a2,a3,1
	andi a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	andi a0,a3,128
	add a1,a4,a0
	lw a2,0(a1)
Test ISA-MP-DEP-WW-SUCCESS Allowed
Histogram (2 states)
980   :>0:x9=0; 1:x5=0; 1:x8=0; x=1;
20    :>0:x9=0; 1:x5=0; 1:x8=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0 /\ 0:x9=0 /\ x=1) is NOT validated
Hash=c11f49241fed67698d64e54329824d92
Observation ISA-MP-DEP-WW-SUCCESS Never 0 1000
Time ISA-MP-DEP-WW-SUCCESS 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-DEP-WR-ADDR.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-DEP-WR-ADDR
{0:x5=x; 0:x10=y; 1:x6=y; 1:x9=x;}
 P0               | P1          ;
 ori x6,x0,1      | ori x5,x0,1 ;
 lr.w x7,0(x5)    | sw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence rw,rw ;
 xor x9,x8,x8     | lw x8,0(x9) ;
 add x11,x10,x9   |             ;
 lw x5,0(x11)     |             ;

exists (x=1 /\ 0:x5=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	ori a6,x0,1
	lr.w a0,0(a5)
	sc.w a1,a6,0(a5)
	xor a2,a1,a1
	add a3,a4,a2
	lw a5,0(a3)
#START _litmus_P1
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test ISA-DEP-WR-ADDR Allowed
Histogram (3 states)
5     :>0:x5=1; 1:x8=0; x=1;
3     :>0:x5=0; 1:x8=1; x=1;
992   :>0:x5=1; 1:x8=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x5=0 /\ 1:x8=0) is NOT validated
Hash=197f26b3f09a9e6df106756a1953b123
Observation ISA-DEP-WR-ADDR Never 0 1000
Time ISA-DEP-WR-ADDR 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-DEP-WW-ADDR.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-DEP-WW-ADDR
{0:x5=x; 0:x10=y; 1:x6=y; 1:x9=x;}
 P0               | P1            ;
 ori x6,x0,1      | lw x5,0(x6)   ;
 lr.w x7,0(x5)    | andi x7,x5,2  ;
 sc.w x8,x6,0(x5) | add x10,x9,x7 ;
 xor x9,x8,x8     | lw x8,0(x10)  ;
 add x11,x10,x9   |               ;
 ori x1,x0,1      |               ;
 sw x1,0(x11)     |               ;

exists (x=1 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	ori a6,x0,1
	lr.w a0,0(a5)
	sc.w a1,a6,0(a5)
	xor a2,a1,a1
	add a3,a4,a2
	ori a7,x0,1
	sw a7,0(a3)
#START _litmus_P1
	lw a3,0(a5)
	andi a0,a3,2
	add a1,a4,a0
	lw a2,0(a1)
Test ISA-DEP-WW-ADDR Allowed
Histogram (3 states)
702   :>1:x5=0; 1:x8=0; x=1;
297   :>1:x5=0; 1:x8=1; x=1;
1     :>1:x5=1; 1:x8=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=733cbe926f207d0af7547a47fe96de71
Observation ISA-DEP-WW-ADDR Never 0 1000
Time ISA-DEP-WW-ADDR 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-DEP-WW-CTRL.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-DEP-WW-CTRL
{0:x5=x; 0:x10=y; 1:x6=y; 1:x9=x;}
 P0               | P1            ;
 ori x6,x0,1      | lw x5,0(x6)   ;
 lr.w x7,0(x5)    | andi x7,x5,2  ;
 sc.w x8,x6,0(x5) | add x10,x9,x7 ;
 bne x8,x0,LOUT   | lw x8,0(x10)  ;
 ori x1,x0,1      |               ;
 sw x1,0(x10)     |               ;
 LOUT:            |               ;

exists (x=1 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	ori a1,x0,1
	lr.w a2,0(a5)
	sc.w a3,a1,0(a5)
	bne a3,x0,0f
	ori a0,x0,1
	sw a0,0(a4)
0:
#START _litmus_P1
	lw a3,0(a5)
	andi a0,a3,2
	add a1,a4,a0
	lw a2,0(a1)
Test ISA-DEP-WW-CTRL Allowed
Histogram (2 states)
841   :>1:x5=0; 1:x8=0; x=1;
159   :>1:x5=0; 1:x8=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=9fc2ee4a3a47990cd934822cac15eee8
Observation ISA-DEP-WW-CTRL Never 0 1000
Time ISA-DEP-WW-CTRL 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ISA-DEP-WW-DATA.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ISA-DEP-WW-DATA
{0:x5=x; 0:x10=y; 1:x6=y; 1:x9=x;}
 P0               | P1            ;
 ori x6,x0,1      | lw x5,0(x6)   ;
 lr.w x7,0(x5)    | andi x7,x5,2  ;
 sc.w x8,x6,0(x5) | add x10,x9,x7 ;
 xor x9,x8,x8     | lw x8,0(x10)  ;
 ori x9,x9,1      |               ;
 sw x9,0(x10)     |               ;

exists (x=1 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	ori a0,x0,1
	lr.w a1,0(a5)
	sc.w a2,a0,0(a5)
	xor a3,a2,a2
	ori a3,a3,1
	sw a3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	andi a0,a3,2
	add a1,a4,a0
	lw a2,0(a1)
Test ISA-DEP-WW-DATA Allowed
Histogram (2 states)
865   :>1:x5=0; 1:x8=0; x=1;
135   :>1:x5=0; 1:x8=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=5082724191ef0bb9e85eb5586f7824c2
Observation ISA-DEP-WW-DATA Never 0 1000
Time ISA-DEP-WW-DATA 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ForwardSc.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ForwardSc
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=x; 1:x9=z;}
 P0          | P1                  ;
 lw x5,0(x6) | lw x5,0(x6)         ;
 fence rw,rw | lr.w x1,0(x9)       ;
 ori x7,x0,1 | ori x3,x0,1         ;
 sw x7,0(x8) | sc.w.rl x2,x3,0(x9) ;
             | lw x4,0(x9)         ;
             | beq x4,x0,LOUT      ;
             | sw x3,0(x7)         ;
             | LOUT:               ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x4=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	lr.w t1,0(a3)
	ori a0,x0,1
	sc.w.rl a7,a0,0(a3)
	lw a2,0(a3)
	beq a2,x0,0f
	sw a0,0(a4)
0:
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	ori a2,x0,1
	sw a2,0(a4)
Test ForwardSc Allowed
Histogram (2 states)
995   :>0:x5=0; 1:x4=1; 1:x5=0;
5     :>0:x5=0; 1:x4=1; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x4=1) is NOT validated
Hash=23265dd7fce262d6cc48693b5f586a19
Observation ForwardSc Never 0 1000
Time ForwardSc 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/ForwardAMO.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV ForwardAMO
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=x; 1:x9=z;}
 P0          | P1                      ;
 lw x5,0(x6) | lw x5,0(x6)             ;
 fence rw,rw | ori x3,x0,1             ;
 ori x7,x0,1 | amoswap.w.rl x1,x3,(x9) ;
 sw x7,0(x8) | lw x4,0(x9)             ;
             | beq x4,x0,LOUT          ;
             | sw x3,0(x7)             ;
             | LOUT:                   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x4=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	ori a0,x0,1
	amoswap.w.rl a7,a0,(a3)
	lw a2,0(a3)
	beq a2,x0,0f
	sw a0,0(a4)
0:
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	ori a2,x0,1
	sw a2,0(a4)
Test ForwardAMO Allowed
Histogram (1 states)
1000  :>0:x5=0; 1:x4=1; 1:x5=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x4=1) is NOT validated
Hash=2261ce19be75e939167106d8a038d17f
Observation ForwardAMO Never 0 1000
Time ForwardAMO 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.rw.rw+ctrlfence.w.r.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrlfence.w.r
"based on: Fence.rw.rwdWW Rfe DpCtrldR Fence.w.rdRR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 ori x5,x0,1 | lw x5,0(x6)    ;
 sw x5,0(x6) | bne x5,x0,LC00 ;
 fence rw,rw | LC00:          ;
 ori x7,x0,1 | fence w,r      ;
 sw x7,0(x8) | lw x9,0(x8)    ;

exists (1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence w,r
	lw a2,0(a4)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	ori a3,x0,1
	sw a3,0(a4)
Test MP+fence.rw.rw+ctrlfence.w.r Allowed
Histogram (2 states)
8     :>1:x5=0; 1:x9=0;
992   :>1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=0) is NOT validated
Hash=3fc4f9e75491dc892998b2734f8eeede
Com=Rf Fr
Observation MP+fence.rw.rw+ctrlfence.w.r Never 0 1000
Time MP+fence.rw.rw+ctrlfence.w.r 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/SB+fence.rw.rw+ctrlfence.r.r.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+ctrlfence.r.r
"based on: Fence.rw.rwdWR FrePX RfiXP DpCtrldR Fence.r.rdRR Fre"
{0:x6=x; 0:x8=y; 1:x5=y; 1:x13=x;}
 P0          | P1               ;
 ori x5,x0,1 | ori x6,x0,1      ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence rw,rw | sc.w x8,x6,0(x5) ;
 lw x7,0(x8) | bne x8,x0,LC00   ;
             | LC00:            ;
             | fence r,r        ;
             | lw x12,0(x13)    ;

exists (y=1 /\ 0:x7=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	ori a7,x0,1
	lr.w a2,0(a5)
	sc.w a1,a7,0(a5)
	bne a1,x0,0f
0:
	fence r,r
	lw a0,0(a4)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+ctrlfence.r.r Allowed
Histogram (2 states)
8     :>0:x7=0; 1:x7=0; 1:x8=0; 1:x12=1; y=1;
992   :>0:x7=1; 1:x7=0; 1:x8=0; 1:x12=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x7=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x12=0) is NOT validated
Hash=8f8d55dcde4eb384a08c9dd7553b0c13
Generator=diyone7 (version 7.47+6(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR FrePX RfiXP DpCtrldR Fence.r.rdRR Fre
Observation SB+fence.rw.rw+ctrlfence.r.r Never 0 1000
Time SB+fence.rw.rw+ctrlfence.r.r 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.rw.rw+rmw-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+rmw-wsi-rfi-addr
"Fence.rw.rwdWW Rfe Rmw Wsi Rfi DpAddrdR Fre"
{0:x6=x; 0:x8=y; 1:x5=y; 1:x12=x;}
 P0          | P1                   ;
 ori x5,x0,1 | ori x7,x0,2          ;
 sw x5,0(x6) | amoswap.w x6,x7,(x5) ;
 fence rw,rw | ori x8,x0,3          ;
 ori x7,x0,1 | sw x8,0(x5)          ;
 sw x7,0(x8) | lw x9,0(x5)          ;
             | xor x10,x9,x9        ;
             | add x13,x12,x10      ;
             | lw x11,0(x13)        ;

exists (y=3 /\ 1:x6=1 /\ 1:x9=3 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	ori t4,x0,2
	amoswap.w a2,t4,(a5)
	ori t3,x0,3
	sw t3,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence rw,rw
	ori a3,x0,1
	sw a3,0(a4)
Test MP+fence.rw.rw+rmw-wsi-rfi-addr Allowed
Histogram (3 states)
12    :>1:x6=0; 1:x9=3; 1:x11=0; y=1;
986   :>1:x6=0; 1:x9=3; 1:x11=1; y=1;
2     :>1:x6=0; 1:x9=3; 1:x11=1; y=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=3 /\ 1:x6=1 /\ 1:x9=3 /\ 1:x11=0) is NOT validated
Hash=e3b9f4c2fefeefadf3f26d5868247fd3
Generator=diyone7 (version 7.48+2(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Rmw Wsi Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+rmw-wsi-rfi-addr Never 0 1000
Time MP+fence.rw.rw+rmw-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LR-SC-diff-loc1.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LR-SC-diff-loc1
{0:x6=x; 0:x9=y; 1:x6=x; 1:x9=z;}
 P0               | P1               ;
 lr.w x5,0(x6)    | lr.w x5,0(x6)    ;
 ori x7,x0,1      | ori x7,x0,1      ;
 sc.w x8,x7,0(x9) | sc.w x8,x7,0(x9) ;

exists (x=0 /\ y=1 /\ z=1 /\ 0:x5=0 /\ 0:x8=0 /\ 1:x5=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	ori a1,x0,1
	sc.w a2,a1,0(a4)
#START _litmus_P1
	lr.w a3,0(a5)
	ori a1,x0,1
	sc.w a2,a1,0(a4)
Test LR-SC-diff-loc1 Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x8=1; 1:x5=0; 1:x8=1; x=0; y=0; z=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=0 /\ y=1 /\ z=1 /\ 0:x5=0 /\ 0:x8=0 /\ 1:x5=0 /\ 1:x8=0) is NOT validated
Hash=85a84102c453b7aa8c2c813e2f03c06e
Observation LR-SC-diff-loc1 Never 0 1000
Time LR-SC-diff-loc1 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LR-SC-diff-loc2.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LR-SC-diff-loc2
"both sc.w succeed even though in some state both lr.w reserve the same footprint"
{0:x6=x; 0:x3=a; 0:x5=b; 0:x9=y; 1:x6=x; 1:x3=b; 1:x5=a; 1:x9=z;}
 P0               | P1               ;
 lr.w x1,0(x6)    | lr.w x1,0(x6)    ;
 xor x2,x1,x1     | xor x2,x1,x1     ;
 ori x2,x2,1      | ori x2,x2,1      ;
 sw x2,0(x3)      | sw x2,0(x3)      ;
 lw x4,0(x5)      | lw x4,0(x5)      ;
 xor x7,x4,x4     | xor x7,x4,x4     ;
 ori x7,x7,1      | ori x7,x7,1      ;
 sc.w x8,x7,0(x9) | sc.w x8,x7,0(x9) ;

exists (x=0 /\ y=1 /\ z=1 /\ a=1 /\ b=1 /\ 0:x1=0 /\ 0:x4=1 /\ 0:x8=0 /\ 1:x1=0 /\ 1:x4=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a3)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a5)
	lw a0,0(a4)
	xor t3,a0,a0
	ori t3,t3,1
	sc.w t1,t3,0(a2)
#START _litmus_P1
	lr.w a1,0(a3)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a5)
	lw a0,0(a4)
	xor t3,a0,a0
	ori t3,t3,1
	sc.w t1,t3,0(a2)
Test LR-SC-diff-loc2 Allowed
Histogram (3 states)
6     :>0:x1=0; 0:x4=0; 0:x8=1; 1:x1=0; 1:x4=0; 1:x8=1; a=1; b=1; x=0; y=0; z=0;
486   :>0:x1=0; 0:x4=1; 0:x8=1; 1:x1=0; 1:x4=0; 1:x8=1; a=1; b=1; x=0; y=0; z=0;
508   :>0:x1=0; 0:x4=0; 0:x8=1; 1:x1=0; 1:x4=1; 1:x8=1; a=1; b=1; x=0; y=0; z=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=0 /\ y=1 /\ z=1 /\ a=1 /\ b=1 /\ 0:x1=0 /\ 0:x4=1 /\ 0:x8=0 /\ 1:x1=0 /\ 1:x4=1 /\ 1:x8=0) is NOT validated
Hash=d56c5c61a11d1cf31c0f661139801b35
Observation LR-SC-diff-loc2 Never 0 1000
Time LR-SC-diff-loc2 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/LR-SC-diff-loc3.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LR-SC-diff-loc3
{0:x6=x; 0:x9=y; 1:x6=y; 1:x9=x;}
 P0               | P1               ;
 lr.w x5,0(x6)    | lr.w x5,0(x6)    ;
 ori x7,x0,1      | ori x7,x0,1      ;
 sc.w x8,x7,0(x9) | sc.w x8,x7,0(x9) ;

~exists (x=1 /\ y=1 /\ 0:x5=0 /\ 0:x8=0 /\ 1:x5=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	ori a1,x0,1
	sc.w a2,a1,0(a4)
#START _litmus_P1
	lr.w a3,0(a5)
	ori a1,x0,1
	sc.w a2,a1,0(a4)
Test LR-SC-diff-loc3 Forbidden
Histogram (1 states)
1000  :>0:x5=0; 0:x8=1; 1:x5=0; 1:x8=1; x=0; y=0;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (x=1 /\ y=1 /\ 0:x5=0 /\ 0:x8=0 /\ 1:x5=0 /\ 1:x8=0) is validated
Hash=6442e71e4ab00f14bf84008228ca61fa
Observation LR-SC-diff-loc3 Never 0 1000
Time LR-SC-diff-loc3 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/MP+fence.w.w+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+fence.tso
"based on: Fence.w.wdWW Rfe Fence.rw.rwdRR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 ori x5,x0,1 | lw x5,0(x6) ;
 sw x5,0(x6) | fence.tso   ;
 fence w,w   | lw x7,0(x8) ;
 ori x7,x0,1 |             ;
 sw x7,0(x8) |             ;

~exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	lw a2,0(a4)
Test MP+fence.w.w+fence.tso Forbidden
Histogram (2 states)
10    :>1:x5=0; 1:x7=0;
990   :>1:x5=0; 1:x7=1;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (1:x5=1 /\ 1:x7=0) is validated
Hash=5731bda8d5bc0b50e5297db2d165f8f8
Observation MP+fence.w.w+fence.tso Never 0 1000
Time MP+fence.w.w+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/S+fence.w.w+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+fence.tso
"based on: Fence.w.wdWW Rfe Fence.r.rwdRW Wse"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 ori x5,x0,2 | lw x5,0(x6) ;
 sw x5,0(x6) | fence.tso   ;
 fence w,w   | ori x7,x0,1 ;
 ori x7,x0,1 | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

~exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	ori a2,x0,2
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	ori a2,x0,1
	sw a2,0(a4)
Test S+fence.w.w+fence.tso Forbidden
Histogram (2 states)
997   :>1:x5=0; x=1;
3     :>1:x5=0; x=2;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (x=2 /\ 1:x5=1) is validated
Hash=3e34930ad5a11951acf0c403c414beee
Observation S+fence.w.w+fence.tso Never 0 1000
Time S+fence.w.w+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/R+fence.w.w+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+fence.tso
"based on: Fence.w.wdWW Wse Fence.rw.rwdWR Fre"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 ori x5,x0,1 | ori x5,x0,2 ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence.tso   ;
 ori x7,x0,1 | lw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	ori a2,x0,1
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
#START _litmus_P1
	ori a2,x0,2
	sw a2,0(a5)
	fence.tso
	lw a3,0(a4)
Test R+fence.w.w+fence.tso Allowed
Histogram (2 states)
11    :>1:x7=0; y=1;
989   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=38542ff103339787c33f0463146e96ed
Observation R+fence.w.w+fence.tso Never 0 1000
Time R+fence.w.w+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/2+2W+fence.w.w+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.w.w+fence.tso
"based on: Fence.w.wdWW Wse Fence.rw.wdWW Wse"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 ori x5,x0,2 | ori x5,x0,2 ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence.tso   ;
 ori x7,x0,1 | ori x7,x0,1 ;
 sw x7,0(x8) | sw x7,0(x8) ;

~exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	ori a2,x0,2
	sw a2,0(a5)
	fence w,w
	ori a3,x0,1
	sw a3,0(a4)
#START _litmus_P1
	ori a2,x0,2
	sw a2,0(a5)
	fence.tso
	ori a3,x0,1
	sw a3,0(a4)
Test 2+2W+fence.w.w+fence.tso Forbidden
Histogram (1 states)
1000  :>x=1; y=1;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (x=2 /\ y=2) is validated
Hash=5dfe54c0bd066bcb0dee2bda01e22457
Observation 2+2W+fence.w.w+fence.tso Never 0 1000
Time 2+2W+fence.w.w+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/CoWR.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWR
{uint64_t x=0; uint64_t 0:x7=0; 0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0          | P1          ;
 sd x5,0(x6) | sd x5,0(x6) ;
 ld x7,0(x6) |             ;

~exists (x=1 /\ 0:x7=2)
Generated assembler
#START _litmus_P0
	sd s2,0(a5)
	ld a2,0(a5)
#START _litmus_P1
	sd s3,0(a5)
Test CoWR Forbidden
Histogram (2 states)
26    :>0:x7=1; x=1;
974   :>0:x7=1; x=2;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition ~exists (x=1 /\ 0:x7=2) is validated
Hash=61973d804361f2be5b04b1b5c60f9fa6
Observation CoWR Never 0 1000
Time CoWR 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/OpVsHerd01.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV OpVsHerd01
{0:x8=x; 0:x18=a; 0:x19=b; 0:x9=y; 1:x8=x; 1:x9=y;}
 P0                | P1           ;
 ori x6,x0,1       | ori x6,x0,1  ;
 lr.w x10,0(x8)    | sw x6,0(x9)  ;
 sc.w x12,x6,0(x8) | fence rw,rw  ;
 xor x13,x12,x12   | lw x10,0(x8) ;
 add x18,x18,x13   |              ;
 sw x6,0(x18)      |              ;
 lw x14,0(x19)     |              ;
 fence r,r         |              ;
 lw x15,0(x9)      |              ;

exists (0:x15=0 /\ 1:x10=0 /\ 0:x12=0)
Generated assembler
#START _litmus_P0
	ori t4,x0,1
	lr.w t3,0(a4)
	sc.w a1,t4,0(a4)
	xor t1,a1,a1
	add a5,a5,t1
	sw t4,0(a5)
	lw a7,0(a2)
	fence r,r
	lw a0,0(a3)
#START _litmus_P1
	ori a2,x0,1
	sw a2,0(a4)
	fence rw,rw
	lw a3,0(a5)
Test OpVsHerd01 Allowed
Histogram (2 states)
34    :>0:x12=0; 0:x15=1; 1:x10=0;
966   :>0:x12=0; 0:x15=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x15=0 /\ 1:x10=0 /\ 0:x12=0) is NOT validated
Hash=92fc9a005a8e3b5c216174e77c59f272
Observation OpVsHerd01 Never 0 1000
Time OpVsHerd01 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/SB+rfi-pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-pos
"Rfi PodRR Fre Rfi PodRR Fre"
{uint64_t y=0; uint64_t x=0; uint64_t 1:x8=0; uint64_t 1:x7=0; uint64_t 0:x8=0; uint64_t 0:x7=0; 0:x5=1; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0          | P1          ;
 sd x5,0(x6) | sd x5,0(x6) ;
 ld x7,0(x6) | ld x7,0(x6) ;
 ld x8,0(x9) | ld x8,0(x9) ;

exists (0:x7=1 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sd s0,0(a5)
	ld a1,0(a5)
	ld a0,0(a2)
#START _litmus_P1
	sd s0,0(a5)
	ld a1,0(a5)
	ld a0,0(a2)
Test SB+rfi-pos Allowed
Histogram (3 states)
471   *>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=0;
267   :>0:x7=1; 0:x8=1; 1:x7=1; 1:x8=0;
262   :>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=1;
Ok

Witnesses
Positive: 471, Negative: 529
Condition exists (0:x7=1 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x8=0) is validated
Hash=d7bb2379d32564752d125fb35da59561
Generator=diyone7 (version 7.52)
Com=Fr Fr
Orig=Rfi PodRR Fre Rfi PodRR Fre
Observation SB+rfi-pos Sometimes 471 529
Time SB+rfi-pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/HAND/SB+rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addrs
"Rfi DpAddrdR Fre Rfi DpAddrdR Fre"
{uint64_t y=0; uint64_t x=0; uint64_t 1:x9=0; uint64_t 1:x7=0; uint64_t 0:x9=0; uint64_t 0:x7=0; 0:x5=1; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x10=x;}
 P0             | P1             ;
 sd x5,0(x6)    | sd x5,0(x6)    ;
 ld x7,0(x6)    | ld x7,0(x6)    ;
 xor x8,x7,x7   | xor x8,x7,x7   ;
 add x11,x10,x8 | add x11,x10,x8 ;
 ld x9,0(x11)   | ld x9,0(x11)   ;

exists (0:x7=1 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sd s0,0(a5)
	ld a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	ld a0,0(t1)
#START _litmus_P1
	sd s0,0(a5)
	ld a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	ld a0,0(t1)
Test SB+rfi-addrs Allowed
Histogram (3 states)
208   *>0:x7=1; 0:x9=0; 1:x7=1; 1:x9=0;
408   :>0:x7=1; 0:x9=1; 1:x7=1; 1:x9=0;
384   :>0:x7=1; 0:x9=0; 1:x7=1; 1:x9=1;
Ok

Witnesses
Positive: 208, Negative: 792
Condition exists (0:x7=1 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x9=0) is validated
Hash=fa7cab6fa58df9d2d25066f900c3474e
Generator=diyone7 (version 7.52)
Com=Fr Fr
Orig=Rfi DpAddrdR Fre Rfi DpAddrdR Fre
Observation SB+rfi-addrs Sometimes 208 792
Time SB+rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+posxp
"RfePX PosRRXP Fre"
{0:x5=1; 0:x6=x; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
             | sc.w x7,x6,0(x5) ;
             | lw x8,0(x5)      ;

exists (not (x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRR+posxp Allowed
Histogram (3 states)
497   :>1:x6=0; 1:x7=0; 1:x8=0; x=1;
486   :>1:x6=0; 1:x7=0; 1:x8=1; x=1;
17    :>1:x6=1; 1:x7=0; 1:x8=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=3c09e95f15e1947409092fc6ffe0ea5f
Cycle=Fre RfePX PosRRXP
Relax CoRR+posxp No RfePX
Safe=Fre PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfePX PosRRXP Fre
Observation CoRR+posxp Never 0 1000
Time CoRR+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+fence.rw.rwsxp
"RfePX Fence.rw.rwsRRXP Fre"
{0:x5=1; 0:x6=x; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
             | sc.w x7,x6,0(x5) ;
             | fence rw,rw      ;
             | lw x8,0(x5)      ;

exists (not (x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRR+fence.rw.rwsxp Allowed
Histogram (3 states)
496   :>1:x6=0; 1:x7=0; 1:x8=0; x=1;
481   :>1:x6=0; 1:x7=0; 1:x8=1; x=1;
23    :>1:x6=1; 1:x7=0; 1:x8=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=5d1bc9abcdef87263fdab59c99c1a515
Cycle=Fre RfePX Fence.rw.rwsRRXP
Relax CoRR+fence.rw.rwsxp No RfePX
Safe=Fre Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfePX Fence.rw.rwsRRXP Fre
Observation CoRR+fence.rw.rwsxp Never 0 1000
Time CoRR+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+posxp
"RfePX PosRWXP Wse"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x8=2;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
             | sc.w x7,x6,0(x5) ;
             | sw x8,0(x5)      ;

exists (not (1:x6=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 1:x6=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRW2+posxp Allowed
Histogram (3 states)
500   :>1:x6=0; 1:x7=0; x=1;
493   :>1:x6=0; 1:x7=0; x=2;
7     :>1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x6=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 1:x6=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) is NOT validated
Hash=63dcecf8933cf65a2bc409287adb2d30
Cycle=Wse RfePX PosRWXP
Relax CoRW2+posxp No RfePX
Safe=Wse PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfePX PosRWXP Wse
Observation CoRW2+posxp Never 0 1000
Time CoRW2+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+fence.rw.rwsxp
"RfePX Fence.rw.rwsRWXP Wse"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x8=2;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
             | sc.w x7,x6,0(x5) ;
             | fence rw,rw      ;
             | sw x8,0(x5)      ;

exists (not (1:x6=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 1:x6=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRW2+fence.rw.rwsxp Allowed
Histogram (3 states)
493   :>1:x6=0; 1:x7=0; x=1;
498   :>1:x6=0; 1:x7=0; x=2;
9     :>1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x6=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 1:x6=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) is NOT validated
Hash=d8b3816f4e57aaf06bfd95e7ad172f9f
Cycle=Wse RfePX Fence.rw.rwsRWXP
Relax CoRW2+fence.rw.rwsxp No RfePX
Safe=Wse Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfePX Fence.rw.rwsRWXP Wse
Observation CoRW2+fence.rw.rwsxp Never 0 1000
Time CoRW2+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pos+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos+posxp
"PosWW RfePX PosRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 sw x7,0(x6) | sc.w x7,x6,0(x5) ;
             | lw x8,0(x5)      ;

exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test MP+pos+posxp Allowed
Histogram (3 states)
506   :>1:x6=0; 1:x7=0; 1:x8=0; x=2;
478   :>1:x6=0; 1:x7=0; 1:x8=2; x=2;
16    :>1:x6=2; 1:x7=0; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)))) is NOT validated
Hash=702dd46ba223efa29c158e153f5f8fcb
Cycle=Fre PosWW RfePX PosRRXP
Relax MP+pos+posxp No RfePX
Safe=Fre PosWW PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW RfePX PosRRXP Fre
Observation MP+pos+posxp Never 0 1000
Time MP+pos+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pos+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos+fence.rw.rwsxp
"PosWW RfePX Fence.rw.rwsRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 sw x7,0(x6) | sc.w x7,x6,0(x5) ;
             | fence rw,rw      ;
             | lw x8,0(x5)      ;

exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test MP+pos+fence.rw.rwsxp Allowed
Histogram (3 states)
505   :>1:x6=0; 1:x7=0; 1:x8=0; x=2;
483   :>1:x6=0; 1:x7=0; 1:x8=2; x=2;
12    :>1:x6=2; 1:x7=0; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)))) is NOT validated
Hash=67be301644c5d39895a134792fb1fa5a
Cycle=Fre PosWW RfePX Fence.rw.rwsRRXP
Relax MP+pos+fence.rw.rwsxp No RfePX
Safe=Fre PosWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW RfePX Fence.rw.rwsRRXP Fre
Observation MP+pos+fence.rw.rwsxp Never 0 1000
Time MP+pos+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pos+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pos+posxp
"PosWW RfePX PosRWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 sw x7,0(x6) | sc.w x7,x6,0(x5) ;
             | sw x8,0(x5)      ;

exists (not (x=3 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test S+pos+posxp Allowed
Histogram (3 states)
534   :>1:x6=0; 1:x7=0; x=2;
430   :>1:x6=0; 1:x7=0; x=3;
36    :>1:x6=2; 1:x7=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=3 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=0e4fd78cd5e5f527e0d3d3b4a71fd9d9
Cycle=Wse PosWW RfePX PosRWXP
Relax S+pos+posxp No RfePX
Safe=Wse PosWW PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWW RfePX PosRWXP Wse
Observation S+pos+posxp Never 0 1000
Time S+pos+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pos+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pos+fence.rw.rwsxp
"PosWW RfePX Fence.rw.rwsRWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 sw x7,0(x6) | sc.w x7,x6,0(x5) ;
             | fence rw,rw      ;
             | sw x8,0(x5)      ;

exists (not (x=3 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test S+pos+fence.rw.rwsxp Allowed
Histogram (3 states)
489   :>1:x6=0; 1:x7=0; x=2;
494   :>1:x6=0; 1:x7=0; x=3;
17    :>1:x6=2; 1:x7=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=3 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=6865f7c7d6e4f19eb67c7411c2826874
Cycle=Wse PosWW RfePX Fence.rw.rwsRWXP
Relax S+pos+fence.rw.rwsxp No RfePX
Safe=Wse PosWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWW RfePX Fence.rw.rwsRWXP Wse
Observation S+pos+fence.rw.rwsxp Never 0 1000
Time S+pos+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW1+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW1+posxp
"PosRWXP RfePX"
{0:x5=x; 0:x8=1;}
 P0               ;
 lr.w x6,0(x5)    ;
 sc.w x7,x6,0(x5) ;
 sw x8,0(x5)      ;

exists (not (0:x6=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1)))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	sw s0,0(a5)
Test CoRW1+posxp Allowed
Histogram (1 states)
2000  :>0:x6=0; 0:x7=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x6=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1))) is NOT validated
Hash=9352e8c8fbdd6ddbbc8fea2df5ea907f
Cycle=RfePX PosRWXP
Relax CoRW1+posxp No RfePX
Safe=PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf
Orig=PosRWXP RfePX
Observation CoRW1+posxp Never 0 2000
Time CoRW1+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+posxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+posxps
"PosRWXP RfePX PosRWXP RfePX"
{0:x5=x; 0:x8=1; 1:x5=x; 1:x8=2;}
 P0               | P1               ;
 lr.w x6,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x7,x6,0(x5) | sc.w x7,x6,0(x5) ;
 sw x8,0(x5)      | sw x8,0(x5)      ;

exists (not (0:x6=0 /\ (1:x6=0 /\ (0:x7=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 0:x7=1 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2))) \/ 1:x6=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x6=2 /\ 1:x6=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
Test LB+posxps Allowed
Histogram (5 states)
491   :>0:x6=0; 0:x7=0; 1:x6=0; 1:x7=0; x=1;
6     :>0:x6=2; 0:x7=0; 1:x6=0; 1:x7=0; x=1;
1     :>0:x6=0; 0:x7=1; 1:x6=0; 1:x7=0; x=1;
491   :>0:x6=0; 0:x7=0; 1:x6=0; 1:x7=0; x=2;
11    :>0:x6=0; 0:x7=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x6=0 /\ (1:x6=0 /\ (0:x7=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 0:x7=1 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2))) \/ 1:x6=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x6=2 /\ 1:x6=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=e5c5fd3ffc3dfc14dcc646b9418ce134
Cycle=RfePX PosRWXP RfePX PosRWXP
Relax LB+posxps No RfePX
Safe=PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PosRWXP RfePX PosRWXP RfePX
Observation LB+posxps Never 0 1000
Time LB+posxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwsxp+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwsxp+posxp
"Fence.rw.rwsRWXP RfePX PosRWXP RfePX"
{0:x5=x; 0:x8=1; 1:x5=x; 1:x8=2;}
 P0               | P1               ;
 lr.w x6,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x7,x6,0(x5) | sc.w x7,x6,0(x5) ;
 fence rw,rw      | sw x8,0(x5)      ;
 sw x8,0(x5)      |                  ;

exists (not (0:x6=0 /\ (1:x6=0 /\ (0:x7=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 0:x7=1 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2))) \/ 1:x6=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x6=2 /\ 1:x6=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
Test LB+fence.rw.rwsxp+posxp Allowed
Histogram (4 states)
504   :>0:x6=0; 0:x7=0; 1:x6=0; 1:x7=0; x=1;
3     :>0:x6=2; 0:x7=0; 1:x6=0; 1:x7=0; x=1;
489   :>0:x6=0; 0:x7=0; 1:x6=0; 1:x7=0; x=2;
4     :>0:x6=0; 0:x7=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x6=0 /\ (1:x6=0 /\ (0:x7=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 0:x7=1 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2))) \/ 1:x6=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x6=2 /\ 1:x6=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=8c6faddc9c47ad7311901542ee09eca9
Cycle=RfePX PosRWXP RfePX Fence.rw.rwsRWXP
Relax LB+fence.rw.rwsxp+posxp No RfePX
Safe=PosRW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWXP RfePX PosRWXP RfePX
Observation LB+fence.rw.rwsxp+posxp Never 0 1000
Time LB+fence.rw.rwsxp+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+pos+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+pos+posxp
"PosRW RfePX PosRWXP Rfe"
{0:x6=x; 0:x7=1; 1:x5=x; 1:x8=2;}
 P0          | P1               ;
 lw x5,0(x6) | lr.w x6,0(x5)    ;
 sw x7,0(x6) | sc.w x7,x6,0(x5) ;
             | sw x8,0(x5)      ;

exists (not (0:x5=0 /\ (1:x6=0 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2)) \/ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 1:x6=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
#START _litmus_P0
	lw a4,0(a5)
	sw s2,0(a5)
Test LB+pos+posxp Allowed
Histogram (3 states)
4     :>0:x5=0; 1:x6=0; 1:x7=0; x=1;
339   :>0:x5=0; 1:x6=0; 1:x7=0; x=2;
657   :>0:x5=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x6=0 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2)) \/ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 1:x6=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) is NOT validated
Hash=490489c61d43347925dea38938357809
Cycle=Rfe PosRW RfePX PosRWXP
Relax LB+pos+posxp No RfePX
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PosRW RfePX PosRWXP Rfe
Observation LB+pos+posxp Never 0 1000
Time LB+pos+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwsxp+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwsxp+pos
"Fence.rw.rwsRWXP Rfe PosRW RfePX"
{0:x5=x; 0:x8=1; 1:x6=x; 1:x7=2;}
 P0               | P1          ;
 lr.w x6,0(x5)    | lw x5,0(x6) ;
 sc.w x7,x6,0(x5) | sw x7,0(x6) ;
 fence rw,rw      |             ;
 sw x8,0(x5)      |             ;

exists (not (0:x6=0 /\ (1:x5=0 /\ (0:x7=0 /\ (x=2 \/ x=1) \/ 0:x7=1 /\ (x=1 \/ x=2)) \/ 1:x5=1 /\ x=2 /\ (0:x7=0 \/ 0:x7=1)) \/ 0:x6=2 /\ 1:x5=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test LB+fence.rw.rwsxp+pos Allowed
Histogram (4 states)
452   :>0:x6=0; 0:x7=0; 1:x5=0; x=1;
543   :>0:x6=2; 0:x7=0; 1:x5=0; x=1;
4     :>0:x6=0; 0:x7=0; 1:x5=0; x=2;
1     :>0:x6=0; 0:x7=0; 1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x6=0 /\ (1:x5=0 /\ (0:x7=0 /\ (x=2 \/ x=1) \/ 0:x7=1 /\ (x=1 \/ x=2)) \/ 1:x5=1 /\ x=2 /\ (0:x7=0 \/ 0:x7=1)) \/ 0:x6=2 /\ 1:x5=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1))) is NOT validated
Hash=4ddcb1416019055a50219176fc1d7668
Cycle=Rfe PosRW RfePX Fence.rw.rwsRWXP
Relax LB+fence.rw.rwsxp+pos No RfePX
Safe=Rfe PosRW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWXP Rfe PosRW RfePX
Observation LB+fence.rw.rwsxp+pos Never 0 1000
Time LB+fence.rw.rwsxp+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rws+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rws+posxp
"Fence.rw.rwsWW RfePX PosRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x6) | lw x8,0(x5)      ;

exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test MP+fence.rw.rws+posxp Allowed
Histogram (4 states)
6     :>1:x6=0; 1:x7=0; 1:x8=0; x=2;
479   :>1:x6=0; 1:x7=0; 1:x8=1; x=2;
514   :>1:x6=1; 1:x7=0; 1:x8=1; x=2;
1     :>1:x6=1; 1:x7=0; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)))) is NOT validated
Hash=bed151d56ad3bf4e5c48cf9565fbb837
Cycle=Fre Fence.rw.rwsWW RfePX PosRRXP
Relax MP+fence.rw.rws+posxp No RfePX
Safe=Fre PosRR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWW RfePX PosRRXP Fre
Observation MP+fence.rw.rws+posxp Never 0 1000
Time MP+fence.rw.rws+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rws+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rws+fence.rw.rwsxp
"Fence.rw.rwsWW RfePX Fence.rw.rwsRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x6) | fence rw,rw      ;
             | lw x8,0(x5)      ;

exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test MP+fence.rw.rws+fence.rw.rwsxp Allowed
Histogram (4 states)
1     :>1:x6=0; 1:x7=0; 1:x8=0; x=2;
473   :>1:x6=0; 1:x7=0; 1:x8=1; x=2;
518   :>1:x6=1; 1:x7=0; 1:x8=1; x=2;
8     :>1:x6=1; 1:x7=0; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)))) is NOT validated
Hash=5283ee6025a434d4757ab25d9182c770
Cycle=Fre Fence.rw.rwsWW RfePX Fence.rw.rwsRRXP
Relax MP+fence.rw.rws+fence.rw.rwsxp No RfePX
Safe=Fre Fence.rw.rwsWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWW RfePX Fence.rw.rwsRRXP Fre
Observation MP+fence.rw.rws+fence.rw.rwsxp Never 0 1000
Time MP+fence.rw.rws+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rws+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rws+posxp
"Fence.rw.rwsWW RfePX PosRWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x6) | sw x8,0(x5)      ;

exists (not (x=3 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rws+posxp Allowed
Histogram (3 states)
506   :>1:x6=0; 1:x7=0; x=2;
491   :>1:x6=1; 1:x7=0; x=2;
3     :>1:x6=1; 1:x7=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=3 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=57263084af776c95e6bd442f9aa4162f
Cycle=Wse Fence.rw.rwsWW RfePX PosRWXP
Relax S+fence.rw.rws+posxp No RfePX
Safe=Wse PosRW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWW RfePX PosRWXP Wse
Observation S+fence.rw.rws+posxp Never 0 1000
Time S+fence.rw.rws+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rws+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rws+fence.rw.rwsxp
"Fence.rw.rwsWW RfePX Fence.rw.rwsRWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x6) | fence rw,rw      ;
             | sw x8,0(x5)      ;

exists (not (x=3 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rws+fence.rw.rwsxp Allowed
Histogram (3 states)
506   :>1:x6=0; 1:x7=0; x=2;
487   :>1:x6=1; 1:x7=0; x=2;
7     :>1:x6=1; 1:x7=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=3 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=2fc3c7c43e83d1b8b915b76a60dc775e
Cycle=Wse Fence.rw.rwsWW RfePX Fence.rw.rwsRWXP
Relax S+fence.rw.rws+fence.rw.rwsxp No RfePX
Safe=Wse Fence.rw.rwsWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWW RfePX Fence.rw.rwsRWXP Wse
Observation S+fence.rw.rws+fence.rw.rwsxp Never 0 1000
Time S+fence.rw.rws+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW1+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW1+fence.rw.rwsxp
"Fence.rw.rwsRWXP RfePX"
{0:x5=x; 0:x8=1;}
 P0               ;
 lr.w x6,0(x5)    ;
 sc.w x7,x6,0(x5) ;
 fence rw,rw      ;
 sw x8,0(x5)      ;

exists (not (0:x6=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1)))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	sw s0,0(a5)
Test CoRW1+fence.rw.rwsxp Allowed
Histogram (1 states)
2000  :>0:x6=0; 0:x7=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x6=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1))) is NOT validated
Hash=a799a4f2b97f6470389a50405d31c537
Cycle=RfePX Fence.rw.rwsRWXP
Relax CoRW1+fence.rw.rwsxp No RfePX
Safe=Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf
Orig=Fence.rw.rwsRWXP RfePX
Observation CoRW1+fence.rw.rwsxp Never 0 2000
Time CoRW1+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwsxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwsxps
"Fence.rw.rwsRWXP RfePX Fence.rw.rwsRWXP RfePX"
{0:x5=x; 0:x8=1; 1:x5=x; 1:x8=2;}
 P0               | P1               ;
 lr.w x6,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x7,x6,0(x5) | sc.w x7,x6,0(x5) ;
 fence rw,rw      | fence rw,rw      ;
 sw x8,0(x5)      | sw x8,0(x5)      ;

exists (not (0:x6=0 /\ (1:x6=0 /\ (0:x7=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 0:x7=1 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2))) \/ 1:x6=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x6=2 /\ 1:x6=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
Test LB+fence.rw.rwsxps Allowed
Histogram (3 states)
499   :>0:x6=0; 0:x7=0; 1:x6=0; 1:x7=0; x=1;
2     :>0:x6=2; 0:x7=0; 1:x6=0; 1:x7=0; x=1;
499   :>0:x6=0; 0:x7=0; 1:x6=0; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x6=0 /\ (1:x6=0 /\ (0:x7=0 /\ (1:x7=0 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ (x=2 \/ x=1)) \/ 0:x7=1 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2))) \/ 1:x6=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x6=2 /\ 1:x6=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=c06a599248e1bdadda2d49f2b95278ce
Cycle=RfePX Fence.rw.rwsRWXP RfePX Fence.rw.rwsRWXP
Relax LB+fence.rw.rwsxps No RfePX
Safe=Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWXP RfePX Fence.rw.rwsRWXP RfePX
Observation LB+fence.rw.rwsxps Never 0 1000
Time LB+fence.rw.rwsxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rws+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rws+posxp
"Fence.rw.rwsRW RfePX PosRWXP Rfe"
{0:x6=x; 0:x7=1; 1:x5=x; 1:x8=2;}
 P0          | P1               ;
 lw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x6) | sw x8,0(x5)      ;

exists (not (0:x5=0 /\ (1:x6=0 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2)) \/ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 1:x6=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test LB+fence.rw.rws+posxp Allowed
Histogram (3 states)
461   :>0:x5=0; 1:x6=0; 1:x7=0; x=1;
533   :>0:x5=0; 1:x6=0; 1:x7=0; x=2;
6     :>0:x5=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x6=0 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2)) \/ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 1:x6=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) is NOT validated
Hash=2654dfb9997503f3076b0dda30a7e522
Cycle=Rfe Fence.rw.rwsRW RfePX PosRWXP
Relax LB+fence.rw.rws+posxp No RfePX
Safe=Rfe PosRW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRW RfePX PosRWXP Rfe
Observation LB+fence.rw.rws+posxp Never 0 1000
Time LB+fence.rw.rws+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rws+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rws+fence.rw.rwsxp
"Fence.rw.rwsRW RfePX Fence.rw.rwsRWXP Rfe"
{0:x6=x; 0:x7=1; 1:x5=x; 1:x8=2;}
 P0          | P1               ;
 lw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x6) | fence rw,rw      ;
             | sw x8,0(x5)      ;

exists (not (0:x5=0 /\ (1:x6=0 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2)) \/ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 1:x6=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test LB+fence.rw.rws+fence.rw.rwsxp Allowed
Histogram (3 states)
6     :>0:x5=0; 1:x6=0; 1:x7=0; x=1;
991   :>0:x5=0; 1:x6=0; 1:x7=0; x=2;
3     :>0:x5=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x6=0 /\ (1:x7=0 /\ (x=2 \/ x=1) \/ 1:x7=1 /\ (x=1 \/ x=2)) \/ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 1:x6=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) is NOT validated
Hash=8b7f02b7acf7d52744d7eb2ef724094a
Cycle=Rfe Fence.rw.rwsRW RfePX Fence.rw.rwsRWXP
Relax LB+fence.rw.rws+fence.rw.rwsxp No RfePX
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRW RfePX Fence.rw.rwsRWXP Rfe
Observation LB+fence.rw.rws+fence.rw.rwsxp Never 0 1000
Time LB+fence.rw.rws+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWR0+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWR0+posxp
"PosWRXP FrePX"
{0:x5=x; 0:x6=1;}
 P0               ;
 lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) ;
 lw x9,0(x5)      ;

exists (not (0:x7=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0)))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
Test CoWR0+posxp Allowed
Histogram (1 states)
2000  :>0:x7=0; 0:x8=0; 0:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0))) is NOT validated
Hash=8ff85649da7ca1d012154a8cff659295
Cycle=FrePX PosWRXP
Relax CoWR0+posxp No FrePX
Safe=PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr
Orig=PosWRXP FrePX
Observation CoWR0+posxp Never 0 2000
Time CoWR0+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+posxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+posxps
"PosWRXP FrePX PosWRXP FrePX"
{0:x5=x; 0:x6=1; 1:x5=x; 1:x6=2;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;
 lw x9,0(x5)      | lw x9,0(x5)      ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2)) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (1:x9=2 \/ 1:x9=1) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
Test SB+posxps Allowed
Histogram (4 states)
483   :>0:x7=2; 0:x8=0; 0:x9=1; 1:x7=0; 1:x8=0; 1:x9=1; x=1;
2     :>0:x7=2; 0:x8=0; 0:x9=1; 1:x7=0; 1:x8=0; 1:x9=2; x=1;
9     :>0:x7=0; 0:x8=0; 0:x9=1; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
506   :>0:x7=0; 0:x8=0; 0:x9=2; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2)) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (1:x9=2 \/ 1:x9=1) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2))) is NOT validated
Hash=469334d89e2bafd2efd7e73f04b6df02
Cycle=FrePX PosWRXP FrePX PosWRXP
Relax SB+posxps No FrePX
Safe=PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWRXP FrePX PosWRXP FrePX
Observation SB+posxps Never 0 1000
Time SB+posxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwsxp+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwsxp+posxp
"Fence.rw.rwsWRXP FrePX PosWRXP FrePX"
{0:x5=x; 0:x6=1; 1:x5=x; 1:x6=2;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;
 fence rw,rw      | lw x9,0(x5)      ;
 lw x9,0(x5)      |                  ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2)) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (1:x9=2 \/ 1:x9=1) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
Test SB+fence.rw.rwsxp+posxp Allowed
Histogram (4 states)
485   :>0:x7=2; 0:x8=0; 0:x9=1; 1:x7=0; 1:x8=0; 1:x9=1; x=1;
6     :>0:x7=2; 0:x8=0; 0:x9=1; 1:x7=0; 1:x8=0; 1:x9=2; x=1;
7     :>0:x7=0; 0:x8=0; 0:x9=1; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
502   :>0:x7=0; 0:x8=0; 0:x9=2; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2)) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (1:x9=2 \/ 1:x9=1) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2))) is NOT validated
Hash=b1e6afdc2091031b881c1fa11a2e1102
Cycle=FrePX PosWRXP FrePX Fence.rw.rwsWRXP
Relax SB+fence.rw.rwsxp+posxp No FrePX
Safe=PosWR Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRXP FrePX PosWRXP FrePX
Observation SB+fence.rw.rwsxp+posxp Never 0 1000
Time SB+fence.rw.rwsxp+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+pos+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos+posxp
"PosWR FrePX PosWRXP Fre"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x6=2;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 lw x7,0(x6) | sc.w x8,x6,0(x5) ;
             | lw x9,0(x5)      ;

exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
#START _litmus_P0
	sw s2,0(a5)
	lw a4,0(a5)
Test SB+pos+posxp Allowed
Histogram (3 states)
383   :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=1; x=1;
16    :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=2; x=1;
601   :>0:x7=1; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2)) is NOT validated
Hash=f1681718f899b111756440bfdd6350c9
Cycle=Fre PosWR FrePX PosWRXP
Relax SB+pos+posxp No FrePX
Safe=Fre PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR FrePX PosWRXP Fre
Observation SB+pos+posxp Never 0 1000
Time SB+pos+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwsxp+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwsxp+pos
"Fence.rw.rwsWRXP Fre PosWR FrePX"
{0:x5=x; 0:x6=1; 1:x5=2; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | sw x5,0(x6) ;
 sc.w x8,x6,0(x5) | lw x7,0(x6) ;
 fence rw,rw      |             ;
 lw x9,0(x5)      |             ;

exists (not (1:x7=2 /\ (x=2 /\ (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 \/ 0:x9=2) \/ 0:x8=1 /\ (0:x9=2 \/ 0:x9=0)) \/ 0:x7=2 /\ 0:x8=1 /\ 0:x9=2) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ x=1) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ 1:x7=1 /\ x=1))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test SB+fence.rw.rwsxp+pos Allowed
Histogram (3 states)
654   :>0:x7=2; 0:x8=0; 0:x9=1; 1:x7=2; x=1;
10    :>0:x7=0; 0:x8=0; 0:x9=1; 1:x7=2; x=2;
336   :>0:x7=0; 0:x8=0; 0:x9=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x7=2 /\ (x=2 /\ (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 \/ 0:x9=2) \/ 0:x8=1 /\ (0:x9=2 \/ 0:x9=0)) \/ 0:x7=2 /\ 0:x8=1 /\ 0:x9=2) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ x=1) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ 1:x7=1 /\ x=1)) is NOT validated
Hash=79a1e4727d8685822c55a8a18ad9db93
Cycle=Fre PosWR FrePX Fence.rw.rwsWRXP
Relax SB+fence.rw.rwsxp+pos No FrePX
Safe=Fre PosWR Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRXP Fre PosWR FrePX
Observation SB+fence.rw.rwsxp+pos Never 0 1000
Time SB+fence.rw.rwsxp+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+posxp+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+posxp+pos
"PosWWXP Wse PosWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | sw x5,0(x6) ;
 sc.w x8,x6,0(x5) | lw x7,0(x6) ;
 sw x9,0(x5)      |             ;

exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=2 \/ 1:x7=3)) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x8=1 /\ (1:x7=3 \/ 1:x7=2))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test R+posxp+pos Allowed
Histogram (3 states)
378   :>0:x7=0; 0:x8=0; 1:x7=3; x=2;
612   :>0:x7=3; 0:x8=0; 1:x7=3; x=2;
10    :>0:x7=0; 0:x8=0; 1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=2 \/ 1:x7=3)) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x8=1 /\ (1:x7=3 \/ 1:x7=2))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=36bc2c4e8f3d08d5f0e71237e1f799e4
Cycle=Wse PosWR FrePX PosWWXP
Relax R+posxp+pos No FrePX
Safe=Wse PosWW PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWXP Wse PosWR FrePX
Observation R+posxp+pos Never 0 1000
Time R+posxp+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwsxp+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwsxp+pos
"Fence.rw.rwsWWXP Wse PosWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | sw x5,0(x6) ;
 sc.w x8,x6,0(x5) | lw x7,0(x6) ;
 fence rw,rw      |             ;
 sw x9,0(x5)      |             ;

exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=2 \/ 1:x7=3)) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x8=1 /\ (1:x7=3 \/ 1:x7=2))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test R+fence.rw.rwsxp+pos Allowed
Histogram (3 states)
409   :>0:x7=0; 0:x8=0; 1:x7=3; x=2;
587   :>0:x7=3; 0:x8=0; 1:x7=3; x=2;
4     :>0:x7=0; 0:x8=0; 1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=2 \/ 1:x7=3)) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x8=1 /\ (1:x7=3 \/ 1:x7=2))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=f10f255c5d1457ab3a085f43e8b58b35
Cycle=Wse PosWR FrePX Fence.rw.rwsWWXP
Relax R+fence.rw.rwsxp+pos No FrePX
Safe=Wse PosWR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWXP Wse PosWR FrePX
Observation R+fence.rw.rwsxp+pos Never 0 1000
Time R+fence.rw.rwsxp+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+X
"RfeXP PosRR FrePX"
{0:x5=x; 0:x6=1; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | lw x7,0(x6) ;

exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x5=1 /\ 1:x7=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
Test CoRR+X Allowed
Histogram (3 states)
990   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; x=1;
2     :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; x=1;
8     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x5=1 /\ 1:x7=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0))) is NOT validated
Hash=fa6591662eb300cef6d5770ec38af0f6
Cycle=PosRR FrePX RfeXP
Relax CoRR+X No FrePX
Safe=Rfe PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfeXP PosRR FrePX
Observation CoRR+X Never 0 1000
Time CoRR+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+posxp+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+posxp+pos
"PosWWXP Rfe PosRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | lw x7,0(x6) ;
 sw x9,0(x5)      |             ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
Test MP+posxp+pos Allowed
Histogram (2 states)
991   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; x=2;
9     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2)))) is NOT validated
Hash=472860b862cc414415320a51bb0cb92c
Cycle=Rfe PosRR FrePX PosWWXP
Relax MP+posxp+pos No FrePX
Safe=Rfe PosWW PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWXP Rfe PosRR FrePX
Observation MP+posxp+pos Never 0 1000
Time MP+posxp+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwsxp+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwsxp+pos
"Fence.rw.rwsWWXP Rfe PosRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | lw x7,0(x6) ;
 fence rw,rw      |             ;
 sw x9,0(x5)      |             ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
Test MP+fence.rw.rwsxp+pos Allowed
Histogram (2 states)
996   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; x=2;
4     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2)))) is NOT validated
Hash=80497da77de51ce8e8c1779b09cc5b7b
Cycle=Rfe PosRR FrePX Fence.rw.rwsWWXP
Relax MP+fence.rw.rwsxp+pos No FrePX
Safe=Rfe PosRR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWXP Rfe PosRR FrePX
Observation MP+fence.rw.rwsxp+pos Never 0 1000
Time MP+fence.rw.rwsxp+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWR0+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWR0+fence.rw.rwsxp
"Fence.rw.rwsWRXP FrePX"
{0:x5=x; 0:x6=1;}
 P0               ;
 lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) ;
 fence rw,rw      ;
 lw x9,0(x5)      ;

exists (not (0:x7=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0)))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
Test CoWR0+fence.rw.rwsxp Allowed
Histogram (1 states)
2000  :>0:x7=0; 0:x8=0; 0:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0))) is NOT validated
Hash=918a3845f542c4553a44b96af646e7bd
Cycle=FrePX Fence.rw.rwsWRXP
Relax CoWR0+fence.rw.rwsxp No FrePX
Safe=Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr
Orig=Fence.rw.rwsWRXP FrePX
Observation CoWR0+fence.rw.rwsxp Never 0 2000
Time CoWR0+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwsxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwsxps
"Fence.rw.rwsWRXP FrePX Fence.rw.rwsWRXP FrePX"
{0:x5=x; 0:x6=1; 1:x5=x; 1:x6=2;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;
 fence rw,rw      | fence rw,rw      ;
 lw x9,0(x5)      | lw x9,0(x5)      ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2)) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (1:x9=2 \/ 1:x9=1) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
Test SB+fence.rw.rwsxps Allowed
Histogram (3 states)
498   :>0:x7=2; 0:x8=0; 0:x9=1; 1:x7=0; 1:x8=0; 1:x9=1; x=1;
2     :>0:x7=0; 0:x8=0; 0:x9=1; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
500   :>0:x7=0; 0:x8=0; 0:x9=2; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2)) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (1:x9=2 \/ 1:x9=1) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2))) is NOT validated
Hash=97aae8bc9d1774eb582503589ddfdab1
Cycle=FrePX Fence.rw.rwsWRXP FrePX Fence.rw.rwsWRXP
Relax SB+fence.rw.rwsxps No FrePX
Safe=Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRXP FrePX Fence.rw.rwsWRXP FrePX
Observation SB+fence.rw.rwsxps Never 0 1000
Time SB+fence.rw.rwsxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rws+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rws+posxp
"Fence.rw.rwsWR FrePX PosWRXP Fre"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x6=2;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence rw,rw | sc.w x8,x6,0(x5) ;
 lw x7,0(x6) | lw x9,0(x5)      ;

exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test SB+fence.rw.rws+posxp Allowed
Histogram (4 states)
55    :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=1; x=1;
1     :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=2; x=1;
5     :>0:x7=1; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
939   :>0:x7=2; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2)) is NOT validated
Hash=5e5d2c6fa9fbac2063c789508fde1056
Cycle=Fre Fence.rw.rwsWR FrePX PosWRXP
Relax SB+fence.rw.rws+posxp No FrePX
Safe=Fre PosWR Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWR FrePX PosWRXP Fre
Observation SB+fence.rw.rws+posxp Never 0 1000
Time SB+fence.rw.rws+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rws+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rws+fence.rw.rwsxp
"Fence.rw.rwsWR FrePX Fence.rw.rwsWRXP Fre"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x6=2;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence rw,rw | sc.w x8,x6,0(x5) ;
 lw x7,0(x6) | fence rw,rw      ;
             | lw x9,0(x5)      ;

exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test SB+fence.rw.rws+fence.rw.rwsxp Allowed
Histogram (4 states)
202   :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=1; x=1;
1     :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=2; x=1;
10    :>0:x7=1; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
787   :>0:x7=2; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2)) is NOT validated
Hash=bf3c9c081bb4be427b0eea44551af593
Cycle=Fre Fence.rw.rwsWR FrePX Fence.rw.rwsWRXP
Relax SB+fence.rw.rws+fence.rw.rwsxp No FrePX
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWR FrePX Fence.rw.rwsWRXP Fre
Observation SB+fence.rw.rws+fence.rw.rwsxp Never 0 1000
Time SB+fence.rw.rws+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+posxp+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+posxp+fence.rw.rws
"PosWWXP Wse Fence.rw.rwsWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | sw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence rw,rw ;
 sw x9,0(x5)      | lw x7,0(x6) ;

exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=2 \/ 1:x7=3)) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x8=1 /\ (1:x7=3 \/ 1:x7=2))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test R+posxp+fence.rw.rws Allowed
Histogram (4 states)
502   :>0:x7=3; 0:x8=0; 1:x7=1; x=2;
488   :>0:x7=0; 0:x8=0; 1:x7=2; x=2;
5     :>0:x7=0; 0:x8=0; 1:x7=3; x=2;
5     :>0:x7=3; 0:x8=0; 1:x7=3; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=2 \/ 1:x7=3)) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x8=1 /\ (1:x7=3 \/ 1:x7=2))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=c768b385c18edd0a3bd3e113b907cf03
Cycle=Wse Fence.rw.rwsWR FrePX PosWWXP
Relax R+posxp+fence.rw.rws No FrePX
Safe=Wse PosWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWXP Wse Fence.rw.rwsWR FrePX
Observation R+posxp+fence.rw.rws Never 0 1000
Time R+posxp+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwsxp+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwsxp+fence.rw.rws
"Fence.rw.rwsWWXP Wse Fence.rw.rwsWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | sw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence rw,rw ;
 fence rw,rw      | lw x7,0(x6) ;
 sw x9,0(x5)      |             ;

exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=2 \/ 1:x7=3)) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x8=1 /\ (1:x7=3 \/ 1:x7=2))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test R+fence.rw.rwsxp+fence.rw.rws Allowed
Histogram (4 states)
120   :>0:x7=3; 0:x8=0; 1:x7=1; x=2;
3     :>0:x7=0; 0:x8=0; 1:x7=2; x=2;
863   :>0:x7=0; 0:x8=0; 1:x7=3; x=2;
14    :>0:x7=3; 0:x8=0; 1:x7=3; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=2 \/ 1:x7=3)) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x8=1 /\ (1:x7=3 \/ 1:x7=2))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=f565c222e0422c347b78ada92e5bd36a
Cycle=Wse Fence.rw.rwsWR FrePX Fence.rw.rwsWWXP
Relax R+fence.rw.rwsxp+fence.rw.rws No FrePX
Safe=Wse Fence.rw.rwsWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWXP Wse Fence.rw.rwsWR FrePX
Observation R+fence.rw.rwsxp+fence.rw.rws Never 0 1000
Time R+fence.rw.rwsxp+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+fence.rw.rws+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+fence.rw.rws+X
"RfeXP Fence.rw.rwsRR FrePX"
{0:x5=x; 0:x6=1; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence rw,rw ;
                  | lw x7,0(x6) ;

exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x5=1 /\ 1:x7=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
Test CoRR+fence.rw.rws+X Allowed
Histogram (3 states)
270   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; x=1;
725   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; x=1;
5     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x5=1 /\ 1:x7=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0))) is NOT validated
Hash=fbd47849b9f91db5b5c9b05074ac5c93
Cycle=Fence.rw.rwsRR FrePX RfeXP
Relax CoRR+fence.rw.rws+X No FrePX
Safe=Rfe Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfeXP Fence.rw.rwsRR FrePX
Observation CoRR+fence.rw.rws+X Never 0 1000
Time CoRR+fence.rw.rws+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+posxp+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+posxp+fence.rw.rws
"PosWWXP Rfe Fence.rw.rwsRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence rw,rw ;
 sw x9,0(x5)      | lw x7,0(x6) ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
Test MP+posxp+fence.rw.rws Allowed
Histogram (4 states)
12    :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; x=2;
977   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; x=2;
10    :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2)))) is NOT validated
Hash=70f3c86636f638c63be4ce6d92721db5
Cycle=Rfe Fence.rw.rwsRR FrePX PosWWXP
Relax MP+posxp+fence.rw.rws No FrePX
Safe=Rfe PosWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWXP Rfe Fence.rw.rwsRR FrePX
Observation MP+posxp+fence.rw.rws Never 0 1000
Time MP+posxp+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwsxp+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwsxp+fence.rw.rws
"Fence.rw.rwsWWXP Rfe Fence.rw.rwsRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence rw,rw ;
 fence rw,rw      | lw x7,0(x6) ;
 sw x9,0(x5)      |             ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
Test MP+fence.rw.rwsxp+fence.rw.rws Allowed
Histogram (3 states)
42    :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; x=2;
952   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; x=2;
6     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2)))) is NOT validated
Hash=766b4013296bf422e33903c7ad431312
Cycle=Rfe Fence.rw.rwsRR FrePX Fence.rw.rwsWWXP
Relax MP+fence.rw.rwsxp+fence.rw.rws No FrePX
Safe=Rfe Fence.rw.rwsWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWXP Rfe Fence.rw.rwsRR FrePX
Observation MP+fence.rw.rwsxp+fence.rw.rws Never 0 1000
Time MP+fence.rw.rwsxp+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWW+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWW+posxp
"PosWWXP WsePX"
{0:x5=x; 0:x6=1; 0:x9=2;}
 P0               ;
 lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) ;
 sw x9,0(x5)      ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test CoWW+posxp Allowed
Histogram (1 states)
2000  :>0:x7=0; 0:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=00ae93bcf369ea5d3417ffa6917039d8
Cycle=WsePX PosWWXP
Relax CoWW+posxp No WsePX
Safe=PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws
Orig=PosWWXP WsePX
Observation CoWW+posxp Never 0 2000
Time CoWW+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+posxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+posxps
"PosWWXP WsePX PosWWXP WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;
 sw x9,0(x5)      | sw x9,0(x5)      ;

exists (not (0:x7=0 /\ (x=4 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=2 /\ (1:x8=0 \/ 1:x8=1))) \/ x=2 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=0 /\ 1:x8=1) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x8=0 /\ (x=4 \/ x=2) \/ 0:x8=1 /\ (x=2 \/ x=4)) \/ 0:x7=4 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=4 /\ 1:x8=1 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test 2+2W+posxps Allowed
Histogram (6 states)
494   :>0:x7=3; 0:x8=0; 1:x7=0; 1:x8=0; x=2;
5     :>0:x7=4; 0:x8=0; 1:x7=0; 1:x8=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x7=1; 1:x8=0; x=2;
4     :>0:x7=3; 0:x8=0; 1:x7=0; 1:x8=0; x=4;
491   :>0:x7=0; 0:x8=0; 1:x7=1; 1:x8=0; x=4;
5     :>0:x7=0; 0:x8=0; 1:x7=2; 1:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=4 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=2 /\ (1:x8=0 \/ 1:x8=1))) \/ x=2 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=0 /\ 1:x8=1) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x8=0 /\ (x=4 \/ x=2) \/ 0:x8=1 /\ (x=2 \/ x=4)) \/ 0:x7=4 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=4 /\ 1:x8=1 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))) is NOT validated
Hash=63a88d732936255f2319a3767aa5ab1a
Cycle=WsePX PosWWXP WsePX PosWWXP
Relax 2+2W+posxps No WsePX
Safe=PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PosWWXP WsePX PosWWXP WsePX
Observation 2+2W+posxps Never 0 1000
Time 2+2W+posxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwsxp+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwsxp+posxp
"Fence.rw.rwsWWXP WsePX PosWWXP WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;
 fence rw,rw      | sw x9,0(x5)      ;
 sw x9,0(x5)      |                  ;

exists (not (0:x7=0 /\ (x=4 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=2 /\ (1:x8=0 \/ 1:x8=1))) \/ x=2 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=0 /\ 1:x8=1) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x8=0 /\ (x=4 \/ x=2) \/ 0:x8=1 /\ (x=2 \/ x=4)) \/ 0:x7=4 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=4 /\ 1:x8=1 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test 2+2W+fence.rw.rwsxp+posxp Allowed
Histogram (4 states)
501   :>0:x7=3; 0:x8=0; 1:x7=0; 1:x8=0; x=2;
12    :>0:x7=4; 0:x8=0; 1:x7=0; 1:x8=0; x=2;
2     :>0:x7=0; 0:x8=0; 1:x7=1; 1:x8=0; x=2;
485   :>0:x7=0; 0:x8=0; 1:x7=1; 1:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=4 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=2 /\ (1:x8=0 \/ 1:x8=1))) \/ x=2 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=0 /\ 1:x8=1) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x8=0 /\ (x=4 \/ x=2) \/ 0:x8=1 /\ (x=2 \/ x=4)) \/ 0:x7=4 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=4 /\ 1:x8=1 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))) is NOT validated
Hash=f729209750a113bb58d1ade388a7053a
Cycle=WsePX PosWWXP WsePX Fence.rw.rwsWWXP
Relax 2+2W+fence.rw.rwsxp+posxp No WsePX
Safe=PosWW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWXP WsePX PosWWXP WsePX
Observation 2+2W+fence.rw.rwsxp+posxp Never 0 1000
Time 2+2W+fence.rw.rwsxp+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pos+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos+posxp
"PosWW WsePX PosWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 sw x7,0(x6) | sc.w x8,x6,0(x5) ;
             | lw x9,0(x5)      ;

exists (not (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1)) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test R+pos+posxp Allowed
Histogram (3 states)
481   :>1:x7=0; 1:x8=0; 1:x9=2; x=2;
504   :>1:x7=0; 1:x8=0; 1:x9=3; x=2;
15    :>1:x7=2; 1:x8=0; 1:x9=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1)) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) is NOT validated
Hash=76d35da4765cada000a2957bd9300ec8
Cycle=Fre PosWW WsePX PosWRXP
Relax R+pos+posxp No WsePX
Safe=Fre PosWW PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW WsePX PosWRXP Fre
Observation R+pos+posxp Never 0 1000
Time R+pos+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pos+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos+fence.rw.rwsxp
"PosWW WsePX Fence.rw.rwsWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 sw x7,0(x6) | sc.w x8,x6,0(x5) ;
             | fence rw,rw      ;
             | lw x9,0(x5)      ;

exists (not (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1)) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test R+pos+fence.rw.rwsxp Allowed
Histogram (3 states)
494   :>1:x7=0; 1:x8=0; 1:x9=2; x=2;
495   :>1:x7=0; 1:x8=0; 1:x9=3; x=2;
11    :>1:x7=2; 1:x8=0; 1:x9=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1)) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) is NOT validated
Hash=9c82db980863c06cb1db037261563c10
Cycle=Fre PosWW WsePX Fence.rw.rwsWRXP
Relax R+pos+fence.rw.rwsxp No WsePX
Safe=Fre PosWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW WsePX Fence.rw.rwsWRXP Fre
Observation R+pos+fence.rw.rwsxp Never 0 1000
Time R+pos+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+pos+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+pos+posxp
"PosWW WsePX PosWWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 sw x7,0(x6) | sc.w x8,x6,0(x5) ;
             | sw x9,0(x5)      ;

exists (not (x=4 /\ (1:x8=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0)) \/ x=2 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test 2+2W+pos+posxp Allowed
Histogram (3 states)
508   :>1:x7=0; 1:x8=0; x=2;
449   :>1:x7=0; 1:x8=0; x=4;
43    :>1:x7=2; 1:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=4 /\ (1:x8=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0)) \/ x=2 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=dc6292f5515f08ab8d091d46eb793044
Cycle=Wse PosWW WsePX PosWWXP
Relax 2+2W+pos+posxp No WsePX
Safe=Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PosWW WsePX PosWWXP Wse
Observation 2+2W+pos+posxp Never 0 1000
Time 2+2W+pos+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwsxp+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwsxp+pos
"Fence.rw.rwsWWXP Wse PosWW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0               | P1          ;
 lr.w x7,0(x5)    | sw x5,0(x6) ;
 sc.w x8,x6,0(x5) | sw x7,0(x6) ;
 fence rw,rw      |             ;
 sw x9,0(x5)      |             ;

exists (not (x=2 /\ (0:x8=0 /\ (0:x7=0 \/ 0:x7=3 \/ 0:x7=4) \/ 0:x8=1 /\ (0:x7=4 \/ 0:x7=3 \/ 0:x7=0)) \/ x=4 /\ (0:x7=0 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x7=3 /\ (0:x8=0 \/ 0:x8=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a5)
Test 2+2W+fence.rw.rwsxp+pos Allowed
Histogram (3 states)
498   :>0:x7=0; 0:x8=0; x=2;
9     :>0:x7=4; 0:x8=0; x=2;
493   :>0:x7=0; 0:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (0:x8=0 /\ (0:x7=0 \/ 0:x7=3 \/ 0:x7=4) \/ 0:x8=1 /\ (0:x7=4 \/ 0:x7=3 \/ 0:x7=0)) \/ x=4 /\ (0:x7=0 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x7=3 /\ (0:x8=0 \/ 0:x8=1)))) is NOT validated
Hash=2aa28bbf573992c1ae6c06b556060652
Cycle=Wse PosWW WsePX Fence.rw.rwsWWXP
Relax 2+2W+fence.rw.rwsxp+pos No WsePX
Safe=Wse PosWW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWXP Wse PosWW WsePX
Observation 2+2W+fence.rw.rwsxp+pos Never 0 1000
Time 2+2W+fence.rw.rwsxp+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+X
"RfeXP PosRW WsePX"
{0:x5=x; 0:x6=1; 1:x6=x; 1:x7=2;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | sw x7,0(x6) ;

exists (not (1:x5=0 /\ (x=2 /\ (0:x7=0 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x7=2 /\ 0:x8=1) \/ 0:x7=2 /\ 0:x8=0 /\ x=1) \/ 0:x7=0 /\ 0:x8=0 /\ 1:x5=1 /\ x=2))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test CoRW2+X Allowed
Histogram (3 states)
673   :>0:x7=2; 0:x8=0; 1:x5=0; x=1;
322   :>0:x7=0; 0:x8=0; 1:x5=0; x=2;
5     :>0:x7=0; 0:x8=0; 1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x5=0 /\ (x=2 /\ (0:x7=0 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x7=2 /\ 0:x8=1) \/ 0:x7=2 /\ 0:x8=0 /\ x=1) \/ 0:x7=0 /\ 0:x8=0 /\ 1:x5=1 /\ x=2)) is NOT validated
Hash=e25f3645dbcca208a39739df206af4c0
Cycle=PosRW WsePX RfeXP
Relax CoRW2+X No WsePX
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfeXP PosRW WsePX
Observation CoRW2+X Never 0 1000
Time CoRW2+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+posxp+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+posxp+pos
"PosWWXP Rfe PosRW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | sw x7,0(x6) ;
 sw x9,0(x5)      |             ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (1:x5=0 /\ (x=2 \/ x=3) \/ 1:x5=2 /\ x=3)) \/ 0:x7=3 /\ 1:x5=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test S+posxp+pos Allowed
Histogram (4 states)
419   :>0:x7=0; 0:x8=0; 1:x5=0; x=2;
579   :>0:x7=3; 0:x8=0; 1:x5=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=1; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=1; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (1:x5=0 /\ (x=2 \/ x=3) \/ 1:x5=2 /\ x=3)) \/ 0:x7=3 /\ 1:x5=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=890811f0fb3bf817350b17d7f3f20647
Cycle=Rfe PosRW WsePX PosWWXP
Relax S+posxp+pos No WsePX
Safe=Rfe PosWW PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWXP Rfe PosRW WsePX
Observation S+posxp+pos Never 0 1000
Time S+posxp+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwsxp+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwsxp+pos
"Fence.rw.rwsWWXP Rfe PosRW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | sw x7,0(x6) ;
 fence rw,rw      |             ;
 sw x9,0(x5)      |             ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (1:x5=0 /\ (x=2 \/ x=3) \/ 1:x5=2 /\ x=3)) \/ 0:x7=3 /\ 1:x5=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test S+fence.rw.rwsxp+pos Allowed
Histogram (3 states)
415   :>0:x7=0; 0:x8=0; 1:x5=0; x=2;
581   :>0:x7=3; 0:x8=0; 1:x5=0; x=2;
4     :>0:x7=0; 0:x8=0; 1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (1:x5=0 /\ (x=2 \/ x=3) \/ 1:x5=2 /\ x=3)) \/ 0:x7=3 /\ 1:x5=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=e7f858e290da96cf21345ebfd64dc982
Cycle=Rfe PosRW WsePX Fence.rw.rwsWWXP
Relax S+fence.rw.rwsxp+pos No WsePX
Safe=Rfe PosRW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWXP Rfe PosRW WsePX
Observation S+fence.rw.rwsxp+pos Never 0 1000
Time S+fence.rw.rwsxp+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWW+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWW+fence.rw.rwsxp
"Fence.rw.rwsWWXP WsePX"
{0:x5=x; 0:x6=1; 0:x9=2;}
 P0               ;
 lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) ;
 fence rw,rw      ;
 sw x9,0(x5)      ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
Test CoWW+fence.rw.rwsxp Allowed
Histogram (1 states)
2000  :>0:x7=0; 0:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=a3015aa391160d63de597cbdab65ecd7
Cycle=WsePX Fence.rw.rwsWWXP
Relax CoWW+fence.rw.rwsxp No WsePX
Safe=Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws
Orig=Fence.rw.rwsWWXP WsePX
Observation CoWW+fence.rw.rwsxp Never 0 2000
Time CoWW+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwsxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwsxps
"Fence.rw.rwsWWXP WsePX Fence.rw.rwsWWXP WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;
 fence rw,rw      | fence rw,rw      ;
 sw x9,0(x5)      | sw x9,0(x5)      ;

exists (not (0:x7=0 /\ (x=4 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=2 /\ (1:x8=0 \/ 1:x8=1))) \/ x=2 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=0 /\ 1:x8=1) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x8=0 /\ (x=4 \/ x=2) \/ 0:x8=1 /\ (x=2 \/ x=4)) \/ 0:x7=4 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=4 /\ 1:x8=1 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
Test 2+2W+fence.rw.rwsxps Allowed
Histogram (5 states)
502   :>0:x7=3; 0:x8=0; 1:x7=0; 1:x8=0; x=2;
3     :>0:x7=4; 0:x8=0; 1:x7=0; 1:x8=0; x=2;
1     :>0:x7=3; 0:x8=0; 1:x7=0; 1:x8=0; x=4;
491   :>0:x7=0; 0:x8=0; 1:x7=1; 1:x8=0; x=4;
3     :>0:x7=0; 0:x8=0; 1:x7=2; 1:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=4 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=2 /\ (1:x8=0 \/ 1:x8=1))) \/ x=2 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=0 /\ 1:x8=1) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x8=0 /\ (x=4 \/ x=2) \/ 0:x8=1 /\ (x=2 \/ x=4)) \/ 0:x7=4 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=4 /\ 1:x8=1 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))) is NOT validated
Hash=fe3e223bcc7a048bb7a2d82ceca9f35e
Cycle=WsePX Fence.rw.rwsWWXP WsePX Fence.rw.rwsWWXP
Relax 2+2W+fence.rw.rwsxps No WsePX
Safe=Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWXP WsePX Fence.rw.rwsWWXP WsePX
Observation 2+2W+fence.rw.rwsxps Never 0 1000
Time 2+2W+fence.rw.rwsxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rws+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rws+posxp
"Fence.rw.rwsWW WsePX PosWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence rw,rw | sc.w x8,x6,0(x5) ;
 sw x7,0(x6) | lw x9,0(x5)      ;

exists (not (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1)) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test R+fence.rw.rws+posxp Allowed
Histogram (5 states)
477   :>1:x7=0; 1:x8=0; 1:x9=1; x=2;
2     :>1:x7=1; 1:x8=0; 1:x9=2; x=2;
4     :>1:x7=0; 1:x8=0; 1:x9=3; x=2;
516   :>1:x7=1; 1:x8=0; 1:x9=3; x=2;
1     :>1:x7=2; 1:x8=0; 1:x9=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1)) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) is NOT validated
Hash=96cea7c84ab447ca4aea9eafb8f33dfb
Cycle=Fre Fence.rw.rwsWW WsePX PosWRXP
Relax R+fence.rw.rws+posxp No WsePX
Safe=Fre PosWR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWW WsePX PosWRXP Fre
Observation R+fence.rw.rws+posxp Never 0 1000
Time R+fence.rw.rws+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rws+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rws+fence.rw.rwsxp
"Fence.rw.rwsWW WsePX Fence.rw.rwsWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence rw,rw | sc.w x8,x6,0(x5) ;
 sw x7,0(x6) | fence rw,rw      ;
             | lw x9,0(x5)      ;

exists (not (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1)) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test R+fence.rw.rws+fence.rw.rwsxp Allowed
Histogram (4 states)
464   :>1:x7=0; 1:x8=0; 1:x9=1; x=2;
9     :>1:x7=1; 1:x8=0; 1:x9=2; x=2;
1     :>1:x7=0; 1:x8=0; 1:x9=3; x=2;
526   :>1:x7=1; 1:x8=0; 1:x9=3; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1)) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) is NOT validated
Hash=79aabb656465942ab115916d399b530d
Cycle=Fre Fence.rw.rwsWW WsePX Fence.rw.rwsWRXP
Relax R+fence.rw.rws+fence.rw.rwsxp No WsePX
Safe=Fre Fence.rw.rwsWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWW WsePX Fence.rw.rwsWRXP Fre
Observation R+fence.rw.rws+fence.rw.rwsxp Never 0 1000
Time R+fence.rw.rws+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rws+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rws+posxp
"Fence.rw.rwsWW WsePX PosWWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence rw,rw | sc.w x8,x6,0(x5) ;
 sw x7,0(x6) | sw x9,0(x5)      ;

exists (not (x=4 /\ (1:x8=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0)) \/ x=2 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test 2+2W+fence.rw.rws+posxp Allowed
Histogram (3 states)
457   :>1:x7=0; 1:x8=0; x=2;
533   :>1:x7=1; 1:x8=0; x=2;
10    :>1:x7=1; 1:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=4 /\ (1:x8=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0)) \/ x=2 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=aa81a736bb18c005702f90901f704656
Cycle=Wse Fence.rw.rwsWW WsePX PosWWXP
Relax 2+2W+fence.rw.rws+posxp No WsePX
Safe=Wse PosWW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWW WsePX PosWWXP Wse
Observation 2+2W+fence.rw.rws+posxp Never 0 1000
Time 2+2W+fence.rw.rws+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rws+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rws+fence.rw.rwsxp
"Fence.rw.rwsWW WsePX Fence.rw.rwsWWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence rw,rw | sc.w x8,x6,0(x5) ;
 sw x7,0(x6) | fence rw,rw      ;
             | sw x9,0(x5)      ;

exists (not (x=4 /\ (1:x8=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0)) \/ x=2 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test 2+2W+fence.rw.rws+fence.rw.rwsxp Allowed
Histogram (4 states)
482   :>1:x7=0; 1:x8=0; x=2;
505   :>1:x7=1; 1:x8=0; x=2;
12    :>1:x7=1; 1:x8=0; x=4;
1     :>1:x7=2; 1:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=4 /\ (1:x8=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0)) \/ x=2 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=dde32b5701b439d8a768d44116b5229c
Cycle=Wse Fence.rw.rwsWW WsePX Fence.rw.rwsWWXP
Relax 2+2W+fence.rw.rws+fence.rw.rwsxp No WsePX
Safe=Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWW WsePX Fence.rw.rwsWWXP Wse
Observation 2+2W+fence.rw.rws+fence.rw.rwsxp Never 0 1000
Time 2+2W+fence.rw.rws+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+fence.rw.rws+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+fence.rw.rws+X
"RfeXP Fence.rw.rwsRW WsePX"
{0:x5=x; 0:x6=1; 1:x6=x; 1:x7=2;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence rw,rw ;
                  | sw x7,0(x6) ;

exists (not (1:x5=0 /\ (x=2 /\ (0:x7=0 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x7=2 /\ 0:x8=1) \/ 0:x7=2 /\ 0:x8=0 /\ x=1) \/ 0:x7=0 /\ 0:x8=0 /\ 1:x5=1 /\ x=2))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test CoRW2+fence.rw.rws+X Allowed
Histogram (3 states)
9     :>0:x7=2; 0:x8=0; 1:x5=0; x=1;
988   :>0:x7=0; 0:x8=0; 1:x5=0; x=2;
3     :>0:x7=0; 0:x8=0; 1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x5=0 /\ (x=2 /\ (0:x7=0 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x7=2 /\ 0:x8=1) \/ 0:x7=2 /\ 0:x8=0 /\ x=1) \/ 0:x7=0 /\ 0:x8=0 /\ 1:x5=1 /\ x=2)) is NOT validated
Hash=5898f783f63bcf490682e1a7a3e9f4fd
Cycle=Fence.rw.rwsRW WsePX RfeXP
Relax CoRW2+fence.rw.rws+X No WsePX
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfeXP Fence.rw.rwsRW WsePX
Observation CoRW2+fence.rw.rws+X Never 0 1000
Time CoRW2+fence.rw.rws+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+posxp+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+posxp+fence.rw.rws
"PosWWXP Rfe Fence.rw.rwsRW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence rw,rw ;
 sw x9,0(x5)      | sw x7,0(x6) ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (1:x5=0 /\ (x=2 \/ x=3) \/ 1:x5=2 /\ x=3)) \/ 0:x7=3 /\ 1:x5=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+posxp+fence.rw.rws Allowed
Histogram (4 states)
585   :>0:x7=0; 0:x8=0; 1:x5=0; x=2;
406   :>0:x7=0; 0:x8=0; 1:x5=0; x=3;
8     :>0:x7=0; 0:x8=0; 1:x5=1; x=3;
1     :>0:x7=0; 0:x8=0; 1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (1:x5=0 /\ (x=2 \/ x=3) \/ 1:x5=2 /\ x=3)) \/ 0:x7=3 /\ 1:x5=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=93e6075c0142bdd392da5f387d0e86fa
Cycle=Rfe Fence.rw.rwsRW WsePX PosWWXP
Relax S+posxp+fence.rw.rws No WsePX
Safe=Rfe PosWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWXP Rfe Fence.rw.rwsRW WsePX
Observation S+posxp+fence.rw.rws Never 0 1000
Time S+posxp+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwsxp+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwsxp+fence.rw.rws
"Fence.rw.rwsWWXP Rfe Fence.rw.rwsRW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence rw,rw ;
 fence rw,rw      | sw x7,0(x6) ;
 sw x9,0(x5)      |             ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (1:x5=0 /\ (x=2 \/ x=3) \/ 1:x5=2 /\ x=3)) \/ 0:x7=3 /\ 1:x5=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rwsxp+fence.rw.rws Allowed
Histogram (5 states)
982   :>0:x7=0; 0:x8=0; 1:x5=0; x=2;
6     :>0:x7=3; 0:x8=0; 1:x5=0; x=2;
3     :>0:x7=0; 0:x8=0; 1:x5=0; x=3;
8     :>0:x7=0; 0:x8=0; 1:x5=1; x=3;
1     :>0:x7=0; 0:x8=0; 1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (1:x5=0 /\ (x=2 \/ x=3) \/ 1:x5=2 /\ x=3)) \/ 0:x7=3 /\ 1:x5=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=37cebb8cdde5346ad64e62c6e2ec21e6
Cycle=Rfe Fence.rw.rwsRW WsePX Fence.rw.rwsWWXP
Relax S+fence.rw.rwsxp+fence.rw.rws No WsePX
Safe=Rfe Fence.rw.rwsWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWXP Rfe Fence.rw.rwsRW WsePX
Observation S+fence.rw.rwsxp+fence.rw.rws Never 0 1000
Time S+fence.rw.rwsxp+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pospx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pospx+pos
"PosWWPX WseXP PosWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0               | P1          ;
 sw x5,0(x6)      | sw x5,0(x6) ;
 lr.w x8,0(x6)    | lw x7,0(x6) ;
 sc.w x9,x7,0(x6) |             ;

exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3) \/ 0:x9=1 /\ (1:x7=3 /\ (x=1 \/ x=3) \/ 1:x7=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x9=1 /\ 1:x7=3 /\ x=3)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test R+pospx+pos Allowed
Histogram (2 states)
857   :>0:x8=1; 0:x9=0; 1:x7=3; x=2;
143   :>0:x8=1; 0:x9=0; 1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3) \/ 0:x9=1 /\ (1:x7=3 /\ (x=1 \/ x=3) \/ 1:x7=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x9=1 /\ 1:x7=3 /\ x=3))) is NOT validated
Hash=df53c88ba362cf5866753f6a6f60d379
Cycle=Fre PosWWPX WseXP PosWR
Relax R+pospx+pos No PosWWPX
Safe=Fre Wse PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWPX WseXP PosWR Fre
Observation R+pospx+pos Never 0 1000
Time R+pospx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pospx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pospx+pos
"PosWWPX RfeXP PosRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0               | P1          ;
 sw x5,0(x6)      | lw x5,0(x6) ;
 lr.w x8,0(x6)    | lw x7,0(x6) ;
 sc.w x9,x7,0(x6) |             ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x9=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
Test MP+pospx+pos Allowed
Histogram (2 states)
998   :>0:x8=1; 0:x9=0; 1:x5=0; 1:x7=0; x=2;
2     :>0:x8=1; 0:x9=0; 1:x5=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x9=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)))) is NOT validated
Hash=033f5f9fb1894c80c22deaca49a07499
Cycle=Fre PosWWPX RfeXP PosRR
Relax MP+pospx+pos No PosWWPX
Safe=Rfe Fre PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWPX RfeXP PosRR Fre
Observation MP+pospx+pos Never 0 1000
Time MP+pospx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pospx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pospx+fence.rw.rws
"PosWWPX WseXP Fence.rw.rwsWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0               | P1          ;
 sw x5,0(x6)      | sw x5,0(x6) ;
 lr.w x8,0(x6)    | fence rw,rw ;
 sc.w x9,x7,0(x6) | lw x7,0(x6) ;

exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3) \/ 0:x9=1 /\ (1:x7=3 /\ (x=1 \/ x=3) \/ 1:x7=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x9=1 /\ 1:x7=3 /\ x=3)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test R+pospx+fence.rw.rws Allowed
Histogram (4 states)
547   :>0:x8=1; 0:x9=0; 1:x7=2; x=2;
1     :>0:x8=3; 0:x9=0; 1:x7=2; x=2;
5     :>0:x8=1; 0:x9=0; 1:x7=3; x=2;
447   :>0:x8=1; 0:x9=0; 1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3) \/ 0:x9=1 /\ (1:x7=3 /\ (x=1 \/ x=3) \/ 1:x7=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x9=1 /\ 1:x7=3 /\ x=3))) is NOT validated
Hash=5a4df2aa42a3b19a8e87d92c80346ea8
Cycle=Fre PosWWPX WseXP Fence.rw.rwsWR
Relax R+pospx+fence.rw.rws No PosWWPX
Safe=Fre Wse Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWPX WseXP Fence.rw.rwsWR Fre
Observation R+pospx+fence.rw.rws Never 0 1000
Time R+pospx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pospx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pospx+fence.rw.rws
"PosWWPX RfeXP Fence.rw.rwsRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0               | P1          ;
 sw x5,0(x6)      | lw x5,0(x6) ;
 lr.w x8,0(x6)    | fence rw,rw ;
 sc.w x9,x7,0(x6) | lw x7,0(x6) ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x9=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
Test MP+pospx+fence.rw.rws Allowed
Histogram (4 states)
58    :>0:x8=1; 0:x9=0; 1:x5=0; 1:x7=0; x=2;
938   :>0:x8=1; 0:x9=0; 1:x5=0; 1:x7=2; x=2;
3     :>0:x8=1; 0:x9=0; 1:x5=1; 1:x7=2; x=2;
1     :>0:x8=1; 0:x9=0; 1:x5=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x9=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)))) is NOT validated
Hash=b85c7b0aa72487ecb669bc6eefdd48c0
Cycle=Fre PosWWPX RfeXP Fence.rw.rwsRR
Relax MP+pospx+fence.rw.rws No PosWWPX
Safe=Rfe Fre Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWPX RfeXP Fence.rw.rwsRR Fre
Observation MP+pospx+fence.rw.rws Never 0 1000
Time MP+pospx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWW+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWW+pospx
"PosWWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2;}
 P0               ;
 sw x5,0(x6)      ;
 lr.w x8,0(x6)    ;
 sc.w x9,x7,0(x6) ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
Test CoWW+pospx Allowed
Histogram (1 states)
2000  :>0:x8=1; 0:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1))) is NOT validated
Hash=42788a55589235ab590d556eb3eccf9d
Cycle=PosWWPX WseXP
Relax CoWW+pospx No PosWWPX
Safe=Wse
Generator=diy7 (version 7.51+4(dev))
Com=Ws
Orig=PosWWPX WseXP
Observation CoWW+pospx Never 0 2000
Time CoWW+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+pospxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+pospxs
"PosWWPX WseXP PosWWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0               | P1               ;
 sw x5,0(x6)      | sw x5,0(x6)      ;
 lr.w x8,0(x6)    | lr.w x8,0(x6)    ;
 sc.w x9,x7,0(x6) | sc.w x9,x7,0(x6) ;

exists (not (0:x8=1 /\ (1:x8=3 /\ (0:x9=0 /\ (1:x9=0 /\ (x=2 \/ x=4) \/ 1:x9=1 /\ (x=3 \/ x=2)) \/ 0:x9=1 /\ (1:x9=0 /\ (x=4 \/ x=1) \/ 1:x9=1 /\ (x=1 \/ x=3))) \/ 0:x9=0 /\ (1:x8=2 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=2) \/ 1:x8=1 /\ 1:x9=1 /\ x=2) \/ 0:x9=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=1)) \/ 1:x9=0 /\ (0:x8=4 /\ (0:x9=0 /\ x=2 /\ (1:x8=3 \/ 1:x8=1) \/ 0:x9=1 /\ x=4 /\ (1:x8=1 \/ 1:x8=3)) \/ 0:x8=3 /\ x=4 /\ (0:x9=0 /\ 1:x8=2 \/ 0:x9=1 /\ 1:x8=3)) \/ 0:x8=3 /\ 1:x9=1 /\ (0:x9=0 /\ x=2 /\ (1:x8=2 \/ 1:x8=3) \/ 0:x9=1 /\ 1:x8=3 /\ x=3)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test 2+2W+pospxs Allowed
Histogram (4 states)
493   :>0:x8=1; 0:x9=0; 1:x8=3; 1:x9=0; x=2;
10    :>0:x8=4; 0:x9=0; 1:x8=3; 1:x9=0; x=2;
10    :>0:x8=1; 0:x9=0; 1:x8=2; 1:x9=0; x=4;
487   :>0:x8=1; 0:x9=0; 1:x8=3; 1:x9=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (1:x8=3 /\ (0:x9=0 /\ (1:x9=0 /\ (x=2 \/ x=4) \/ 1:x9=1 /\ (x=3 \/ x=2)) \/ 0:x9=1 /\ (1:x9=0 /\ (x=4 \/ x=1) \/ 1:x9=1 /\ (x=1 \/ x=3))) \/ 0:x9=0 /\ (1:x8=2 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=2) \/ 1:x8=1 /\ 1:x9=1 /\ x=2) \/ 0:x9=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=1)) \/ 1:x9=0 /\ (0:x8=4 /\ (0:x9=0 /\ x=2 /\ (1:x8=3 \/ 1:x8=1) \/ 0:x9=1 /\ x=4 /\ (1:x8=1 \/ 1:x8=3)) \/ 0:x8=3 /\ x=4 /\ (0:x9=0 /\ 1:x8=2 \/ 0:x9=1 /\ 1:x8=3)) \/ 0:x8=3 /\ 1:x9=1 /\ (0:x9=0 /\ x=2 /\ (1:x8=2 \/ 1:x8=3) \/ 0:x9=1 /\ 1:x8=3 /\ x=3))) is NOT validated
Hash=d51ad22f4a98d7c0242ed6ec61d10989
Cycle=PosWWPX WseXP PosWWPX WseXP
Relax 2+2W+pospxs No PosWWPX
Safe=Wse
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PosWWPX WseXP PosWWPX WseXP
Observation 2+2W+pospxs Never 0 1000
Time 2+2W+pospxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+pos+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+pos+pospx
"PosWW Wse PosWWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 sw x7,0(x6) | lr.w x8,0(x6)    ;
             | sc.w x9,x7,0(x6) ;

exists (not (x=2 /\ (1:x9=1 /\ (1:x8=1 \/ 1:x8=2 \/ 1:x8=3) \/ 1:x9=0 /\ (1:x8=3 \/ 1:x8=1)) \/ 1:x8=3 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3) \/ 1:x8=2 /\ 1:x9=0 /\ x=4))
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test 2+2W+pos+pospx Allowed
Histogram (3 states)
863   :>1:x8=3; 1:x9=0; x=2;
12    :>1:x8=2; 1:x9=0; x=4;
125   :>1:x8=3; 1:x9=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x9=1 /\ (1:x8=1 \/ 1:x8=2 \/ 1:x8=3) \/ 1:x9=0 /\ (1:x8=3 \/ 1:x8=1)) \/ 1:x8=3 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3) \/ 1:x8=2 /\ 1:x9=0 /\ x=4)) is NOT validated
Hash=4f50e01bdda51e1b2ef29fa33434dce9
Cycle=Wse PosWWPX WseXP PosWW
Relax 2+2W+pos+pospx No PosWWPX
Safe=Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PosWW Wse PosWWPX WseXP
Observation 2+2W+pos+pospx Never 0 1000
Time 2+2W+pos+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pospx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pospx+pos
"PosWWPX RfeXP PosRW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0               | P1          ;
 sw x5,0(x6)      | lw x5,0(x6) ;
 lr.w x8,0(x6)    | sw x7,0(x6) ;
 sc.w x9,x7,0(x6) |             ;

exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x9=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 1:x5=0 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x9=1 /\ x=3 /\ (1:x5=1 \/ 1:x5=0))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test S+pospx+pos Allowed
Histogram (3 states)
761   :>0:x8=1; 0:x9=0; 1:x5=0; x=2;
236   :>0:x8=1; 0:x9=0; 1:x5=0; x=3;
3     :>0:x8=1; 0:x9=0; 1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x9=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 1:x5=0 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x9=1 /\ x=3 /\ (1:x5=1 \/ 1:x5=0)))) is NOT validated
Hash=fecb1965dc083b55783853e00cd1fc56
Cycle=Wse PosWWPX RfeXP PosRW
Relax S+pospx+pos No PosWWPX
Safe=Rfe Wse PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWPX RfeXP PosRW Wse
Observation S+pospx+pos Never 0 1000
Time S+pospx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rws+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rws+pospx
"Fence.rw.rwsWW Wse PosWWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 fence rw,rw | lr.w x8,0(x6)    ;
 sw x7,0(x6) | sc.w x9,x7,0(x6) ;

exists (not (x=2 /\ (1:x9=1 /\ (1:x8=1 \/ 1:x8=2 \/ 1:x8=3) \/ 1:x9=0 /\ (1:x8=3 \/ 1:x8=1)) \/ 1:x8=3 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3) \/ 1:x8=2 /\ 1:x9=0 /\ x=4))
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test 2+2W+fence.rw.rws+pospx Allowed
Histogram (2 states)
260   :>1:x8=1; 1:x9=0; x=2;
740   :>1:x8=3; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x9=1 /\ (1:x8=1 \/ 1:x8=2 \/ 1:x8=3) \/ 1:x9=0 /\ (1:x8=3 \/ 1:x8=1)) \/ 1:x8=3 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3) \/ 1:x8=2 /\ 1:x9=0 /\ x=4)) is NOT validated
Hash=10b662ff96f35fd78a9597667004d564
Cycle=Wse PosWWPX WseXP Fence.rw.rwsWW
Relax 2+2W+fence.rw.rws+pospx No PosWWPX
Safe=Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWW Wse PosWWPX WseXP
Observation 2+2W+fence.rw.rws+pospx Never 0 1000
Time 2+2W+fence.rw.rws+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pospx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pospx+fence.rw.rws
"PosWWPX RfeXP Fence.rw.rwsRW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0               | P1          ;
 sw x5,0(x6)      | lw x5,0(x6) ;
 lr.w x8,0(x6)    | fence rw,rw ;
 sc.w x9,x7,0(x6) | sw x7,0(x6) ;

exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x9=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 1:x5=0 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x9=1 /\ x=3 /\ (1:x5=1 \/ 1:x5=0))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+pospx+fence.rw.rws Allowed
Histogram (3 states)
4     :>0:x8=1; 0:x9=0; 1:x5=0; x=2;
995   :>0:x8=1; 0:x9=0; 1:x5=0; x=3;
1     :>0:x8=1; 0:x9=0; 1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x9=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 1:x5=0 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x9=1 /\ x=3 /\ (1:x5=1 \/ 1:x5=0)))) is NOT validated
Hash=8228b5c25ac6cce2fc137c414839494e
Cycle=Wse PosWWPX RfeXP Fence.rw.rwsRW
Relax S+pospx+fence.rw.rws No PosWWPX
Safe=Rfe Wse Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWPX RfeXP Fence.rw.rwsRW Wse
Observation S+pospx+fence.rw.rws Never 0 1000
Time S+pospx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWR0+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWR0+pospx
"PosWRPX FreXP"
{0:x5=1; 0:x6=x;}
 P0               ;
 sw x5,0(x6)      ;
 lr.w x7,0(x6)    ;
 sc.w x8,x7,0(x6) ;

exists (not (0:x7=1 /\ x=1 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
Test CoWR0+pospx Allowed
Histogram (1 states)
2000  :>0:x7=1; 0:x8=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=1 /\ x=1 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=0b2e1b3884dbb2d73ca46ce1e83f6efa
Cycle=PosWRPX FreXP
Relax CoWR0+pospx No PosWRPX
Safe=Fre
Generator=diy7 (version 7.51+4(dev))
Com=Fr
Orig=PosWRPX FreXP
Observation CoWR0+pospx Never 0 2000
Time CoWR0+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+pospxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pospxs
"PosWRPX FreXP PosWRPX FreXP"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0               | P1               ;
 sw x5,0(x6)      | sw x5,0(x6)      ;
 lr.w x7,0(x6)    | lr.w x7,0(x6)    ;
 sc.w x8,x7,0(x6) | sc.w x8,x7,0(x6) ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (0:x8=0 /\ (1:x8=0 /\ (x=1 \/ x=2) \/ 1:x8=1 /\ (x=2 \/ x=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2))) \/ 1:x7=1 /\ x=1 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P1
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
Test SB+pospxs Allowed
Histogram (4 states)
4     :>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=0; x=1;
481   :>0:x7=1; 0:x8=0; 1:x7=2; 1:x8=0; x=1;
495   :>0:x7=1; 0:x8=0; 1:x7=2; 1:x8=0; x=2;
20    :>0:x7=2; 0:x8=0; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (0:x8=0 /\ (1:x8=0 /\ (x=1 \/ x=2) \/ 1:x8=1 /\ (x=2 \/ x=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2))) \/ 1:x7=1 /\ x=1 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=7faadf64ef8bba3f95f39ec013705e4f
Cycle=PosWRPX FreXP PosWRPX FreXP
Relax SB+pospxs No PosWRPX
Safe=Fre
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWRPX FreXP PosWRPX FreXP
Observation SB+pospxs Never 0 1000
Time SB+pospxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+pos+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos+pospx
"PosWR Fre PosWRPX FreXP"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 lw x7,0(x6) | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2)) \/ 1:x7=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (1:x8=0 \/ 1:x8=1)))
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P0
	sw s2,0(a5)
	lw a4,0(a5)
Test SB+pos+pospx Allowed
Histogram (2 states)
94    :>0:x7=1; 1:x7=2; 1:x8=0; x=1;
906   :>0:x7=1; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2)) \/ 1:x7=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (1:x8=0 \/ 1:x8=1))) is NOT validated
Hash=a0d9743d0394e65dc434fa77db05e27f
Cycle=Fre PosWRPX FreXP PosWR
Relax SB+pos+pospx No PosWRPX
Safe=Fre PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR Fre PosWRPX FreXP
Observation SB+pos+pospx Never 0 1000
Time SB+pos+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rws+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rws+pospx
"Fence.rw.rwsWR Fre PosWRPX FreXP"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 fence rw,rw | lr.w x7,0(x6)    ;
 lw x7,0(x6) | sc.w x8,x7,0(x6) ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2)) \/ 1:x7=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (1:x8=0 \/ 1:x8=1)))
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test SB+fence.rw.rws+pospx Allowed
Histogram (4 states)
8     :>0:x7=1; 1:x7=1; 1:x8=0; x=1;
23    :>0:x7=1; 1:x7=2; 1:x8=0; x=1;
8     :>0:x7=1; 1:x7=2; 1:x8=0; x=2;
961   :>0:x7=2; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2)) \/ 1:x7=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (1:x8=0 \/ 1:x8=1))) is NOT validated
Hash=dfe215a104d03fa9f8dfe9ad9e97a913
Cycle=Fre PosWRPX FreXP Fence.rw.rwsWR
Relax SB+fence.rw.rws+pospx No PosWRPX
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWR Fre PosWRPX FreXP
Observation SB+fence.rw.rws+pospx Never 0 1000
Time SB+fence.rw.rws+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pos+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos+pospx
"PosWW Wse PosWRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 sw x7,0(x6) | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 1:x7=3 /\ x=3 /\ (1:x8=1 \/ 1:x8=0)))
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test R+pos+pospx Allowed
Histogram (3 states)
1     :>1:x7=2; 1:x8=0; x=2;
940   :>1:x7=3; 1:x8=0; x=2;
59    :>1:x7=3; 1:x8=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 1:x7=3 /\ x=3 /\ (1:x8=1 \/ 1:x8=0))) is NOT validated
Hash=f1fb54bcd2eeca2f2fea2cced3ab7086
Cycle=Wse PosWRPX FreXP PosWW
Relax R+pos+pospx No PosWRPX
Safe=Fre Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Wse PosWRPX FreXP
Observation R+pos+pospx Never 0 1000
Time R+pos+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rws+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rws+pospx
"Fence.rw.rwsWW Wse PosWRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 fence rw,rw | lr.w x7,0(x6)    ;
 sw x7,0(x6) | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 1:x7=3 /\ x=3 /\ (1:x8=1 \/ 1:x8=0)))
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test R+fence.rw.rws+pospx Allowed
Histogram (2 states)
214   :>1:x7=1; 1:x8=0; x=2;
786   :>1:x7=3; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 1:x7=3 /\ x=3 /\ (1:x8=1 \/ 1:x8=0))) is NOT validated
Hash=ea4efb8106eee4e0d5e4cec5e7dbf84f
Cycle=Wse PosWRPX FreXP Fence.rw.rwsWW
Relax R+fence.rw.rws+pospx No PosWRPX
Safe=Fre Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWW Wse PosWRPX FreXP
Observation R+fence.rw.rws+pospx Never 0 1000
Time R+fence.rw.rws+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW1+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW1+pospx
"PosRWPX RfeXP"
{0:x6=x; 0:x7=1;}
 P0               ;
 lw x5,0(x6)      ;
 lr.w x8,0(x6)    ;
 sc.w x9,x7,0(x6) ;

exists (not (0:x5=0 /\ 0:x8=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=0)))
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
Test CoRW1+pospx Allowed
Histogram (1 states)
2000  :>0:x5=0; 0:x8=0; 0:x9=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x5=0 /\ 0:x8=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=0))) is NOT validated
Hash=7d40e9f23409c73a9ca562b86e05f5a7
Cycle=PosRWPX RfeXP
Relax CoRW1+pospx No PosRWPX
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf
Orig=PosRWPX RfeXP
Observation CoRW1+pospx Never 0 2000
Time CoRW1+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+pospxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+pospxs
"PosRWPX RfeXP PosRWPX RfeXP"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0               | P1               ;
 lw x5,0(x6)      | lw x5,0(x6)      ;
 lr.w x8,0(x6)    | lr.w x8,0(x6)    ;
 sc.w x9,x7,0(x6) | sc.w x9,x7,0(x6) ;

exists (not (0:x5=0 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x9=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)) \/ 0:x5=2 /\ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
Test LB+pospxs Allowed
Histogram (4 states)
498   :>0:x5=0; 0:x8=2; 0:x9=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
8     :>0:x5=2; 0:x8=2; 0:x9=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
491   :>0:x5=0; 0:x8=0; 0:x9=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
3     :>0:x5=0; 0:x8=0; 0:x9=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x9=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)) \/ 0:x5=2 /\ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2))) is NOT validated
Hash=d30ed3277ad42dbe82479bb45b05169a
Cycle=PosRWPX RfeXP PosRWPX RfeXP
Relax LB+pospxs No PosRWPX
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PosRWPX RfeXP PosRWPX RfeXP
Observation LB+pospxs Never 0 1000
Time LB+pospxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+pospx
"Rfe PosRWPX WseXP"
{0:x5=1; 0:x6=x; 1:x6=x; 1:x7=2;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
             | lr.w x8,0(x6)    ;
             | sc.w x9,x7,0(x6) ;

exists (not (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRW2+pospx Allowed
Histogram (3 states)
563   :>1:x5=0; 1:x8=0; 1:x9=0; x=1;
431   :>1:x5=0; 1:x8=1; 1:x9=0; x=2;
6     :>1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1))) is NOT validated
Hash=562ff532272c4cd23a766a44e6c61bcf
Cycle=Rfe PosRWPX WseXP
Relax CoRW2+pospx No PosRWPX
Safe=Rfe Wse
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfe PosRWPX WseXP
Observation CoRW2+pospx Never 0 1000
Time CoRW2+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pos+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pos+pospx
"PosWW Rfe PosRWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
 sw x7,0(x6) | lr.w x8,0(x6)    ;
             | sc.w x9,x7,0(x6) ;

exists (not (x=2 /\ (1:x9=1 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 1:x9=0 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x5=1 /\ 1:x8=1)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test S+pos+pospx Allowed
Histogram (3 states)
687   :>1:x5=0; 1:x8=0; 1:x9=0; x=2;
307   :>1:x5=0; 1:x8=2; 1:x9=0; x=3;
6     :>1:x5=2; 1:x8=2; 1:x9=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x9=1 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 1:x9=0 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x5=1 /\ 1:x8=1)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2))) is NOT validated
Hash=22c9c256b1af786d0e0116c63a466f01
Cycle=Rfe PosRWPX WseXP PosWW
Relax S+pos+pospx No PosRWPX
Safe=Rfe Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWW Rfe PosRWPX WseXP
Observation S+pos+pospx Never 0 1000
Time S+pos+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+pos+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+pos+pospx
"PosRW Rfe PosRWPX RfeXP"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0          | P1               ;
 lw x5,0(x6) | lw x5,0(x6)      ;
 sw x7,0(x6) | lr.w x8,0(x6)    ;
             | sc.w x9,x7,0(x6) ;

exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 0:x5=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=1))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	lw a4,0(a5)
	sw s2,0(a5)
Test LB+pos+pospx Allowed
Histogram (4 states)
213   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
6     :>0:x5=2; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
644   :>0:x5=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
137   :>0:x5=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 0:x5=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=1)) is NOT validated
Hash=8333eaf8df7c7069309f8cf46271e5a9
Cycle=Rfe PosRWPX RfeXP PosRW
Relax LB+pos+pospx No PosRWPX
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PosRW Rfe PosRWPX RfeXP
Observation LB+pos+pospx Never 0 1000
Time LB+pos+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rws+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rws+pospx
"Fence.rw.rwsWW Rfe PosRWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
 fence rw,rw | lr.w x8,0(x6)    ;
 sw x7,0(x6) | sc.w x9,x7,0(x6) ;

exists (not (x=2 /\ (1:x9=1 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 1:x9=0 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x5=1 /\ 1:x8=1)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rws+pospx Allowed
Histogram (3 states)
457   :>1:x5=0; 1:x8=0; 1:x9=0; x=2;
507   :>1:x5=0; 1:x8=1; 1:x9=0; x=2;
36    :>1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x9=1 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 1:x9=0 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x5=1 /\ 1:x8=1)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2))) is NOT validated
Hash=663fd747d1ce9c3549015f7b63d93729
Cycle=Rfe PosRWPX WseXP Fence.rw.rwsWW
Relax S+fence.rw.rws+pospx No PosRWPX
Safe=Rfe Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWW Rfe PosRWPX WseXP
Observation S+fence.rw.rws+pospx Never 0 1000
Time S+fence.rw.rws+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rws+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rws+pospx
"Fence.rw.rwsRW Rfe PosRWPX RfeXP"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0          | P1               ;
 lw x5,0(x6) | lw x5,0(x6)      ;
 fence rw,rw | lr.w x8,0(x6)    ;
 sw x7,0(x6) | sc.w x9,x7,0(x6) ;

exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 0:x5=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=1))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test LB+fence.rw.rws+pospx Allowed
Histogram (4 states)
966   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
6     :>0:x5=2; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
21    :>0:x5=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
7     :>0:x5=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 0:x5=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=1)) is NOT validated
Hash=b844b11f30a7317292c78e3270475fd7
Cycle=Rfe PosRWPX RfeXP Fence.rw.rwsRW
Relax LB+fence.rw.rws+pospx No PosRWPX
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRW Rfe PosRWPX RfeXP
Observation LB+fence.rw.rws+pospx Never 0 1000
Time LB+fence.rw.rws+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+pospx
"Rfe PosRRPX FreXP"
{0:x5=1; 0:x6=x; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
             | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (x=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x5=1 /\ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRR+pospx Allowed
Histogram (3 states)
586   :>1:x5=0; 1:x7=0; 1:x8=0; x=1;
408   :>1:x5=0; 1:x7=1; 1:x8=0; x=1;
6     :>1:x5=1; 1:x7=1; 1:x8=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x5=1 /\ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=098d2a1f22918dc4b2b55cf109279b57
Cycle=Rfe PosRRPX FreXP
Relax CoRR+pospx No PosRRPX
Safe=Rfe Fre
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfe PosRRPX FreXP
Observation CoRR+pospx Never 0 1000
Time CoRR+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pos+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos+pospx
"PosWW Rfe PosRRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
 sw x7,0(x6) | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test MP+pos+pospx Allowed
Histogram (3 states)
689   :>1:x5=0; 1:x7=0; 1:x8=0; x=2;
305   :>1:x5=0; 1:x7=2; 1:x8=0; x=2;
6     :>1:x5=2; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)))) is NOT validated
Hash=6c773bcdc4c54b4d43c9ecd12eef2650
Cycle=Rfe PosRRPX FreXP PosWW
Relax MP+pos+pospx No PosRRPX
Safe=Rfe Fre PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfe PosRRPX FreXP
Observation MP+pos+pospx Never 0 1000
Time MP+pos+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rws+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rws+pospx
"Fence.rw.rwsWW Rfe PosRRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
 fence rw,rw | lr.w x7,0(x6)    ;
 sw x7,0(x6) | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test MP+fence.rw.rws+pospx Allowed
Histogram (4 states)
446   :>1:x5=0; 1:x7=0; 1:x8=0; x=2;
517   :>1:x5=0; 1:x7=1; 1:x8=0; x=2;
34    :>1:x5=1; 1:x7=1; 1:x8=0; x=2;
3     :>1:x5=1; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)))) is NOT validated
Hash=26df31185a03f18ef069505028d71538
Cycle=Rfe PosRRPX FreXP Fence.rw.rwsWW
Relax MP+fence.rw.rws+pospx No PosRRPX
Safe=Rfe Fre Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWW Rfe PosRRPX FreXP
Observation MP+fence.rw.rws+pospx Never 0 1000
Time MP+fence.rw.rws+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwspx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwspx+pos
"Fence.rw.rwsWWPX WseXP PosWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0               | P1          ;
 sw x5,0(x6)      | sw x5,0(x6) ;
 fence rw,rw      | lw x7,0(x6) ;
 lr.w x8,0(x6)    |             ;
 sc.w x9,x7,0(x6) |             ;

exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3) \/ 0:x9=1 /\ (1:x7=3 /\ (x=1 \/ x=3) \/ 1:x7=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x9=1 /\ 1:x7=3 /\ x=3)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test R+fence.rw.rwspx+pos Allowed
Histogram (3 states)
671   :>0:x8=1; 0:x9=0; 1:x7=3; x=2;
322   :>0:x8=3; 0:x9=0; 1:x7=3; x=2;
7     :>0:x8=1; 0:x9=0; 1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3) \/ 0:x9=1 /\ (1:x7=3 /\ (x=1 \/ x=3) \/ 1:x7=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x9=1 /\ 1:x7=3 /\ x=3))) is NOT validated
Hash=2ed9e4401e18d370446c634a9c1ded12
Cycle=Fre Fence.rw.rwsWWPX WseXP PosWR
Relax R+fence.rw.rwspx+pos No Fence.rw.rwsWWPX
Safe=Fre Wse PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWPX WseXP PosWR Fre
Observation R+fence.rw.rwspx+pos Never 0 1000
Time R+fence.rw.rwspx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwspx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwspx+pos
"Fence.rw.rwsWWPX RfeXP PosRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0               | P1          ;
 sw x5,0(x6)      | lw x5,0(x6) ;
 fence rw,rw      | lw x7,0(x6) ;
 lr.w x8,0(x6)    |             ;
 sc.w x9,x7,0(x6) |             ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x9=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
Test MP+fence.rw.rwspx+pos Allowed
Histogram (3 states)
995   :>0:x8=1; 0:x9=0; 1:x5=0; 1:x7=0; x=2;
3     :>0:x8=1; 0:x9=0; 1:x5=1; 1:x7=1; x=2;
2     :>0:x8=1; 0:x9=0; 1:x5=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x9=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)))) is NOT validated
Hash=6326f8efe0843a2478bb6585a10b3eb9
Cycle=Fre Fence.rw.rwsWWPX RfeXP PosRR
Relax MP+fence.rw.rwspx+pos No Fence.rw.rwsWWPX
Safe=Rfe Fre PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWPX RfeXP PosRR Fre
Observation MP+fence.rw.rwspx+pos Never 0 1000
Time MP+fence.rw.rwspx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwspx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwspx+fence.rw.rws
"Fence.rw.rwsWWPX WseXP Fence.rw.rwsWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0               | P1          ;
 sw x5,0(x6)      | sw x5,0(x6) ;
 fence rw,rw      | fence rw,rw ;
 lr.w x8,0(x6)    | lw x7,0(x6) ;
 sc.w x9,x7,0(x6) |             ;

exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3) \/ 0:x9=1 /\ (1:x7=3 /\ (x=1 \/ x=3) \/ 1:x7=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x9=1 /\ 1:x7=3 /\ x=3)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test R+fence.rw.rwspx+fence.rw.rws Allowed
Histogram (4 states)
261   :>0:x8=1; 0:x9=0; 1:x7=1; x=2;
726   :>0:x8=3; 0:x9=0; 1:x7=2; x=2;
11    :>0:x8=1; 0:x9=0; 1:x7=3; x=2;
2     :>0:x8=3; 0:x9=0; 1:x7=3; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3) \/ 0:x9=1 /\ (1:x7=3 /\ (x=1 \/ x=3) \/ 1:x7=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x7=2 \/ 1:x7=3) \/ 0:x9=1 /\ 1:x7=3 /\ x=3))) is NOT validated
Hash=1bf13705cd4f695f17d883936ce32772
Cycle=Fre Fence.rw.rwsWWPX WseXP Fence.rw.rwsWR
Relax R+fence.rw.rwspx+fence.rw.rws No Fence.rw.rwsWWPX
Safe=Fre Wse Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWPX WseXP Fence.rw.rwsWR Fre
Observation R+fence.rw.rwspx+fence.rw.rws Never 0 1000
Time R+fence.rw.rwspx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwspx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwspx+fence.rw.rws
"Fence.rw.rwsWWPX RfeXP Fence.rw.rwsRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0               | P1          ;
 sw x5,0(x6)      | lw x5,0(x6) ;
 fence rw,rw      | fence rw,rw ;
 lr.w x8,0(x6)    | lw x7,0(x6) ;
 sc.w x9,x7,0(x6) |             ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x9=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
Test MP+fence.rw.rwspx+fence.rw.rws Allowed
Histogram (4 states)
432   :>0:x8=1; 0:x9=0; 1:x5=0; 1:x7=0; x=2;
559   :>0:x8=1; 0:x9=0; 1:x5=0; 1:x7=1; x=2;
2     :>0:x8=1; 0:x9=0; 1:x5=0; 1:x7=2; x=2;
7     :>0:x8=1; 0:x9=0; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x9=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)))) is NOT validated
Hash=4901841f28156198319fef39050ed52c
Cycle=Fre Fence.rw.rwsWWPX RfeXP Fence.rw.rwsRR
Relax MP+fence.rw.rwspx+fence.rw.rws No Fence.rw.rwsWWPX
Safe=Rfe Fre Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWPX RfeXP Fence.rw.rwsRR Fre
Observation MP+fence.rw.rwspx+fence.rw.rws Never 0 1000
Time MP+fence.rw.rwspx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWW+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWW+fence.rw.rwspx
"Fence.rw.rwsWWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2;}
 P0               ;
 sw x5,0(x6)      ;
 fence rw,rw      ;
 lr.w x8,0(x6)    ;
 sc.w x9,x7,0(x6) ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
Test CoWW+fence.rw.rwspx Allowed
Histogram (1 states)
2000  :>0:x8=1; 0:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1))) is NOT validated
Hash=d29d3cef2bcb5294b0b0947fb6bb72c3
Cycle=Fence.rw.rwsWWPX WseXP
Relax CoWW+fence.rw.rwspx No Fence.rw.rwsWWPX
Safe=Wse
Generator=diy7 (version 7.51+4(dev))
Com=Ws
Orig=Fence.rw.rwsWWPX WseXP
Observation CoWW+fence.rw.rwspx Never 0 2000
Time CoWW+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwspxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwspxs
"Fence.rw.rwsWWPX WseXP Fence.rw.rwsWWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0               | P1               ;
 sw x5,0(x6)      | sw x5,0(x6)      ;
 fence rw,rw      | fence rw,rw      ;
 lr.w x8,0(x6)    | lr.w x8,0(x6)    ;
 sc.w x9,x7,0(x6) | sc.w x9,x7,0(x6) ;

exists (not (0:x8=1 /\ (1:x8=3 /\ (0:x9=0 /\ (1:x9=0 /\ (x=2 \/ x=4) \/ 1:x9=1 /\ (x=3 \/ x=2)) \/ 0:x9=1 /\ (1:x9=0 /\ (x=4 \/ x=1) \/ 1:x9=1 /\ (x=1 \/ x=3))) \/ 0:x9=0 /\ (1:x8=2 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=2) \/ 1:x8=1 /\ 1:x9=1 /\ x=2) \/ 0:x9=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=1)) \/ 1:x9=0 /\ (0:x8=4 /\ (0:x9=0 /\ x=2 /\ (1:x8=3 \/ 1:x8=1) \/ 0:x9=1 /\ x=4 /\ (1:x8=1 \/ 1:x8=3)) \/ 0:x8=3 /\ x=4 /\ (0:x9=0 /\ 1:x8=2 \/ 0:x9=1 /\ 1:x8=3)) \/ 0:x8=3 /\ 1:x9=1 /\ (0:x9=0 /\ x=2 /\ (1:x8=2 \/ 1:x8=3) \/ 0:x9=1 /\ 1:x8=3 /\ x=3)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test 2+2W+fence.rw.rwspxs Allowed
Histogram (5 states)
496   :>0:x8=4; 0:x9=0; 1:x8=1; 1:x9=0; x=2;
7     :>0:x8=1; 0:x9=0; 1:x8=3; 1:x9=0; x=2;
1     :>0:x8=1; 0:x9=0; 1:x8=2; 1:x9=0; x=4;
493   :>0:x8=3; 0:x9=0; 1:x8=2; 1:x9=0; x=4;
3     :>0:x8=1; 0:x9=0; 1:x8=3; 1:x9=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (1:x8=3 /\ (0:x9=0 /\ (1:x9=0 /\ (x=2 \/ x=4) \/ 1:x9=1 /\ (x=3 \/ x=2)) \/ 0:x9=1 /\ (1:x9=0 /\ (x=4 \/ x=1) \/ 1:x9=1 /\ (x=1 \/ x=3))) \/ 0:x9=0 /\ (1:x8=2 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=2) \/ 1:x8=1 /\ 1:x9=1 /\ x=2) \/ 0:x9=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=1)) \/ 1:x9=0 /\ (0:x8=4 /\ (0:x9=0 /\ x=2 /\ (1:x8=3 \/ 1:x8=1) \/ 0:x9=1 /\ x=4 /\ (1:x8=1 \/ 1:x8=3)) \/ 0:x8=3 /\ x=4 /\ (0:x9=0 /\ 1:x8=2 \/ 0:x9=1 /\ 1:x8=3)) \/ 0:x8=3 /\ 1:x9=1 /\ (0:x9=0 /\ x=2 /\ (1:x8=2 \/ 1:x8=3) \/ 0:x9=1 /\ 1:x8=3 /\ x=3))) is NOT validated
Hash=5bd18caa68ce3b26a97f4e1e851b4573
Cycle=Fence.rw.rwsWWPX WseXP Fence.rw.rwsWWPX WseXP
Relax 2+2W+fence.rw.rwspxs No Fence.rw.rwsWWPX
Safe=Wse
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWPX WseXP Fence.rw.rwsWWPX WseXP
Observation 2+2W+fence.rw.rwspxs Never 0 1000
Time 2+2W+fence.rw.rwspxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwspx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwspx+pos
"Fence.rw.rwsWWPX WseXP PosWW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0               | P1          ;
 sw x5,0(x6)      | sw x5,0(x6) ;
 fence rw,rw      | sw x7,0(x6) ;
 lr.w x8,0(x6)    |             ;
 sc.w x9,x7,0(x6) |             ;

exists (not (x=4 /\ (0:x9=1 /\ (0:x8=1 \/ 0:x8=3 \/ 0:x8=4) \/ 0:x9=0 /\ (0:x8=3 \/ 0:x8=1)) \/ 0:x8=1 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1) \/ 0:x8=4 /\ 0:x9=0 /\ x=2))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a5)
Test 2+2W+fence.rw.rwspx+pos Allowed
Histogram (3 states)
13    :>0:x8=1; 0:x9=0; x=2;
490   :>0:x8=4; 0:x9=0; x=2;
497   :>0:x8=1; 0:x9=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=4 /\ (0:x9=1 /\ (0:x8=1 \/ 0:x8=3 \/ 0:x8=4) \/ 0:x9=0 /\ (0:x8=3 \/ 0:x8=1)) \/ 0:x8=1 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1) \/ 0:x8=4 /\ 0:x9=0 /\ x=2)) is NOT validated
Hash=296748c48f031345e9876a671c65eab3
Cycle=Wse Fence.rw.rwsWWPX WseXP PosWW
Relax 2+2W+fence.rw.rwspx+pos No Fence.rw.rwsWWPX
Safe=Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWPX WseXP PosWW Wse
Observation 2+2W+fence.rw.rwspx+pos Never 0 1000
Time 2+2W+fence.rw.rwspx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwspx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwspx+pos
"Fence.rw.rwsWWPX RfeXP PosRW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0               | P1          ;
 sw x5,0(x6)      | lw x5,0(x6) ;
 fence rw,rw      | sw x7,0(x6) ;
 lr.w x8,0(x6)    |             ;
 sc.w x9,x7,0(x6) |             ;

exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x9=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 1:x5=0 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x9=1 /\ x=3 /\ (1:x5=1 \/ 1:x5=0))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test S+fence.rw.rwspx+pos Allowed
Histogram (3 states)
622   :>0:x8=1; 0:x9=0; 1:x5=0; x=2;
371   :>0:x8=3; 0:x9=0; 1:x5=0; x=2;
7     :>0:x8=1; 0:x9=0; 1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x9=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 1:x5=0 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x9=1 /\ x=3 /\ (1:x5=1 \/ 1:x5=0)))) is NOT validated
Hash=96ce697ffcfb872ded16622e060b7e53
Cycle=Wse Fence.rw.rwsWWPX RfeXP PosRW
Relax S+fence.rw.rwspx+pos No Fence.rw.rwsWWPX
Safe=Rfe Wse PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWPX RfeXP PosRW Wse
Observation S+fence.rw.rwspx+pos Never 0 1000
Time S+fence.rw.rwspx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rws+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rws+fence.rw.rwspx
"Fence.rw.rwsWW Wse Fence.rw.rwsWWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 fence rw,rw | fence rw,rw      ;
 sw x7,0(x6) | lr.w x8,0(x6)    ;
             | sc.w x9,x7,0(x6) ;

exists (not (x=2 /\ (1:x9=1 /\ (1:x8=1 \/ 1:x8=2 \/ 1:x8=3) \/ 1:x9=0 /\ (1:x8=3 \/ 1:x8=1)) \/ 1:x8=3 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3) \/ 1:x8=2 /\ 1:x9=0 /\ x=4))
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test 2+2W+fence.rw.rws+fence.rw.rwspx Allowed
Histogram (4 states)
530   :>1:x8=1; 1:x9=0; x=2;
465   :>1:x8=3; 1:x9=0; x=2;
4     :>1:x8=2; 1:x9=0; x=4;
1     :>1:x8=3; 1:x9=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x9=1 /\ (1:x8=1 \/ 1:x8=2 \/ 1:x8=3) \/ 1:x9=0 /\ (1:x8=3 \/ 1:x8=1)) \/ 1:x8=3 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3) \/ 1:x8=2 /\ 1:x9=0 /\ x=4)) is NOT validated
Hash=204037b705392860d516ef9d619e7e04
Cycle=Wse Fence.rw.rwsWWPX WseXP Fence.rw.rwsWW
Relax 2+2W+fence.rw.rws+fence.rw.rwspx No Fence.rw.rwsWWPX
Safe=Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWW Wse Fence.rw.rwsWWPX WseXP
Observation 2+2W+fence.rw.rws+fence.rw.rwspx Never 0 1000
Time 2+2W+fence.rw.rws+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwspx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwspx+fence.rw.rws
"Fence.rw.rwsWWPX RfeXP Fence.rw.rwsRW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0               | P1          ;
 sw x5,0(x6)      | lw x5,0(x6) ;
 fence rw,rw      | fence rw,rw ;
 lr.w x8,0(x6)    | sw x7,0(x6) ;
 sc.w x9,x7,0(x6) |             ;

exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x9=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 1:x5=0 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x9=1 /\ x=3 /\ (1:x5=1 \/ 1:x5=0))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rwspx+fence.rw.rws Allowed
Histogram (5 states)
16    :>0:x8=1; 0:x9=0; 1:x5=0; x=2;
602   :>0:x8=3; 0:x9=0; 1:x5=0; x=2;
373   :>0:x8=1; 0:x9=0; 1:x5=0; x=3;
7     :>0:x8=1; 0:x9=0; 1:x5=1; x=3;
2     :>0:x8=1; 0:x9=0; 1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x9=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 1:x5=0 /\ (0:x9=0 /\ x=2 \/ 0:x9=1 /\ x=1)) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x9=1 /\ x=3 /\ (1:x5=1 \/ 1:x5=0)))) is NOT validated
Hash=6556e507be1f2c9dd36f1913a5511408
Cycle=Wse Fence.rw.rwsWWPX RfeXP Fence.rw.rwsRW
Relax S+fence.rw.rwspx+fence.rw.rws No Fence.rw.rwsWWPX
Safe=Rfe Wse Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWPX RfeXP Fence.rw.rwsRW Wse
Observation S+fence.rw.rwspx+fence.rw.rws Never 0 1000
Time S+fence.rw.rwspx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWR0+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWR0+fence.rw.rwspx
"Fence.rw.rwsWRPX FreXP"
{0:x5=1; 0:x6=x;}
 P0               ;
 sw x5,0(x6)      ;
 fence rw,rw      ;
 lr.w x7,0(x6)    ;
 sc.w x8,x7,0(x6) ;

exists (not (0:x7=1 /\ x=1 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	fence rw,rw
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
Test CoWR0+fence.rw.rwspx Allowed
Histogram (1 states)
2000  :>0:x7=1; 0:x8=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=1 /\ x=1 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=67738d11598409c4ac14cf89e1dd9851
Cycle=Fence.rw.rwsWRPX FreXP
Relax CoWR0+fence.rw.rwspx No Fence.rw.rwsWRPX
Safe=Fre
Generator=diy7 (version 7.51+4(dev))
Com=Fr
Orig=Fence.rw.rwsWRPX FreXP
Observation CoWR0+fence.rw.rwspx Never 0 2000
Time CoWR0+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwspxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwspxs
"Fence.rw.rwsWRPX FreXP Fence.rw.rwsWRPX FreXP"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0               | P1               ;
 sw x5,0(x6)      | sw x5,0(x6)      ;
 fence rw,rw      | fence rw,rw      ;
 lr.w x7,0(x6)    | lr.w x7,0(x6)    ;
 sc.w x8,x7,0(x6) | sc.w x8,x7,0(x6) ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (0:x8=0 /\ (1:x8=0 /\ (x=1 \/ x=2) \/ 1:x8=1 /\ (x=2 \/ x=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2))) \/ 1:x7=1 /\ x=1 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P1
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
Test SB+fence.rw.rwspxs Allowed
Histogram (4 states)
492   :>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=0; x=1;
16    :>0:x7=1; 0:x8=0; 1:x7=2; 1:x8=0; x=1;
2     :>0:x7=1; 0:x8=0; 1:x7=2; 1:x8=0; x=2;
490   :>0:x7=2; 0:x8=0; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (0:x8=0 /\ (1:x8=0 /\ (x=1 \/ x=2) \/ 1:x8=1 /\ (x=2 \/ x=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2))) \/ 1:x7=1 /\ x=1 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=b10026967061124fd948a294fdbaf05b
Cycle=Fence.rw.rwsWRPX FreXP Fence.rw.rwsWRPX FreXP
Relax SB+fence.rw.rwspxs No Fence.rw.rwsWRPX
Safe=Fre
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRPX FreXP Fence.rw.rwsWRPX FreXP
Observation SB+fence.rw.rwspxs Never 0 1000
Time SB+fence.rw.rwspxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwspx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwspx+pos
"Fence.rw.rwsWRPX FreXP PosWR Fre"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0               | P1          ;
 sw x5,0(x6)      | sw x5,0(x6) ;
 fence rw,rw      | lw x7,0(x6) ;
 lr.w x7,0(x6)    |             ;
 sc.w x8,x7,0(x6) |             ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (0:x8=0 /\ (x=2 \/ x=1) \/ 0:x8=1 /\ (x=1 \/ x=2)) \/ 1:x7=1 /\ x=1 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test SB+fence.rw.rwspx+pos Allowed
Histogram (3 states)
541   :>0:x7=1; 0:x8=0; 1:x7=2; x=1;
9     :>0:x7=1; 0:x8=0; 1:x7=2; x=2;
450   :>0:x7=2; 0:x8=0; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (0:x8=0 /\ (x=2 \/ x=1) \/ 0:x8=1 /\ (x=1 \/ x=2)) \/ 1:x7=1 /\ x=1 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=70a138dca8d9a4c76dceedd51e8f21be
Cycle=Fre Fence.rw.rwsWRPX FreXP PosWR
Relax SB+fence.rw.rwspx+pos No Fence.rw.rwsWRPX
Safe=Fre PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRPX FreXP PosWR Fre
Observation SB+fence.rw.rwspx+pos Never 0 1000
Time SB+fence.rw.rwspx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rws+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rws+fence.rw.rwspx
"Fence.rw.rwsWR Fre Fence.rw.rwsWRPX FreXP"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 fence rw,rw | fence rw,rw      ;
 lw x7,0(x6) | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2)) \/ 1:x7=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (1:x8=0 \/ 1:x8=1)))
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test SB+fence.rw.rws+fence.rw.rwspx Allowed
Histogram (4 states)
593   :>0:x7=1; 1:x7=1; 1:x8=0; x=1;
7     :>0:x7=1; 1:x7=2; 1:x8=0; x=1;
30    :>0:x7=1; 1:x7=2; 1:x8=0; x=2;
370   :>0:x7=2; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2)) \/ 1:x7=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (1:x8=0 \/ 1:x8=1))) is NOT validated
Hash=446955dbaca16fffbdb6c74c20bdd8c8
Cycle=Fre Fence.rw.rwsWRPX FreXP Fence.rw.rwsWR
Relax SB+fence.rw.rws+fence.rw.rwspx No Fence.rw.rwsWRPX
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWR Fre Fence.rw.rwsWRPX FreXP
Observation SB+fence.rw.rws+fence.rw.rwspx Never 0 1000
Time SB+fence.rw.rws+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pos+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos+fence.rw.rwspx
"PosWW Wse Fence.rw.rwsWRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 sw x7,0(x6) | fence rw,rw      ;
             | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 1:x7=3 /\ x=3 /\ (1:x8=1 \/ 1:x8=0)))
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test R+pos+fence.rw.rwspx Allowed
Histogram (3 states)
482   :>1:x7=2; 1:x8=0; x=2;
504   :>1:x7=3; 1:x8=0; x=2;
14    :>1:x7=3; 1:x8=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 1:x7=3 /\ x=3 /\ (1:x8=1 \/ 1:x8=0))) is NOT validated
Hash=82cb9f22c656c54e1911968fa353d9de
Cycle=Wse Fence.rw.rwsWRPX FreXP PosWW
Relax R+pos+fence.rw.rwspx No Fence.rw.rwsWRPX
Safe=Fre Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Wse Fence.rw.rwsWRPX FreXP
Observation R+pos+fence.rw.rwspx Never 0 1000
Time R+pos+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rws+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rws+fence.rw.rwspx
"Fence.rw.rwsWW Wse Fence.rw.rwsWRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 fence rw,rw | fence rw,rw      ;
 sw x7,0(x6) | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 1:x7=3 /\ x=3 /\ (1:x8=1 \/ 1:x8=0)))
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test R+fence.rw.rws+fence.rw.rwspx Allowed
Histogram (3 states)
535   :>1:x7=1; 1:x8=0; x=2;
2     :>1:x7=2; 1:x8=0; x=2;
463   :>1:x7=3; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 1:x7=3 /\ x=3 /\ (1:x8=1 \/ 1:x8=0))) is NOT validated
Hash=0cffea42cc612459efdfed7eb4ac9bce
Cycle=Wse Fence.rw.rwsWRPX FreXP Fence.rw.rwsWW
Relax R+fence.rw.rws+fence.rw.rwspx No Fence.rw.rwsWRPX
Safe=Fre Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWW Wse Fence.rw.rwsWRPX FreXP
Observation R+fence.rw.rws+fence.rw.rwspx Never 0 1000
Time R+fence.rw.rws+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW1+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW1+fence.rw.rwspx
"Fence.rw.rwsRWPX RfeXP"
{0:x6=x; 0:x7=1;}
 P0               ;
 lw x5,0(x6)      ;
 fence rw,rw      ;
 lr.w x8,0(x6)    ;
 sc.w x9,x7,0(x6) ;

exists (not (0:x5=0 /\ 0:x8=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=0)))
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
Test CoRW1+fence.rw.rwspx Allowed
Histogram (1 states)
2000  :>0:x5=0; 0:x8=0; 0:x9=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x5=0 /\ 0:x8=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=0))) is NOT validated
Hash=d38916ddbe3fcbeb3448de8692b7ed1e
Cycle=Fence.rw.rwsRWPX RfeXP
Relax CoRW1+fence.rw.rwspx No Fence.rw.rwsRWPX
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf
Orig=Fence.rw.rwsRWPX RfeXP
Observation CoRW1+fence.rw.rwspx Never 0 2000
Time CoRW1+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwspxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwspxs
"Fence.rw.rwsRWPX RfeXP Fence.rw.rwsRWPX RfeXP"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0               | P1               ;
 lw x5,0(x6)      | lw x5,0(x6)      ;
 fence rw,rw      | fence rw,rw      ;
 lr.w x8,0(x6)    | lr.w x8,0(x6)    ;
 sc.w x9,x7,0(x6) | sc.w x9,x7,0(x6) ;

exists (not (0:x5=0 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x9=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)) \/ 0:x5=2 /\ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
Test LB+fence.rw.rwspxs Allowed
Histogram (3 states)
494   :>0:x5=0; 0:x8=2; 0:x9=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
503   :>0:x5=0; 0:x8=0; 0:x9=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
3     :>0:x5=0; 0:x8=0; 0:x9=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x9=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)) \/ 0:x5=2 /\ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2))) is NOT validated
Hash=d140361aca71b3a7a567b9d1b3b079a4
Cycle=Fence.rw.rwsRWPX RfeXP Fence.rw.rwsRWPX RfeXP
Relax LB+fence.rw.rwspxs No Fence.rw.rwsRWPX
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWPX RfeXP Fence.rw.rwsRWPX RfeXP
Observation LB+fence.rw.rwspxs Never 0 1000
Time LB+fence.rw.rwspxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+fence.rw.rwspx
"Rfe Fence.rw.rwsRWPX WseXP"
{0:x5=1; 0:x6=x; 1:x6=x; 1:x7=2;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
             | fence rw,rw      ;
             | lr.w x8,0(x6)    ;
             | sc.w x9,x7,0(x6) ;

exists (not (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRW2+fence.rw.rwspx Allowed
Histogram (3 states)
511   :>1:x5=0; 1:x8=0; 1:x9=0; x=1;
484   :>1:x5=0; 1:x8=1; 1:x9=0; x=2;
5     :>1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1))) is NOT validated
Hash=0b92b35a2d3ffab63cb18126390dc023
Cycle=Rfe Fence.rw.rwsRWPX WseXP
Relax CoRW2+fence.rw.rwspx No Fence.rw.rwsRWPX
Safe=Rfe Wse
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfe Fence.rw.rwsRWPX WseXP
Observation CoRW2+fence.rw.rwspx Never 0 1000
Time CoRW2+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pos+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pos+fence.rw.rwspx
"PosWW Rfe Fence.rw.rwsRWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
 sw x7,0(x6) | fence rw,rw      ;
             | lr.w x8,0(x6)    ;
             | sc.w x9,x7,0(x6) ;

exists (not (x=2 /\ (1:x9=1 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 1:x9=0 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x5=1 /\ 1:x8=1)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test S+pos+fence.rw.rwspx Allowed
Histogram (3 states)
502   :>1:x5=0; 1:x8=0; 1:x9=0; x=2;
491   :>1:x5=0; 1:x8=2; 1:x9=0; x=3;
7     :>1:x5=2; 1:x8=2; 1:x9=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x9=1 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 1:x9=0 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x5=1 /\ 1:x8=1)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2))) is NOT validated
Hash=ab3940a702a154047cd9f5b170233e4c
Cycle=Rfe Fence.rw.rwsRWPX WseXP PosWW
Relax S+pos+fence.rw.rwspx No Fence.rw.rwsRWPX
Safe=Rfe Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWW Rfe Fence.rw.rwsRWPX WseXP
Observation S+pos+fence.rw.rwspx Never 0 1000
Time S+pos+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwspx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwspx+pos
"Fence.rw.rwsRWPX RfeXP PosRW Rfe"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0               | P1          ;
 lw x5,0(x6)      | lw x5,0(x6) ;
 fence rw,rw      | sw x7,0(x6) ;
 lr.w x8,0(x6)    |             ;
 sc.w x9,x7,0(x6) |             ;

exists (not (1:x5=0 /\ (0:x5=0 /\ (x=2 /\ (0:x8=0 /\ (0:x9=0 \/ 0:x9=1) \/ 0:x8=2 /\ 0:x9=1) \/ 0:x8=2 /\ 0:x9=0 /\ x=1) \/ 0:x5=2 /\ 0:x8=2 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)) \/ 0:x5=0 /\ 0:x8=0 /\ 0:x9=0 /\ 1:x5=1 /\ x=2))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test LB+fence.rw.rwspx+pos Allowed
Histogram (3 states)
809   :>0:x5=0; 0:x8=2; 0:x9=0; 1:x5=0; x=1;
185   :>0:x5=2; 0:x8=2; 0:x9=0; 1:x5=0; x=1;
6     :>0:x5=0; 0:x8=0; 0:x9=0; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x5=0 /\ (0:x5=0 /\ (x=2 /\ (0:x8=0 /\ (0:x9=0 \/ 0:x9=1) \/ 0:x8=2 /\ 0:x9=1) \/ 0:x8=2 /\ 0:x9=0 /\ x=1) \/ 0:x5=2 /\ 0:x8=2 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)) \/ 0:x5=0 /\ 0:x8=0 /\ 0:x9=0 /\ 1:x5=1 /\ x=2)) is NOT validated
Hash=4074ce5bed6333a3c1a98feed70c061f
Cycle=Rfe Fence.rw.rwsRWPX RfeXP PosRW
Relax LB+fence.rw.rwspx+pos No Fence.rw.rwsRWPX
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWPX RfeXP PosRW Rfe
Observation LB+fence.rw.rwspx+pos Never 0 1000
Time LB+fence.rw.rwspx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rws+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rws+fence.rw.rwspx
"Fence.rw.rwsWW Rfe Fence.rw.rwsRWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
 fence rw,rw | fence rw,rw      ;
 sw x7,0(x6) | lr.w x8,0(x6)    ;
             | sc.w x9,x7,0(x6) ;

exists (not (x=2 /\ (1:x9=1 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 1:x9=0 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x5=1 /\ 1:x8=1)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rws+fence.rw.rwspx Allowed
Histogram (4 states)
6     :>1:x5=0; 1:x8=0; 1:x9=0; x=2;
958   :>1:x5=0; 1:x8=1; 1:x9=0; x=2;
32    :>1:x5=1; 1:x8=1; 1:x9=0; x=2;
4     :>1:x5=1; 1:x8=2; 1:x9=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x9=1 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 1:x9=0 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x5=1 /\ 1:x8=1)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2))) is NOT validated
Hash=ea25b8e6a922f002d411878a9f14d398
Cycle=Rfe Fence.rw.rwsRWPX WseXP Fence.rw.rwsWW
Relax S+fence.rw.rws+fence.rw.rwspx No Fence.rw.rwsRWPX
Safe=Rfe Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWW Rfe Fence.rw.rwsRWPX WseXP
Observation S+fence.rw.rws+fence.rw.rwspx Never 0 1000
Time S+fence.rw.rws+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rws+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rws+fence.rw.rwspx
"Fence.rw.rwsRW Rfe Fence.rw.rwsRWPX RfeXP"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0          | P1               ;
 lw x5,0(x6) | lw x5,0(x6)      ;
 fence rw,rw | fence rw,rw      ;
 sw x7,0(x6) | lr.w x8,0(x6)    ;
             | sc.w x9,x7,0(x6) ;

exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 0:x5=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=1))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test LB+fence.rw.rws+fence.rw.rwspx Allowed
Histogram (3 states)
742   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
257   :>0:x5=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
1     :>0:x5=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ 1:x9=1) \/ 1:x8=1 /\ 1:x9=0 /\ x=2) \/ 1:x5=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 0:x5=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=1)) is NOT validated
Hash=31212d734da62c4dea87e53f97894bc5
Cycle=Rfe Fence.rw.rwsRWPX RfeXP Fence.rw.rwsRW
Relax LB+fence.rw.rws+fence.rw.rwspx No Fence.rw.rwsRWPX
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRW Rfe Fence.rw.rwsRWPX RfeXP
Observation LB+fence.rw.rws+fence.rw.rwspx Never 0 1000
Time LB+fence.rw.rws+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+fence.rw.rwspx
"Rfe Fence.rw.rwsRRPX FreXP"
{0:x5=1; 0:x6=x; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
             | fence rw,rw      ;
             | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (x=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x5=1 /\ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRR+fence.rw.rwspx Allowed
Histogram (3 states)
510   :>1:x5=0; 1:x7=0; 1:x8=0; x=1;
487   :>1:x5=0; 1:x7=1; 1:x8=0; x=1;
3     :>1:x5=1; 1:x7=1; 1:x8=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x5=1 /\ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=c5dc14a8bbbbfe47f2721fd73699206c
Cycle=Rfe Fence.rw.rwsRRPX FreXP
Relax CoRR+fence.rw.rwspx No Fence.rw.rwsRRPX
Safe=Rfe Fre
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfe Fence.rw.rwsRRPX FreXP
Observation CoRR+fence.rw.rwspx Never 0 1000
Time CoRR+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pos+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos+fence.rw.rwspx
"PosWW Rfe Fence.rw.rwsRRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
 sw x7,0(x6) | fence rw,rw      ;
             | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test MP+pos+fence.rw.rwspx Allowed
Histogram (3 states)
506   :>1:x5=0; 1:x7=0; 1:x8=0; x=2;
485   :>1:x5=0; 1:x7=2; 1:x8=0; x=2;
9     :>1:x5=2; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)))) is NOT validated
Hash=c90245459c1af89f8e68ce031543a087
Cycle=Rfe Fence.rw.rwsRRPX FreXP PosWW
Relax MP+pos+fence.rw.rwspx No Fence.rw.rwsRRPX
Safe=Rfe Fre PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfe Fence.rw.rwsRRPX FreXP
Observation MP+pos+fence.rw.rwspx Never 0 1000
Time MP+pos+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rws+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rws+fence.rw.rwspx
"Fence.rw.rwsWW Rfe Fence.rw.rwsRRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
 fence rw,rw | fence rw,rw      ;
 sw x7,0(x6) | lr.w x7,0(x6)    ;
             | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test MP+fence.rw.rws+fence.rw.rwspx Allowed
Histogram (4 states)
8     :>1:x5=0; 1:x7=0; 1:x8=0; x=2;
975   :>1:x5=0; 1:x7=1; 1:x8=0; x=2;
14    :>1:x5=1; 1:x7=1; 1:x8=0; x=2;
3     :>1:x5=1; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)))) is NOT validated
Hash=6e549ff3f06ccc75a65f62fdd0a5ad64
Cycle=Rfe Fence.rw.rwsRRPX FreXP Fence.rw.rwsWW
Relax MP+fence.rw.rws+fence.rw.rwspx No Fence.rw.rwsRRPX
Safe=Rfe Fre Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWW Rfe Fence.rw.rwsRRPX FreXP
Observation MP+fence.rw.rws+fence.rw.rwspx Never 0 1000
Time MP+fence.rw.rws+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwspx+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwspx+pospx
"Fence.rw.rwsRWPX RfeXP PosRWPX RfeXP"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0               | P1               ;
 lw x5,0(x6)      | lw x5,0(x6)      ;
 fence rw,rw      | lr.w x8,0(x6)    ;
 lr.w x8,0(x6)    | sc.w x9,x7,0(x6) ;
 sc.w x9,x7,0(x6) |                  ;

exists (not (0:x5=0 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x9=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)) \/ 0:x5=2 /\ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
Test LB+fence.rw.rwspx+pospx Allowed
Histogram (4 states)
882   :>0:x5=0; 0:x8=2; 0:x9=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
11    :>0:x5=2; 0:x8=2; 0:x9=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
105   :>0:x5=0; 0:x8=0; 0:x9=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
2     :>0:x5=0; 0:x8=0; 0:x9=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x9=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2)) \/ 0:x5=2 /\ 0:x8=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x9=0 /\ x=1 \/ 0:x9=1 /\ x=2))) is NOT validated
Hash=cbbe72ffd5134f399862e9f58e141c7d
Cycle=PosRWPX RfeXP Fence.rw.rwsRWPX RfeXP
Relax LB+fence.rw.rwspx+pospx No RfeXP
Safe=PosRW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWPX RfeXP PosRWPX RfeXP
Observation LB+fence.rw.rwspx+pospx Never 0 1000
Time LB+fence.rw.rwspx+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwspx+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwspx+pospx
"Fence.rw.rwsWRPX FreXP PosWRPX FreXP"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0               | P1               ;
 sw x5,0(x6)      | sw x5,0(x6)      ;
 fence rw,rw      | lr.w x7,0(x6)    ;
 lr.w x7,0(x6)    | sc.w x8,x7,0(x6) ;
 sc.w x8,x7,0(x6) |                  ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (0:x8=0 /\ (1:x8=0 /\ (x=1 \/ x=2) \/ 1:x8=1 /\ (x=2 \/ x=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2))) \/ 1:x7=1 /\ x=1 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P1
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
Test SB+fence.rw.rwspx+pospx Allowed
Histogram (4 states)
9     :>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=0; x=1;
30    :>0:x7=1; 0:x8=0; 1:x7=2; 1:x8=0; x=1;
10    :>0:x7=1; 0:x8=0; 1:x7=2; 1:x8=0; x=2;
951   :>0:x7=2; 0:x8=0; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (0:x8=0 /\ (1:x8=0 /\ (x=1 \/ x=2) \/ 1:x8=1 /\ (x=2 \/ x=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (x=2 \/ x=1) \/ 1:x8=1 /\ (x=1 \/ x=2))) \/ 1:x7=1 /\ x=1 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=2 /\ 1:x7=2 /\ x=2 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=30c159caf40b5297fd2d9b7fc45557db
Cycle=PosWRPX FreXP Fence.rw.rwsWRPX FreXP
Relax SB+fence.rw.rwspx+pospx No FreXP
Safe=PosWR Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRPX FreXP PosWRPX FreXP
Observation SB+fence.rw.rwspx+pospx Never 0 1000
Time SB+fence.rw.rwspx+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwspx+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwspx+pospx
"Fence.rw.rwsWWPX WseXP PosWWPX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0               | P1               ;
 sw x5,0(x6)      | sw x5,0(x6)      ;
 fence rw,rw      | lr.w x8,0(x6)    ;
 lr.w x8,0(x6)    | sc.w x9,x7,0(x6) ;
 sc.w x9,x7,0(x6) |                  ;

exists (not (0:x8=1 /\ (1:x8=3 /\ (0:x9=0 /\ (1:x9=0 /\ (x=2 \/ x=4) \/ 1:x9=1 /\ (x=3 \/ x=2)) \/ 0:x9=1 /\ (1:x9=0 /\ (x=4 \/ x=1) \/ 1:x9=1 /\ (x=1 \/ x=3))) \/ 0:x9=0 /\ (1:x8=2 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=2) \/ 1:x8=1 /\ 1:x9=1 /\ x=2) \/ 0:x9=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=1)) \/ 1:x9=0 /\ (0:x8=4 /\ (0:x9=0 /\ x=2 /\ (1:x8=3 \/ 1:x8=1) \/ 0:x9=1 /\ x=4 /\ (1:x8=1 \/ 1:x8=3)) \/ 0:x8=3 /\ x=4 /\ (0:x9=0 /\ 1:x8=2 \/ 0:x9=1 /\ 1:x8=3)) \/ 0:x8=3 /\ 1:x9=1 /\ (0:x9=0 /\ x=2 /\ (1:x8=2 \/ 1:x8=3) \/ 0:x9=1 /\ 1:x8=3 /\ x=3)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test 2+2W+fence.rw.rwspx+pospx Allowed
Histogram (4 states)
2     :>0:x8=4; 0:x9=0; 1:x8=1; 1:x9=0; x=2;
33    :>0:x8=1; 0:x9=0; 1:x8=3; 1:x9=0; x=2;
961   :>0:x8=4; 0:x9=0; 1:x8=3; 1:x9=0; x=2;
4     :>0:x8=1; 0:x9=0; 1:x8=3; 1:x9=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (1:x8=3 /\ (0:x9=0 /\ (1:x9=0 /\ (x=2 \/ x=4) \/ 1:x9=1 /\ (x=3 \/ x=2)) \/ 0:x9=1 /\ (1:x9=0 /\ (x=4 \/ x=1) \/ 1:x9=1 /\ (x=1 \/ x=3))) \/ 0:x9=0 /\ (1:x8=2 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=2) \/ 1:x8=1 /\ 1:x9=1 /\ x=2) \/ 0:x9=1 /\ 1:x8=1 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=1)) \/ 1:x9=0 /\ (0:x8=4 /\ (0:x9=0 /\ x=2 /\ (1:x8=3 \/ 1:x8=1) \/ 0:x9=1 /\ x=4 /\ (1:x8=1 \/ 1:x8=3)) \/ 0:x8=3 /\ x=4 /\ (0:x9=0 /\ 1:x8=2 \/ 0:x9=1 /\ 1:x8=3)) \/ 0:x8=3 /\ 1:x9=1 /\ (0:x9=0 /\ x=2 /\ (1:x8=2 \/ 1:x8=3) \/ 0:x9=1 /\ 1:x8=3 /\ x=3))) is NOT validated
Hash=98490a9d909258ab665dec9a4cf948a5
Cycle=PosWWPX WseXP Fence.rw.rwsWWPX WseXP
Relax 2+2W+fence.rw.rwspx+pospx No WseXP
Safe=PosWW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWPX WseXP PosWWPX WseXP
Observation 2+2W+fence.rw.rwspx+pospx Never 0 1000
Time 2+2W+fence.rw.rwspx+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+posxp+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+posxp+X
"RfeXX PosRRXP FrePX"
{0:x5=x; 0:x6=1; 1:x5=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x7,x6,0(x5) ;
                  | lw x8,0(x5)      ;

exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=1 /\ 1:x6=0 /\ 1:x8=0 /\ x=0 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	lw a2,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
Test CoRR+posxp+X Allowed
Histogram (3 states)
5     :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; 1:x8=0; x=1;
502   :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; 1:x8=1; x=1;
493   :>0:x7=0; 0:x8=0; 1:x6=1; 1:x7=0; 1:x8=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=1 /\ 1:x6=0 /\ 1:x8=0 /\ x=0 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=cb0d807893ef0668a138c1e2d1643e01
Cycle=FrePX RfeXX PosRRXP
Relax CoRR+posxp+X No RfeXX
Safe=Fre PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfeXX PosRRXP FrePX
Observation CoRR+posxp+X Never 0 1000
Time CoRR+posxp+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+fence.rw.rwsxp+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+fence.rw.rwsxp+X
"RfeXX Fence.rw.rwsRRXP FrePX"
{0:x5=x; 0:x6=1; 1:x5=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x7,x6,0(x5) ;
                  | fence rw,rw      ;
                  | lw x8,0(x5)      ;

exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=1 /\ 1:x6=0 /\ 1:x8=0 /\ x=0 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
Test CoRR+fence.rw.rwsxp+X Allowed
Histogram (3 states)
1     :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; 1:x8=0; x=1;
492   :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; 1:x8=1; x=1;
507   :>0:x7=0; 0:x8=0; 1:x6=1; 1:x7=0; 1:x8=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=1 /\ 1:x6=0 /\ 1:x8=0 /\ x=0 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=17cce0eacaac48cb7feffa136b92a39b
Cycle=FrePX RfeXX Fence.rw.rwsRRXP
Relax CoRR+fence.rw.rwsxp+X No RfeXX
Safe=Fre Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfeXX Fence.rw.rwsRRXP FrePX
Observation CoRR+fence.rw.rwsxp+X Never 0 1000
Time CoRR+fence.rw.rwsxp+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+posxp+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+posxp+X
"RfeXX PosRWXP WsePX"
{0:x5=x; 0:x6=1; 1:x5=x; 1:x8=2;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x7,x6,0(x5) ;
                  | sw x8,0(x5)      ;

exists (not (1:x6=0 /\ (x=2 /\ (0:x7=0 /\ (0:x8=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=2 /\ 0:x8=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=2 /\ 0:x8=0 /\ x=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=0 /\ 0:x8=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
Test CoRW2+posxp+X Allowed
Histogram (3 states)
3     :>0:x7=2; 0:x8=0; 1:x6=0; 1:x7=0; x=1;
757   :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; x=2;
240   :>0:x7=0; 0:x8=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x6=0 /\ (x=2 /\ (0:x7=0 /\ (0:x8=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=2 /\ 0:x8=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=2 /\ 0:x8=0 /\ x=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=0 /\ 0:x8=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) is NOT validated
Hash=fee50f77b15af4961c6dfc46a9fc0dab
Cycle=WsePX RfeXX PosRWXP
Relax CoRW2+posxp+X No RfeXX
Safe=Wse PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfeXX PosRWXP WsePX
Observation CoRW2+posxp+X Never 0 1000
Time CoRW2+posxp+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+fence.rw.rwsxp+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+fence.rw.rwsxp+X
"RfeXX Fence.rw.rwsRWXP WsePX"
{0:x5=x; 0:x6=1; 1:x5=x; 1:x8=2;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x7,x6,0(x5) ;
                  | fence rw,rw      ;
                  | sw x8,0(x5)      ;

exists (not (1:x6=0 /\ (x=2 /\ (0:x7=0 /\ (0:x8=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=2 /\ 0:x8=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=2 /\ 0:x8=0 /\ x=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=0 /\ 0:x8=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
Test CoRW2+fence.rw.rwsxp+X Allowed
Histogram (3 states)
1     :>0:x7=2; 0:x8=0; 1:x6=0; 1:x7=0; x=1;
896   :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; x=2;
103   :>0:x7=0; 0:x8=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x6=0 /\ (x=2 /\ (0:x7=0 /\ (0:x8=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x8=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=2 /\ 0:x8=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=2 /\ 0:x8=0 /\ x=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x7=0 /\ 0:x8=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) is NOT validated
Hash=490e3b7dd1e7ccdc12518881b5996de5
Cycle=WsePX RfeXX Fence.rw.rwsRWXP
Relax CoRW2+fence.rw.rwsxp+X No RfeXX
Safe=Wse Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfeXX Fence.rw.rwsRWXP WsePX
Observation CoRW2+fence.rw.rwsxp+X Never 0 1000
Time CoRW2+fence.rw.rwsxp+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pospx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pospx+posxp
"PosWWPX RfeXX PosRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x6,0(x5)    ;
 lr.w x8,0(x6)    | sc.w x7,x6,0(x5) ;
 sc.w x9,x7,0(x6) | lw x8,0(x5)      ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x9=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=1 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	lw a2,0(a5)
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test MP+pospx+posxp Allowed
Histogram (4 states)
3     :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; 1:x8=0; x=2;
497   :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; 1:x8=2; x=2;
2     :>0:x8=1; 0:x9=0; 1:x6=1; 1:x7=0; 1:x8=2; x=2;
498   :>0:x8=1; 0:x9=0; 1:x6=2; 1:x7=0; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x9=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=1 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=aad1172cfff4658a458139c08fadb6a1
Cycle=Fre PosWWPX RfeXX PosRRXP
Relax MP+pospx+posxp No RfeXX
Safe=Fre PosWW PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWPX RfeXX PosRRXP Fre
Observation MP+pospx+posxp Never 0 1000
Time MP+pospx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pospx+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pospx+fence.rw.rwsxp
"PosWWPX RfeXX Fence.rw.rwsRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x6,0(x5)    ;
 lr.w x8,0(x6)    | sc.w x7,x6,0(x5) ;
 sc.w x9,x7,0(x6) | fence rw,rw      ;
                  | lw x8,0(x5)      ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x9=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=1 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test MP+pospx+fence.rw.rwsxp Allowed
Histogram (4 states)
1     :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; 1:x8=0; x=2;
489   :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; 1:x8=2; x=2;
1     :>0:x8=1; 0:x9=0; 1:x6=1; 1:x7=0; 1:x8=2; x=2;
509   :>0:x8=1; 0:x9=0; 1:x6=2; 1:x7=0; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x9=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=1 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=382d3d3a053527dd6eb4b9043285473b
Cycle=Fre PosWWPX RfeXX Fence.rw.rwsRRXP
Relax MP+pospx+fence.rw.rwsxp No RfeXX
Safe=Fre PosWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWPX RfeXX Fence.rw.rwsRRXP Fre
Observation MP+pospx+fence.rw.rwsxp Never 0 1000
Time MP+pospx+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pospx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pospx+posxp
"PosWWPX RfeXX PosRWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x6,0(x5)    ;
 lr.w x8,0(x6)    | sc.w x7,x6,0(x5) ;
 sc.w x9,x7,0(x6) | sw x8,0(x5)      ;

exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ 0:x9=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x6=0 /\ (0:x9=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x9=1 /\ x=3 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
Test S+pospx+posxp Allowed
Histogram (3 states)
896   :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; x=3;
1     :>0:x8=1; 0:x9=0; 1:x6=1; 1:x7=0; x=3;
103   :>0:x8=1; 0:x9=0; 1:x6=2; 1:x7=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ 0:x9=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x6=0 /\ (0:x9=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x9=1 /\ x=3 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=3f6a46f4034749cc7df982b668030bbe
Cycle=Wse PosWWPX RfeXX PosRWXP
Relax S+pospx+posxp No RfeXX
Safe=Wse PosWW PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWPX RfeXX PosRWXP Wse
Observation S+pospx+posxp Never 0 1000
Time S+pospx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pospx+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pospx+fence.rw.rwsxp
"PosWWPX RfeXX Fence.rw.rwsRWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x6,0(x5)    ;
 lr.w x8,0(x6)    | sc.w x7,x6,0(x5) ;
 sc.w x9,x7,0(x6) | fence rw,rw      ;
                  | sw x8,0(x5)      ;

exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ 0:x9=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x6=0 /\ (0:x9=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x9=1 /\ x=3 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test S+pospx+fence.rw.rwsxp Allowed
Histogram (4 states)
1     :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; x=2;
921   :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; x=3;
7     :>0:x8=1; 0:x9=0; 1:x6=1; 1:x7=0; x=3;
71    :>0:x8=1; 0:x9=0; 1:x6=2; 1:x7=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ 0:x9=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x6=0 /\ (0:x9=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x9=1 /\ x=3 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=2e0d9c7f244dd33c26ee3170074a5237
Cycle=Wse PosWWPX RfeXX Fence.rw.rwsRWXP
Relax S+pospx+fence.rw.rwsxp No RfeXX
Safe=Wse PosWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWPX RfeXX Fence.rw.rwsRWXP Wse
Observation S+pospx+fence.rw.rwsxp Never 0 1000
Time S+pospx+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW1+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW1+posxx
"PosRWXX RfeXX"
{0:x5=x; 0:x8=1;}
 P0                ;
 lr.w x6,0(x5)     ;
 sc.w x7,x6,0(x5)  ;
 lr.w x9,0(x5)     ;
 sc.w x10,x8,0(x5) ;

exists (not (0:x6=0 /\ 0:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1) \/ 0:x10=1 /\ x=0 /\ (0:x7=1 \/ 0:x7=0))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a6,s0,0(a5)
Test CoRW1+posxx Allowed
Histogram (1 states)
2000  :>0:x6=0; 0:x7=0; 0:x9=0; 0:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x6=0 /\ 0:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1) \/ 0:x10=1 /\ x=0 /\ (0:x7=1 \/ 0:x7=0)))) is NOT validated
Hash=aee22a3960ef07c9de8f13aa88329aa7
Cycle=RfeXX PosRWXX
Relax CoRW1+posxx No RfeXX
Safe=PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf
Orig=PosRWXX RfeXX
Observation CoRW1+posxx Never 0 2000
Time CoRW1+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+posxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+posxxs
"PosRWXX RfeXX PosRWXX RfeXX"
{0:x5=x; 0:x8=1; 1:x5=x; 1:x8=2;}
 P0                | P1                ;
 lr.w x6,0(x5)     | lr.w x6,0(x5)     ;
 sc.w x7,x6,0(x5)  | sc.w x7,x6,0(x5)  ;
 lr.w x9,0(x5)     | lr.w x9,0(x5)     ;
 sc.w x10,x8,0(x5) | sc.w x10,x8,0(x5) ;

exists (not (0:x6=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x9=1 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 1:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=0 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x6=2 /\ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
Test LB+posxxs Allowed
Histogram (4 states)
502   :>0:x6=0; 0:x7=0; 0:x9=2; 0:x10=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
5     :>0:x6=2; 0:x7=0; 0:x9=2; 0:x10=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
487   :>0:x6=0; 0:x7=0; 0:x9=0; 0:x10=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
6     :>0:x6=0; 0:x7=0; 0:x9=0; 0:x10=0; 1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x6=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x9=1 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 1:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=0 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x6=2 /\ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=ac6e48412067a1c3805a327510995979
Cycle=RfeXX PosRWXX RfeXX PosRWXX
Relax LB+posxxs No RfeXX
Safe=PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PosRWXX RfeXX PosRWXX RfeXX
Observation LB+posxxs Never 0 1000
Time LB+posxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwsxx+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwsxx+posxx
"Fence.rw.rwsRWXX RfeXX PosRWXX RfeXX"
{0:x5=x; 0:x8=1; 1:x5=x; 1:x8=2;}
 P0                | P1                ;
 lr.w x6,0(x5)     | lr.w x6,0(x5)     ;
 sc.w x7,x6,0(x5)  | sc.w x7,x6,0(x5)  ;
 fence rw,rw       | lr.w x9,0(x5)     ;
 lr.w x9,0(x5)     | sc.w x10,x8,0(x5) ;
 sc.w x10,x8,0(x5) |                   ;

exists (not (0:x6=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x9=1 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 1:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=0 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x6=2 /\ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
Test LB+fence.rw.rwsxx+posxx Allowed
Histogram (4 states)
487   :>0:x6=0; 0:x7=0; 0:x9=2; 0:x10=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
9     :>0:x6=2; 0:x7=0; 0:x9=2; 0:x10=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
503   :>0:x6=0; 0:x7=0; 0:x9=0; 0:x10=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
1     :>0:x6=0; 0:x7=0; 0:x9=0; 0:x10=0; 1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x6=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x9=1 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 1:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=0 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x6=2 /\ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=36d34dc47aa19c366c2d9f4b6bdbad89
Cycle=RfeXX PosRWXX RfeXX Fence.rw.rwsRWXX
Relax LB+fence.rw.rwsxx+posxx No RfeXX
Safe=PosRW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWXX RfeXX PosRWXX RfeXX
Observation LB+fence.rw.rwsxx+posxx Never 0 1000
Time LB+fence.rw.rwsxx+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+pospx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+pospx+posxp
"PosRWPX RfeXX PosRWXP Rfe"
{0:x6=x; 0:x7=1; 1:x5=x; 1:x8=2;}
 P0               | P1               ;
 lw x5,0(x6)      | lr.w x6,0(x5)    ;
 lr.w x8,0(x6)    | sc.w x7,x6,0(x5) ;
 sc.w x9,x7,0(x6) | sw x8,0(x5)      ;

exists (not (1:x6=0 /\ (0:x5=0 /\ (x=2 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 0:x8=2 /\ (0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=0 /\ 0:x8=0 /\ 0:x9=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
Test LB+pospx+posxp Allowed
Histogram (3 states)
3     :>0:x5=0; 0:x8=2; 0:x9=0; 1:x6=0; 1:x7=0; x=1;
946   :>0:x5=0; 0:x8=0; 0:x9=0; 1:x6=0; 1:x7=0; x=2;
51    :>0:x5=0; 0:x8=0; 0:x9=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x6=0 /\ (0:x5=0 /\ (x=2 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 0:x8=2 /\ (0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=0 /\ 0:x8=0 /\ 0:x9=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1))) is NOT validated
Hash=ebb46c4a1c620f918b9fc2c6102d6722
Cycle=Rfe PosRWPX RfeXX PosRWXP
Relax LB+pospx+posxp No RfeXX
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PosRWPX RfeXX PosRWXP Rfe
Observation LB+pospx+posxp Never 0 1000
Time LB+pospx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwsxp+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwsxp+pospx
"Fence.rw.rwsRWXP Rfe PosRWPX RfeXX"
{0:x5=x; 0:x8=1; 1:x6=x; 1:x7=2;}
 P0               | P1               ;
 lr.w x6,0(x5)    | lw x5,0(x6)      ;
 sc.w x7,x6,0(x5) | lr.w x8,0(x6)    ;
 fence rw,rw      | sc.w x9,x7,0(x6) ;
 sw x8,0(x5)      |                  ;

exists (not (0:x6=0 /\ (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (0:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 0:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x8=1 /\ 1:x9=1 /\ (0:x7=0 \/ 0:x7=1)) \/ 1:x8=1 /\ 1:x9=0 /\ x=2 /\ (0:x7=0 \/ 0:x7=1)) \/ 1:x5=1 /\ 1:x8=1 /\ (0:x7=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 0:x7=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1))) \/ 0:x6=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
Test LB+fence.rw.rwsxp+pospx Allowed
Histogram (4 states)
942   :>0:x6=0; 0:x7=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
56    :>0:x6=2; 0:x7=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
1     :>0:x6=0; 0:x7=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
1     :>0:x6=0; 0:x7=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x6=0 /\ (1:x5=0 /\ (x=1 /\ (1:x8=0 /\ (0:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 0:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x8=1 /\ 1:x9=1 /\ (0:x7=0 \/ 0:x7=1)) \/ 1:x8=1 /\ 1:x9=0 /\ x=2 /\ (0:x7=0 \/ 0:x7=1)) \/ 1:x5=1 /\ 1:x8=1 /\ (0:x7=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 0:x7=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1))) \/ 0:x6=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1))) is NOT validated
Hash=9bb792cfaf5e0e49a6f308746b393026
Cycle=Rfe PosRWPX RfeXX Fence.rw.rwsRWXP
Relax LB+fence.rw.rwsxp+pospx No RfeXX
Safe=Rfe PosRW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWXP Rfe PosRWPX RfeXX
Observation LB+fence.rw.rwsxp+pospx Never 0 1000
Time LB+fence.rw.rwsxp+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwspx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwspx+posxp
"Fence.rw.rwsWWPX RfeXX PosRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x6,0(x5)    ;
 fence rw,rw      | sc.w x7,x6,0(x5) ;
 lr.w x8,0(x6)    | lw x8,0(x5)      ;
 sc.w x9,x7,0(x6) |                  ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x9=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=1 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	lw a2,0(a5)
Test MP+fence.rw.rwspx+posxp Allowed
Histogram (5 states)
4     :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; 1:x8=0; x=2;
39    :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; 1:x8=1; x=2;
2     :>0:x8=1; 0:x9=0; 1:x6=1; 1:x7=0; 1:x8=1; x=2;
938   :>0:x8=1; 0:x9=0; 1:x6=1; 1:x7=0; 1:x8=2; x=2;
17    :>0:x8=1; 0:x9=0; 1:x6=2; 1:x7=0; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x9=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=1 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=db574eb027cfda6e6bbb1fb7a07ff84a
Cycle=Fre Fence.rw.rwsWWPX RfeXX PosRRXP
Relax MP+fence.rw.rwspx+posxp No RfeXX
Safe=Fre PosRR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWPX RfeXX PosRRXP Fre
Observation MP+fence.rw.rwspx+posxp Never 0 1000
Time MP+fence.rw.rwspx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwspx+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwspx+fence.rw.rwsxp
"Fence.rw.rwsWWPX RfeXX Fence.rw.rwsRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x6,0(x5)    ;
 fence rw,rw      | sc.w x7,x6,0(x5) ;
 lr.w x8,0(x6)    | fence rw,rw      ;
 sc.w x9,x7,0(x6) | lw x8,0(x5)      ;

exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x9=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=1 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test MP+fence.rw.rwspx+fence.rw.rwsxp Allowed
Histogram (3 states)
57    :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; 1:x8=1; x=2;
941   :>0:x8=1; 0:x9=0; 1:x6=1; 1:x7=0; 1:x8=2; x=2;
2     :>0:x8=1; 0:x9=0; 1:x6=2; 1:x7=0; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x7=1 /\ (1:x8=2 \/ 1:x8=1)) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 0:x9=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=1 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=22cd7e0f7caf3a32f7450bdd9cc697d5
Cycle=Fre Fence.rw.rwsWWPX RfeXX Fence.rw.rwsRRXP
Relax MP+fence.rw.rwspx+fence.rw.rwsxp No RfeXX
Safe=Fre Fence.rw.rwsWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWPX RfeXX Fence.rw.rwsRRXP Fre
Observation MP+fence.rw.rwspx+fence.rw.rwsxp Never 0 1000
Time MP+fence.rw.rwspx+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwspx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwspx+posxp
"Fence.rw.rwsWWPX RfeXX PosRWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x6,0(x5)    ;
 fence rw,rw      | sc.w x7,x6,0(x5) ;
 lr.w x8,0(x6)    | sw x8,0(x5)      ;
 sc.w x9,x7,0(x6) |                  ;

exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ 0:x9=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x6=0 /\ (0:x9=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x9=1 /\ x=3 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
Test S+fence.rw.rwspx+posxp Allowed
Histogram (5 states)
5     :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; x=2;
515   :>0:x8=3; 0:x9=0; 1:x6=0; 1:x7=0; x=2;
4     :>0:x8=3; 0:x9=0; 1:x6=1; 1:x7=0; x=2;
469   :>0:x8=1; 0:x9=0; 1:x6=1; 1:x7=0; x=3;
7     :>0:x8=1; 0:x9=0; 1:x6=2; 1:x7=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ 0:x9=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x6=0 /\ (0:x9=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x9=1 /\ x=3 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=20ea1d3d23fb19b6ec5caef7aba04355
Cycle=Wse Fence.rw.rwsWWPX RfeXX PosRWXP
Relax S+fence.rw.rwspx+posxp No RfeXX
Safe=Wse PosRW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWPX RfeXX PosRWXP Wse
Observation S+fence.rw.rwspx+posxp Never 0 1000
Time S+fence.rw.rwspx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwspx+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwspx+fence.rw.rwsxp
"Fence.rw.rwsWWPX RfeXX Fence.rw.rwsRWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x6,0(x5)    ;
 fence rw,rw      | sc.w x7,x6,0(x5) ;
 lr.w x8,0(x6)    | fence rw,rw      ;
 sc.w x9,x7,0(x6) | sw x8,0(x5)      ;

exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ 0:x9=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x6=0 /\ (0:x9=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x9=1 /\ x=3 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
Test S+fence.rw.rwspx+fence.rw.rwsxp Allowed
Histogram (5 states)
2     :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; x=2;
12    :>0:x8=3; 0:x9=0; 1:x6=0; 1:x7=0; x=2;
883   :>0:x8=1; 0:x9=0; 1:x6=0; 1:x7=0; x=3;
99    :>0:x8=1; 0:x9=0; 1:x6=1; 1:x7=0; x=3;
4     :>0:x8=1; 0:x9=0; 1:x6=2; 1:x7=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (x=3 /\ (0:x9=0 /\ (1:x7=0 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2) \/ 1:x7=1 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0)) \/ 0:x9=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x6=0 /\ (0:x9=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x8=3 /\ (0:x9=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x9=1 /\ x=3 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=32f57ecb910715988edd870c1c8de752
Cycle=Wse Fence.rw.rwsWWPX RfeXX Fence.rw.rwsRWXP
Relax S+fence.rw.rwspx+fence.rw.rwsxp No RfeXX
Safe=Wse Fence.rw.rwsWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWPX RfeXX Fence.rw.rwsRWXP Wse
Observation S+fence.rw.rwspx+fence.rw.rwsxp Never 0 1000
Time S+fence.rw.rwspx+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW1+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW1+fence.rw.rwsxx
"Fence.rw.rwsRWXX RfeXX"
{0:x5=x; 0:x8=1;}
 P0                ;
 lr.w x6,0(x5)     ;
 sc.w x7,x6,0(x5)  ;
 fence rw,rw       ;
 lr.w x9,0(x5)     ;
 sc.w x10,x8,0(x5) ;

exists (not (0:x6=0 /\ 0:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1) \/ 0:x10=1 /\ x=0 /\ (0:x7=1 \/ 0:x7=0))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a6,s0,0(a5)
Test CoRW1+fence.rw.rwsxx Allowed
Histogram (1 states)
2000  :>0:x6=0; 0:x7=0; 0:x9=0; 0:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x6=0 /\ 0:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1) \/ 0:x10=1 /\ x=0 /\ (0:x7=1 \/ 0:x7=0)))) is NOT validated
Hash=a67033c777f75734bae8a8fc8b6e0e28
Cycle=RfeXX Fence.rw.rwsRWXX
Relax CoRW1+fence.rw.rwsxx No RfeXX
Safe=Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf
Orig=Fence.rw.rwsRWXX RfeXX
Observation CoRW1+fence.rw.rwsxx Never 0 2000
Time CoRW1+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwsxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwsxxs
"Fence.rw.rwsRWXX RfeXX Fence.rw.rwsRWXX RfeXX"
{0:x5=x; 0:x8=1; 1:x5=x; 1:x8=2;}
 P0                | P1                ;
 lr.w x6,0(x5)     | lr.w x6,0(x5)     ;
 sc.w x7,x6,0(x5)  | sc.w x7,x6,0(x5)  ;
 fence rw,rw       | fence rw,rw       ;
 lr.w x9,0(x5)     | lr.w x9,0(x5)     ;
 sc.w x10,x8,0(x5) | sc.w x10,x8,0(x5) ;

exists (not (0:x6=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x9=1 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 1:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=0 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x6=2 /\ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0)))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
Test LB+fence.rw.rwsxxs Allowed
Histogram (2 states)
478   :>0:x6=0; 0:x7=0; 0:x9=2; 0:x10=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
522   :>0:x6=0; 0:x7=0; 0:x9=0; 0:x10=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x6=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x9=1 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x6=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x6=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=1 /\ x=1 /\ (1:x6=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x6=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 1:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 0:x10=1 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x7=0 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x7=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=0 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0)))) \/ 0:x6=2 /\ 0:x9=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x7=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x10=1 /\ x=2 /\ (0:x7=0 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x7=1 /\ (1:x7=1 \/ 1:x7=0))))) is NOT validated
Hash=418df7cacf88e784376927d327a6994c
Cycle=RfeXX Fence.rw.rwsRWXX RfeXX Fence.rw.rwsRWXX
Relax LB+fence.rw.rwsxxs No RfeXX
Safe=Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWXX RfeXX Fence.rw.rwsRWXX RfeXX
Observation LB+fence.rw.rwsxxs Never 0 1000
Time LB+fence.rw.rwsxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwspx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwspx+posxp
"Fence.rw.rwsRWPX RfeXX PosRWXP Rfe"
{0:x6=x; 0:x7=1; 1:x5=x; 1:x8=2;}
 P0               | P1               ;
 lw x5,0(x6)      | lr.w x6,0(x5)    ;
 fence rw,rw      | sc.w x7,x6,0(x5) ;
 lr.w x8,0(x6)    | sw x8,0(x5)      ;
 sc.w x9,x7,0(x6) |                  ;

exists (not (1:x6=0 /\ (0:x5=0 /\ (x=2 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 0:x8=2 /\ (0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=0 /\ 0:x8=0 /\ 0:x9=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	sw s0,0(a5)
Test LB+fence.rw.rwspx+posxp Allowed
Histogram (3 states)
2     :>0:x5=0; 0:x8=2; 0:x9=0; 1:x6=0; 1:x7=0; x=1;
989   :>0:x5=0; 0:x8=0; 0:x9=0; 1:x6=0; 1:x7=0; x=2;
9     :>0:x5=0; 0:x8=0; 0:x9=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x6=0 /\ (0:x5=0 /\ (x=2 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 0:x8=2 /\ (0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=0 /\ 0:x8=0 /\ 0:x9=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1))) is NOT validated
Hash=92c75cf9a468ea21439ace0a428782bd
Cycle=Rfe Fence.rw.rwsRWPX RfeXX PosRWXP
Relax LB+fence.rw.rwspx+posxp No RfeXX
Safe=Rfe PosRW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWPX RfeXX PosRWXP Rfe
Observation LB+fence.rw.rwspx+posxp Never 0 1000
Time LB+fence.rw.rwspx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwspx+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwspx+fence.rw.rwsxp
"Fence.rw.rwsRWPX RfeXX Fence.rw.rwsRWXP Rfe"
{0:x6=x; 0:x7=1; 1:x5=x; 1:x8=2;}
 P0               | P1               ;
 lw x5,0(x6)      | lr.w x6,0(x5)    ;
 fence rw,rw      | sc.w x7,x6,0(x5) ;
 lr.w x8,0(x6)    | fence rw,rw      ;
 sc.w x9,x7,0(x6) | sw x8,0(x5)      ;

exists (not (1:x6=0 /\ (0:x5=0 /\ (x=2 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 0:x8=2 /\ (0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=0 /\ 0:x8=0 /\ 0:x9=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
	fence rw,rw
	sw s0,0(a5)
Test LB+fence.rw.rwspx+fence.rw.rwsxp Allowed
Histogram (4 states)
7     :>0:x5=0; 0:x8=2; 0:x9=0; 1:x6=0; 1:x7=0; x=1;
3     :>0:x5=2; 0:x8=2; 0:x9=0; 1:x6=0; 1:x7=0; x=1;
982   :>0:x5=0; 0:x8=0; 0:x9=0; 1:x6=0; 1:x7=0; x=2;
8     :>0:x5=0; 0:x8=0; 0:x9=0; 1:x6=1; 1:x7=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x6=0 /\ (0:x5=0 /\ (x=2 /\ (0:x8=0 /\ (0:x9=0 /\ (1:x7=1 \/ 1:x7=0) \/ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x8=2 /\ 0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)) \/ 0:x5=2 /\ 0:x8=2 /\ (0:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1) \/ 0:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=0 /\ 0:x8=0 /\ 0:x9=0 /\ 1:x6=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1))) is NOT validated
Hash=8159f1b5e07fc79903ca018ece0cd508
Cycle=Rfe Fence.rw.rwsRWPX RfeXX Fence.rw.rwsRWXP
Relax LB+fence.rw.rwspx+fence.rw.rwsxp No RfeXX
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWPX RfeXX Fence.rw.rwsRWXP Rfe
Observation LB+fence.rw.rwspx+fence.rw.rwsxp Never 0 1000
Time LB+fence.rw.rwspx+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWR0+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWR0+posxx
"PosWRXX FreXX"
{0:x5=x; 0:x6=1;}
 P0                ;
 lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  ;
 lr.w x9,0(x5)     ;
 sc.w x10,x9,0(x5) ;

exists (not (0:x7=0 /\ (0:x10=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0) \/ 0:x10=1 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a1,0(a5)
	sc.w a6,a1,0(a5)
Test CoWR0+posxx Allowed
Histogram (1 states)
2000  :>0:x7=0; 0:x8=0; 0:x9=1; 0:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=0 /\ (0:x10=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0) \/ 0:x10=1 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0)))) is NOT validated
Hash=0e39534a5a81c175003ed67e2ca7c8b0
Cycle=FreXX PosWRXX
Relax CoWR0+posxx No FreXX
Safe=PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr
Orig=PosWRXX FreXX
Observation CoWR0+posxx Never 0 2000
Time CoWR0+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+posxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+posxxs
"PosWRXX FreXX PosWRXX FreXX"
{0:x5=x; 0:x6=1; 1:x5=x; 1:x6=2;}
 P0                | P1                ;
 lr.w x7,0(x5)     | lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  | sc.w x8,x6,0(x5)  ;
 lr.w x9,0(x5)     | lr.w x9,0(x5)     ;
 sc.w x10,x9,0(x5) | sc.w x10,x9,0(x5) ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x10=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x7=1 /\ 1:x9=1 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0))) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0)))) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x10=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0)))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
Test SB+posxxs Allowed
Histogram (4 states)
493   :>0:x7=2; 0:x8=0; 0:x9=1; 0:x10=0; 1:x7=0; 1:x8=0; 1:x9=1; 1:x10=0; x=1;
8     :>0:x7=2; 0:x8=0; 0:x9=1; 0:x10=0; 1:x7=0; 1:x8=0; 1:x9=2; 1:x10=0; x=1;
6     :>0:x7=0; 0:x8=0; 0:x9=1; 0:x10=0; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
493   :>0:x7=0; 0:x8=0; 0:x9=2; 0:x10=0; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x10=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x7=1 /\ 1:x9=1 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0))) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0)))) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x10=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0))))) is NOT validated
Hash=b8cfb10451d94d0654eb322f182ff48e
Cycle=FreXX PosWRXX FreXX PosWRXX
Relax SB+posxxs No FreXX
Safe=PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWRXX FreXX PosWRXX FreXX
Observation SB+posxxs Never 0 1000
Time SB+posxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwsxx+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwsxx+posxx
"Fence.rw.rwsWRXX FreXX PosWRXX FreXX"
{0:x5=x; 0:x6=1; 1:x5=x; 1:x6=2;}
 P0                | P1                ;
 lr.w x7,0(x5)     | lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  | sc.w x8,x6,0(x5)  ;
 fence rw,rw       | lr.w x9,0(x5)     ;
 lr.w x9,0(x5)     | sc.w x10,x9,0(x5) ;
 sc.w x10,x9,0(x5) |                   ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x10=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x7=1 /\ 1:x9=1 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0))) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0)))) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x10=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0)))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
Test SB+fence.rw.rwsxx+posxx Allowed
Histogram (3 states)
500   :>0:x7=2; 0:x8=0; 0:x9=1; 0:x10=0; 1:x7=0; 1:x8=0; 1:x9=1; 1:x10=0; x=1;
3     :>0:x7=2; 0:x8=0; 0:x9=1; 0:x10=0; 1:x7=0; 1:x8=0; 1:x9=2; 1:x10=0; x=1;
497   :>0:x7=0; 0:x8=0; 0:x9=2; 0:x10=0; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x10=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x7=1 /\ 1:x9=1 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0))) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0)))) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x10=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0))))) is NOT validated
Hash=4b0b00722fb5f3717c9d585be8b560a7
Cycle=FreXX PosWRXX FreXX Fence.rw.rwsWRXX
Relax SB+fence.rw.rwsxx+posxx No FreXX
Safe=PosWR Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRXX FreXX PosWRXX FreXX
Observation SB+fence.rw.rwsxx+posxx Never 0 1000
Time SB+fence.rw.rwsxx+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+pospx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pospx+posxp
"PosWRPX FreXX PosWRXP Fre"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x6=2;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 lr.w x7,0(x6)    | sc.w x8,x6,0(x5) ;
 sc.w x8,x7,0(x6) | lw x9,0(x5)      ;

exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (0:x8=0 \/ 0:x8=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
#START _litmus_P0
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
Test SB+pospx+posxp Allowed
Histogram (3 states)
495   :>0:x7=1; 0:x8=0; 1:x7=0; 1:x8=0; 1:x9=1; x=1;
14    :>0:x7=1; 0:x8=0; 1:x7=0; 1:x8=0; 1:x9=2; x=1;
491   :>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (0:x8=0 \/ 0:x8=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=84ed6da6f0d7876e33e957e443a92963
Cycle=Fre PosWRPX FreXX PosWRXP
Relax SB+pospx+posxp No FreXX
Safe=Fre PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWRPX FreXX PosWRXP Fre
Observation SB+pospx+posxp Never 0 1000
Time SB+pospx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwsxp+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwsxp+pospx
"Fence.rw.rwsWRXP Fre PosWRPX FreXX"
{0:x5=x; 0:x6=1; 1:x5=2; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | sw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x7,0(x6)    ;
 fence rw,rw      | sc.w x8,x7,0(x6) ;
 lw x9,0(x5)      |                  ;

exists (not (1:x7=2 /\ (x=2 /\ (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x9=2 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (0:x9=0 /\ (1:x8=0 \/ 1:x8=1) \/ 0:x9=2 /\ (1:x8=1 \/ 1:x8=0))) \/ 0:x7=2 /\ 0:x8=1 /\ 0:x9=2 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ 1:x7=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P1
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
Test SB+fence.rw.rwsxp+pospx Allowed
Histogram (4 states)
2     :>0:x7=2; 0:x8=0; 0:x9=1; 1:x7=1; 1:x8=0; x=1;
487   :>0:x7=2; 0:x8=0; 0:x9=1; 1:x7=2; 1:x8=0; x=1;
5     :>0:x7=0; 0:x8=0; 0:x9=1; 1:x7=2; 1:x8=0; x=2;
506   :>0:x7=0; 0:x8=0; 0:x9=2; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x7=2 /\ (x=2 /\ (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x9=2 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (0:x9=0 /\ (1:x8=0 \/ 1:x8=1) \/ 0:x9=2 /\ (1:x8=1 \/ 1:x8=0))) \/ 0:x7=2 /\ 0:x8=1 /\ 0:x9=2 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ 1:x7=1 /\ x=1 /\ (1:x8=0 \/ 1:x8=1))) is NOT validated
Hash=0ed6d7d756370ee45a82c07633041ca6
Cycle=Fre PosWRPX FreXX Fence.rw.rwsWRXP
Relax SB+fence.rw.rwsxp+pospx No FreXX
Safe=Fre PosWR Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRXP Fre PosWRPX FreXX
Observation SB+fence.rw.rwsxp+pospx Never 0 1000
Time SB+fence.rw.rwsxp+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+posxp+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+posxp+pospx
"PosWWXP Wse PosWRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | sw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x7,0(x6)    ;
 sw x9,0(x5)      | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=3 /\ (1:x8=1 \/ 1:x8=0)))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
#START _litmus_P1
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
Test R+posxp+pospx Allowed
Histogram (4 states)
2     :>0:x7=3; 0:x8=0; 1:x7=1; 1:x8=0; x=2;
936   :>0:x7=0; 0:x8=0; 1:x7=3; 1:x8=0; x=2;
57    :>0:x7=3; 0:x8=0; 1:x7=3; 1:x8=0; x=2;
5     :>0:x7=0; 0:x8=0; 1:x7=3; 1:x8=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=3 /\ (1:x8=1 \/ 1:x8=0)))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=125546b7c67fef86496c873576a4561f
Cycle=Wse PosWRPX FreXX PosWWXP
Relax R+posxp+pospx No FreXX
Safe=Wse PosWW PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWXP Wse PosWRPX FreXX
Observation R+posxp+pospx Never 0 1000
Time R+posxp+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwsxp+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwsxp+pospx
"Fence.rw.rwsWWXP Wse PosWRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | sw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x7,0(x6)    ;
 fence rw,rw      | sc.w x8,x7,0(x6) ;
 sw x9,0(x5)      |                  ;

exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=3 /\ (1:x8=1 \/ 1:x8=0)))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	sw s0,0(a5)
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
Test R+fence.rw.rwsxp+pospx Allowed
Histogram (3 states)
4     :>0:x7=3; 0:x8=0; 1:x7=1; 1:x8=0; x=2;
923   :>0:x7=0; 0:x8=0; 1:x7=3; 1:x8=0; x=2;
73    :>0:x7=3; 0:x8=0; 1:x7=3; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=3 /\ (1:x8=1 \/ 1:x8=0)))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=f7c9fea9449eb083f34ae4e8d81f6ff2
Cycle=Wse PosWRPX FreXX Fence.rw.rwsWWXP
Relax R+fence.rw.rwsxp+pospx No FreXX
Safe=Wse PosWR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWXP Wse PosWRPX FreXX
Observation R+fence.rw.rwsxp+pospx Never 0 1000
Time R+fence.rw.rwsxp+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+pospx+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+pospx+X
"RfeXP PosRRPX FreXX"
{0:x5=x; 0:x6=1; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x7,0(x6)    ;
                  | sc.w x8,x7,0(x6) ;

exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x5=1 /\ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
Test CoRR+pospx+X Allowed
Histogram (3 states)
481   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; 1:x8=0; x=1;
512   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; 1:x8=0; x=1;
7     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; 1:x8=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x5=1 /\ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=5e40efdff9b35e9295a2232589d17e9d
Cycle=PosRRPX FreXX RfeXP
Relax CoRR+pospx+X No FreXX
Safe=Rfe PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfeXP PosRRPX FreXX
Observation CoRR+pospx+X Never 0 1000
Time CoRR+pospx+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+posxp+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+posxp+pospx
"PosWWXP Rfe PosRRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x7,0(x6)    ;
 sw x9,0(x5)      | sc.w x8,x7,0(x6) ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test MP+posxp+pospx Allowed
Histogram (5 states)
35    :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; 1:x8=0; x=2;
953   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; 1:x8=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; 1:x8=0; x=2;
9     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=2; 1:x8=0; x=2;
2     :>0:x7=0; 0:x8=0; 1:x5=2; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0))))) is NOT validated
Hash=96f829b14d0a89eff51e741f77481f14
Cycle=Rfe PosRRPX FreXX PosWWXP
Relax MP+posxp+pospx No FreXX
Safe=Rfe PosWW PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWXP Rfe PosRRPX FreXX
Observation MP+posxp+pospx Never 0 1000
Time MP+posxp+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwsxp+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwsxp+pospx
"Fence.rw.rwsWWXP Rfe PosRRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x7,0(x6)    ;
 fence rw,rw      | sc.w x8,x7,0(x6) ;
 sw x9,0(x5)      |                  ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
Test MP+fence.rw.rwsxp+pospx Allowed
Histogram (3 states)
69    :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; 1:x8=0; x=2;
924   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; 1:x8=0; x=2;
7     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0))))) is NOT validated
Hash=d149a2ee554e6d791e5756e14adf3227
Cycle=Rfe PosRRPX FreXX Fence.rw.rwsWWXP
Relax MP+fence.rw.rwsxp+pospx No FreXX
Safe=Rfe PosRR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWXP Rfe PosRRPX FreXX
Observation MP+fence.rw.rwsxp+pospx Never 0 1000
Time MP+fence.rw.rwsxp+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWR0+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWR0+fence.rw.rwsxx
"Fence.rw.rwsWRXX FreXX"
{0:x5=x; 0:x6=1;}
 P0                ;
 lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  ;
 fence rw,rw       ;
 lr.w x9,0(x5)     ;
 sc.w x10,x9,0(x5) ;

exists (not (0:x7=0 /\ (0:x10=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0) \/ 0:x10=1 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a6,a1,0(a5)
Test CoWR0+fence.rw.rwsxx Allowed
Histogram (1 states)
2000  :>0:x7=0; 0:x8=0; 0:x9=1; 0:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=0 /\ (0:x10=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0) \/ 0:x10=1 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 \/ 0:x8=1 /\ 0:x9=0 /\ x=0)))) is NOT validated
Hash=6e063a336c79b1c8bf5439cd85427138
Cycle=FreXX Fence.rw.rwsWRXX
Relax CoWR0+fence.rw.rwsxx No FreXX
Safe=Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr
Orig=Fence.rw.rwsWRXX FreXX
Observation CoWR0+fence.rw.rwsxx Never 0 2000
Time CoWR0+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwsxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwsxxs
"Fence.rw.rwsWRXX FreXX Fence.rw.rwsWRXX FreXX"
{0:x5=x; 0:x6=1; 1:x5=x; 1:x6=2;}
 P0                | P1                ;
 lr.w x7,0(x5)     | lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  | sc.w x8,x6,0(x5)  ;
 fence rw,rw       | fence rw,rw       ;
 lr.w x9,0(x5)     | lr.w x9,0(x5)     ;
 sc.w x10,x9,0(x5) | sc.w x10,x9,0(x5) ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x10=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x7=1 /\ 1:x9=1 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0))) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0)))) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x10=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0)))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
Test SB+fence.rw.rwsxxs Allowed
Histogram (3 states)
494   :>0:x7=2; 0:x8=0; 0:x9=1; 0:x10=0; 1:x7=0; 1:x8=0; 1:x9=1; 1:x10=0; x=1;
1     :>0:x7=0; 0:x8=0; 0:x9=1; 0:x10=0; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
505   :>0:x7=0; 0:x8=0; 0:x9=2; 0:x10=0; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (0:x9=1 /\ (1:x8=1 /\ x=1 /\ (1:x7=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x10=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x7=1 /\ 1:x9=1 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x9=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=1 \/ 1:x10=0) \/ 0:x10=1 /\ (1:x10=0 \/ 1:x10=1))) \/ 0:x8=1 /\ 1:x7=0 /\ (0:x9=0 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0) \/ 1:x10=1 /\ (1:x8=0 /\ 1:x9=2 /\ x=2 \/ 1:x8=1 /\ 1:x9=0 /\ x=0))) \/ 0:x9=2 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0)))) \/ 0:x7=2 /\ 1:x7=0 /\ 1:x8=0 /\ (0:x8=0 /\ 0:x9=1 /\ x=1 /\ (0:x10=0 /\ (1:x10=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x10=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 0:x10=1 /\ (1:x10=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x10=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 0:x8=1 /\ 0:x9=2 /\ 1:x9=2 /\ x=2 /\ (0:x10=0 /\ (1:x10=0 \/ 1:x10=1) \/ 0:x10=1 /\ (1:x10=1 \/ 1:x10=0))))) is NOT validated
Hash=a28c61578bc835a01e76f697c10c0efd
Cycle=FreXX Fence.rw.rwsWRXX FreXX Fence.rw.rwsWRXX
Relax SB+fence.rw.rwsxxs No FreXX
Safe=Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRXX FreXX Fence.rw.rwsWRXX FreXX
Observation SB+fence.rw.rwsxxs Never 0 1000
Time SB+fence.rw.rwsxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwspx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwspx+posxp
"Fence.rw.rwsWRPX FreXX PosWRXP Fre"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x6=2;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 fence rw,rw      | sc.w x8,x6,0(x5) ;
 lr.w x7,0(x6)    | lw x9,0(x5)      ;
 sc.w x8,x7,0(x6) |                  ;

exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (0:x8=0 \/ 0:x8=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
Test SB+fence.rw.rwspx+posxp Allowed
Histogram (4 states)
36    :>0:x7=1; 0:x8=0; 1:x7=0; 1:x8=0; 1:x9=1; x=1;
8     :>0:x7=1; 0:x8=0; 1:x7=0; 1:x8=0; 1:x9=2; x=1;
2     :>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
954   :>0:x7=2; 0:x8=0; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (0:x8=0 \/ 0:x8=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=2a661bc543a091a240d32e8bab227576
Cycle=Fre Fence.rw.rwsWRPX FreXX PosWRXP
Relax SB+fence.rw.rwspx+posxp No FreXX
Safe=Fre PosWR Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRPX FreXX PosWRXP Fre
Observation SB+fence.rw.rwspx+posxp Never 0 1000
Time SB+fence.rw.rwspx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwspx+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwspx+fence.rw.rwsxp
"Fence.rw.rwsWRPX FreXX Fence.rw.rwsWRXP Fre"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x6=2;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 fence rw,rw      | sc.w x8,x6,0(x5) ;
 lr.w x7,0(x6)    | fence rw,rw      ;
 sc.w x8,x7,0(x6) | lw x9,0(x5)      ;

exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (0:x8=0 \/ 0:x8=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P0
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
Test SB+fence.rw.rwspx+fence.rw.rwsxp Allowed
Histogram (4 states)
427   :>0:x7=1; 0:x8=0; 1:x7=0; 1:x8=0; 1:x9=1; x=1;
3     :>0:x7=1; 0:x8=0; 1:x7=0; 1:x8=0; 1:x9=2; x=1;
2     :>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
568   :>0:x7=2; 0:x8=0; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 0:x8=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (0:x8=0 \/ 0:x8=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=9415456d44d0f16bca567fd2a6b1f802
Cycle=Fre Fence.rw.rwsWRPX FreXX Fence.rw.rwsWRXP
Relax SB+fence.rw.rwspx+fence.rw.rwsxp No FreXX
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRPX FreXX Fence.rw.rwsWRXP Fre
Observation SB+fence.rw.rwspx+fence.rw.rwsxp Never 0 1000
Time SB+fence.rw.rwspx+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+posxp+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+posxp+fence.rw.rwspx
"PosWWXP Wse Fence.rw.rwsWRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | sw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence rw,rw      ;
 sw x9,0(x5)      | lr.w x7,0(x6)    ;
                  | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=3 /\ (1:x8=1 \/ 1:x8=0)))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test R+posxp+fence.rw.rwspx Allowed
Histogram (6 states)
480   :>0:x7=3; 0:x8=0; 1:x7=1; 1:x8=0; x=2;
510   :>0:x7=0; 0:x8=0; 1:x7=2; 1:x8=0; x=2;
1     :>0:x7=3; 0:x8=0; 1:x7=2; 1:x8=0; x=2;
2     :>0:x7=0; 0:x8=0; 1:x7=3; 1:x8=0; x=2;
5     :>0:x7=3; 0:x8=0; 1:x7=3; 1:x8=0; x=2;
2     :>0:x7=0; 0:x8=0; 1:x7=3; 1:x8=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=3 /\ (1:x8=1 \/ 1:x8=0)))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=90241834d122ee81bd6ab8b096b21cd5
Cycle=Wse Fence.rw.rwsWRPX FreXX PosWWXP
Relax R+posxp+fence.rw.rwspx No FreXX
Safe=Wse PosWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWXP Wse Fence.rw.rwsWRPX FreXX
Observation R+posxp+fence.rw.rwspx Never 0 1000
Time R+posxp+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwsxp+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwsxp+fence.rw.rwspx
"Fence.rw.rwsWWXP Wse Fence.rw.rwsWRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | sw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence rw,rw      ;
 fence rw,rw      | lr.w x7,0(x6)    ;
 sw x9,0(x5)      | sc.w x8,x7,0(x6) ;

exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=3 /\ (1:x8=1 \/ 1:x8=0)))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	sw s0,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a1,a4,0(a5)
Test R+fence.rw.rwsxp+fence.rw.rwspx Allowed
Histogram (5 states)
113   :>0:x7=3; 0:x8=0; 1:x7=1; 1:x8=0; x=2;
7     :>0:x7=0; 0:x8=0; 1:x7=2; 1:x8=0; x=2;
872   :>0:x7=0; 0:x8=0; 1:x7=3; 1:x8=0; x=2;
7     :>0:x7=3; 0:x8=0; 1:x7=3; 1:x8=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x7=3; 1:x8=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (0:x7=3 /\ (0:x8=0 /\ (1:x8=0 /\ (1:x7=1 \/ 1:x7=2 \/ 1:x7=3) \/ 1:x8=1 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x7=0 /\ (0:x8=0 /\ (1:x7=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=3 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ (1:x7=2 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=3 /\ (1:x8=1 \/ 1:x8=0)))) \/ 0:x7=0 /\ 1:x7=3 /\ x=3 /\ (0:x8=0 /\ (1:x8=1 \/ 1:x8=0) \/ 0:x8=1 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=ade27452c33f86f07ba7b4fb2442f258
Cycle=Wse Fence.rw.rwsWRPX FreXX Fence.rw.rwsWWXP
Relax R+fence.rw.rwsxp+fence.rw.rwspx No FreXX
Safe=Wse Fence.rw.rwsWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWXP Wse Fence.rw.rwsWRPX FreXX
Observation R+fence.rw.rwsxp+fence.rw.rwspx Never 0 1000
Time R+fence.rw.rwsxp+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+fence.rw.rwspx+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+fence.rw.rwspx+X
"RfeXP Fence.rw.rwsRRPX FreXX"
{0:x5=x; 0:x6=1; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence rw,rw      ;
                  | lr.w x7,0(x6)    ;
                  | sc.w x8,x7,0(x6) ;

exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x5=1 /\ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0 /\ (1:x8=0 \/ 1:x8=1))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
Test CoRR+fence.rw.rwspx+X Allowed
Histogram (4 states)
1     :>0:x7=0; 0:x8=1; 1:x5=0; 1:x7=0; 1:x8=0; x=0;
258   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; 1:x8=0; x=1;
734   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; 1:x8=0; x=1;
7     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=1; 1:x8=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ x=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 1:x5=1 /\ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0 /\ (1:x8=0 \/ 1:x8=1)))) is NOT validated
Hash=8b04781b5e7094946064c9dafa3bd2e7
Cycle=Fence.rw.rwsRRPX FreXX RfeXP
Relax CoRR+fence.rw.rwspx+X No FreXX
Safe=Rfe Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfeXP Fence.rw.rwsRRPX FreXX
Observation CoRR+fence.rw.rwspx+X Never 0 1000
Time CoRR+fence.rw.rwspx+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+posxp+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+posxp+fence.rw.rwspx
"PosWWXP Rfe Fence.rw.rwsRRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence rw,rw      ;
 sw x9,0(x5)      | lr.w x7,0(x6)    ;
                  | sc.w x8,x7,0(x6) ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test MP+posxp+fence.rw.rwspx Allowed
Histogram (4 states)
10    :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; 1:x8=0; x=2;
985   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; 1:x8=0; x=2;
4     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=2; 1:x8=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=2; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0))))) is NOT validated
Hash=fe6aa53b556f87c698483934b451b140
Cycle=Rfe Fence.rw.rwsRRPX FreXX PosWWXP
Relax MP+posxp+fence.rw.rwspx No FreXX
Safe=Rfe PosWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWXP Rfe Fence.rw.rwsRRPX FreXX
Observation MP+posxp+fence.rw.rwspx Never 0 1000
Time MP+posxp+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwsxp+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwsxp+fence.rw.rwspx
"Fence.rw.rwsWWXP Rfe Fence.rw.rwsRRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence rw,rw      ;
 fence rw,rw      | lr.w x7,0(x6)    ;
 sw x9,0(x5)      | sc.w x8,x7,0(x6) ;

exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)))))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a2,a1,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
Test MP+fence.rw.rwsxp+fence.rw.rwspx Allowed
Histogram (4 states)
7     :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; 1:x8=0; x=2;
988   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; 1:x8=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=2; 1:x8=0; x=2;
4     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x7=2; 1:x8=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2)) \/ 1:x5=1 /\ (1:x7=1 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x7=0 /\ (1:x8=0 \/ 1:x8=1) \/ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0)) \/ 1:x5=2 /\ 1:x7=2 /\ (1:x8=1 \/ 1:x8=0))))) is NOT validated
Hash=66f77f8be130f0ecbe8647b9f5961c0e
Cycle=Rfe Fence.rw.rwsRRPX FreXX Fence.rw.rwsWWXP
Relax MP+fence.rw.rwsxp+fence.rw.rwspx No FreXX
Safe=Rfe Fence.rw.rwsWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWXP Rfe Fence.rw.rwsRRPX FreXX
Observation MP+fence.rw.rwsxp+fence.rw.rwspx Never 0 1000
Time MP+fence.rw.rwsxp+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWW+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWW+posxx
"PosWWXX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2;}
 P0                ;
 lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  ;
 lr.w x10,0(x5)    ;
 sc.w x11,x9,0(x5) ;

exists (not (0:x7=0 /\ (0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=0) \/ 0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a6,a4,0(a5)
Test CoWW+posxx Allowed
Histogram (1 states)
2000  :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; x=2;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=0 /\ (0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=0) \/ 0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1)))) is NOT validated
Hash=48347f88828b463ef9966e6e1f00b6ff
Cycle=WseXX PosWWXX
Relax CoWW+posxx No WseXX
Safe=PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws
Orig=PosWWXX WseXX
Observation CoWW+posxx Never 0 2000
Time CoWW+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+posxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+posxxs
"PosWWXX WseXX PosWWXX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0                | P1                ;
 lr.w x7,0(x5)     | lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  | sc.w x8,x6,0(x5)  ;
 lr.w x10,0(x5)    | lr.w x10,0(x5)    ;
 sc.w x11,x9,0(x5) | sc.w x11,x9,0(x5) ;

exists (not (0:x7=0 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=2 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x10=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x10=2 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 /\ (1:x10=3 \/ 1:x10=2) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=2 \/ 1:x10=3))) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ (1:x10=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x7=0 \/ 1:x7=2)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 \/ 0:x8=1 /\ 1:x7=0)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x11=1 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=4 \/ 0:x10=3 \/ 0:x10=1) \/ 1:x11=1 /\ x=3 /\ (0:x10=1 \/ 0:x10=3)) \/ 1:x10=1 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)) \/ 1:x7=0 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=0 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=0 \/ 0:x10=3 \/ 0:x10=4) \/ 1:x11=1 /\ x=3 /\ (0:x10=3 \/ 0:x10=0)) \/ 1:x10=0 /\ 1:x8=1 /\ (0:x10=0 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=0) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=3 \/ 1:x10=2 \/ 1:x10=1) \/ 0:x10=3 /\ 0:x8=1 /\ (1:x10=2 \/ 1:x10=3)) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ 1:x10=1 \/ 0:x8=1 /\ 1:x10=3)) \/ 1:x10=2 /\ 1:x11=0 /\ x=4 /\ (0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1)) \/ 0:x11=1 /\ (0:x8=0 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=3 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4) \/ 0:x8=1 /\ 1:x10=3 /\ (0:x10=3 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=3) \/ 0:x10=4 /\ 1:x11=0 /\ x=4))) \/ 0:x7=4 /\ 1:x10=3 /\ 1:x11=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4))) \/ 0:x7=4 /\ 1:x10=0 /\ 1:x11=0 /\ 1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4)))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
Test 2+2W+posxxs Allowed
Histogram (4 states)
503   :>0:x7=3; 0:x8=0; 0:x10=4; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=2;
4     :>0:x7=4; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=3; 1:x11=0; x=2;
492   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x7=1; 1:x8=0; 1:x10=2; 1:x11=0; x=4;
1     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=2; 1:x8=0; 1:x10=3; 1:x11=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=2 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x10=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x10=2 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 /\ (1:x10=3 \/ 1:x10=2) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=2 \/ 1:x10=3))) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ (1:x10=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x7=0 \/ 1:x7=2)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 \/ 0:x8=1 /\ 1:x7=0)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x11=1 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=4 \/ 0:x10=3 \/ 0:x10=1) \/ 1:x11=1 /\ x=3 /\ (0:x10=1 \/ 0:x10=3)) \/ 1:x10=1 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)) \/ 1:x7=0 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=0 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=0 \/ 0:x10=3 \/ 0:x10=4) \/ 1:x11=1 /\ x=3 /\ (0:x10=3 \/ 0:x10=0)) \/ 1:x10=0 /\ 1:x8=1 /\ (0:x10=0 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=0) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=3 \/ 1:x10=2 \/ 1:x10=1) \/ 0:x10=3 /\ 0:x8=1 /\ (1:x10=2 \/ 1:x10=3)) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ 1:x10=1 \/ 0:x8=1 /\ 1:x10=3)) \/ 1:x10=2 /\ 1:x11=0 /\ x=4 /\ (0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1)) \/ 0:x11=1 /\ (0:x8=0 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=3 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4) \/ 0:x8=1 /\ 1:x10=3 /\ (0:x10=3 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=3) \/ 0:x10=4 /\ 1:x11=0 /\ x=4))) \/ 0:x7=4 /\ 1:x10=3 /\ 1:x11=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4))) \/ 0:x7=4 /\ 1:x10=0 /\ 1:x11=0 /\ 1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4))))) is NOT validated
Hash=3f78996caf70def9da485550a64dfbe1
Cycle=WseXX PosWWXX WseXX PosWWXX
Relax 2+2W+posxxs No WseXX
Safe=PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PosWWXX WseXX PosWWXX WseXX
Observation 2+2W+posxxs Never 0 1000
Time 2+2W+posxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwsxx+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwsxx+posxx
"Fence.rw.rwsWWXX WseXX PosWWXX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0                | P1                ;
 lr.w x7,0(x5)     | lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  | sc.w x8,x6,0(x5)  ;
 fence rw,rw       | lr.w x10,0(x5)    ;
 lr.w x10,0(x5)    | sc.w x11,x9,0(x5) ;
 sc.w x11,x9,0(x5) |                   ;

exists (not (0:x7=0 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=2 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x10=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x10=2 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 /\ (1:x10=3 \/ 1:x10=2) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=2 \/ 1:x10=3))) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ (1:x10=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x7=0 \/ 1:x7=2)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 \/ 0:x8=1 /\ 1:x7=0)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x11=1 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=4 \/ 0:x10=3 \/ 0:x10=1) \/ 1:x11=1 /\ x=3 /\ (0:x10=1 \/ 0:x10=3)) \/ 1:x10=1 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)) \/ 1:x7=0 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=0 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=0 \/ 0:x10=3 \/ 0:x10=4) \/ 1:x11=1 /\ x=3 /\ (0:x10=3 \/ 0:x10=0)) \/ 1:x10=0 /\ 1:x8=1 /\ (0:x10=0 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=0) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=3 \/ 1:x10=2 \/ 1:x10=1) \/ 0:x10=3 /\ 0:x8=1 /\ (1:x10=2 \/ 1:x10=3)) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ 1:x10=1 \/ 0:x8=1 /\ 1:x10=3)) \/ 1:x10=2 /\ 1:x11=0 /\ x=4 /\ (0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1)) \/ 0:x11=1 /\ (0:x8=0 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=3 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4) \/ 0:x8=1 /\ 1:x10=3 /\ (0:x10=3 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=3) \/ 0:x10=4 /\ 1:x11=0 /\ x=4))) \/ 0:x7=4 /\ 1:x10=3 /\ 1:x11=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4))) \/ 0:x7=4 /\ 1:x10=0 /\ 1:x11=0 /\ 1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4)))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
Test 2+2W+fence.rw.rwsxx+posxx Allowed
Histogram (4 states)
491   :>0:x7=3; 0:x8=0; 0:x10=4; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=2;
8     :>0:x7=4; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=3; 1:x11=0; x=2;
497   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x7=1; 1:x8=0; 1:x10=2; 1:x11=0; x=4;
4     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=2; 1:x8=0; 1:x10=3; 1:x11=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=2 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x10=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x10=2 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 /\ (1:x10=3 \/ 1:x10=2) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=2 \/ 1:x10=3))) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ (1:x10=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x7=0 \/ 1:x7=2)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 \/ 0:x8=1 /\ 1:x7=0)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x11=1 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=4 \/ 0:x10=3 \/ 0:x10=1) \/ 1:x11=1 /\ x=3 /\ (0:x10=1 \/ 0:x10=3)) \/ 1:x10=1 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)) \/ 1:x7=0 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=0 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=0 \/ 0:x10=3 \/ 0:x10=4) \/ 1:x11=1 /\ x=3 /\ (0:x10=3 \/ 0:x10=0)) \/ 1:x10=0 /\ 1:x8=1 /\ (0:x10=0 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=0) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=3 \/ 1:x10=2 \/ 1:x10=1) \/ 0:x10=3 /\ 0:x8=1 /\ (1:x10=2 \/ 1:x10=3)) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ 1:x10=1 \/ 0:x8=1 /\ 1:x10=3)) \/ 1:x10=2 /\ 1:x11=0 /\ x=4 /\ (0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1)) \/ 0:x11=1 /\ (0:x8=0 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=3 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4) \/ 0:x8=1 /\ 1:x10=3 /\ (0:x10=3 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=3) \/ 0:x10=4 /\ 1:x11=0 /\ x=4))) \/ 0:x7=4 /\ 1:x10=3 /\ 1:x11=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4))) \/ 0:x7=4 /\ 1:x10=0 /\ 1:x11=0 /\ 1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4))))) is NOT validated
Hash=32000f88b932def90f33efd7b9608a4f
Cycle=WseXX PosWWXX WseXX Fence.rw.rwsWWXX
Relax 2+2W+fence.rw.rwsxx+posxx No WseXX
Safe=PosWW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWXX WseXX PosWWXX WseXX
Observation 2+2W+fence.rw.rwsxx+posxx Never 0 1000
Time 2+2W+fence.rw.rwsxx+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pospx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pospx+posxp
"PosWWPX WseXX PosWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 lr.w x8,0(x6)    | sc.w x8,x6,0(x5) ;
 sc.w x9,x7,0(x6) | lw x9,0(x5)      ;

exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x8=1 /\ (1:x7=1 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x7=2 /\ 1:x9=2)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3) \/ 0:x9=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0 /\ (0:x9=0 /\ x=2 /\ (1:x9=2 \/ 1:x9=3) \/ 0:x9=1 /\ 1:x9=3 /\ x=3)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test R+pospx+posxp Allowed
Histogram (4 states)
498   :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=2; x=2;
2     :>0:x8=3; 0:x9=0; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
7     :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=3; x=2;
493   :>0:x8=1; 0:x9=0; 1:x7=2; 1:x8=0; 1:x9=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x8=1 /\ (1:x7=1 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x7=2 /\ 1:x9=2)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3) \/ 0:x9=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0 /\ (0:x9=0 /\ x=2 /\ (1:x9=2 \/ 1:x9=3) \/ 0:x9=1 /\ 1:x9=3 /\ x=3))) is NOT validated
Hash=2c4be3470acc3438c7132965d73c11fa
Cycle=Fre PosWWPX WseXX PosWRXP
Relax R+pospx+posxp No WseXX
Safe=Fre PosWW PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWPX WseXX PosWRXP Fre
Observation R+pospx+posxp Never 0 1000
Time R+pospx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pospx+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pospx+fence.rw.rwsxp
"PosWWPX WseXX Fence.rw.rwsWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 lr.w x8,0(x6)    | sc.w x8,x6,0(x5) ;
 sc.w x9,x7,0(x6) | fence rw,rw      ;
                  | lw x9,0(x5)      ;

exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x8=1 /\ (1:x7=1 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x7=2 /\ 1:x9=2)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3) \/ 0:x9=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0 /\ (0:x9=0 /\ x=2 /\ (1:x9=2 \/ 1:x9=3) \/ 0:x9=1 /\ 1:x9=3 /\ x=3)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test R+pospx+fence.rw.rwsxp Allowed
Histogram (3 states)
514   :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=2; x=2;
4     :>0:x8=3; 0:x9=0; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
482   :>0:x8=1; 0:x9=0; 1:x7=2; 1:x8=0; 1:x9=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x8=1 /\ (1:x7=1 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x7=2 /\ 1:x9=2)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3) \/ 0:x9=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0 /\ (0:x9=0 /\ x=2 /\ (1:x9=2 \/ 1:x9=3) \/ 0:x9=1 /\ 1:x9=3 /\ x=3))) is NOT validated
Hash=f45030aebb2938bf27760c85ba41261a
Cycle=Fre PosWWPX WseXX Fence.rw.rwsWRXP
Relax R+pospx+fence.rw.rwsxp No WseXX
Safe=Fre PosWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWPX WseXX Fence.rw.rwsWRXP Fre
Observation R+pospx+fence.rw.rwsxp Never 0 1000
Time R+pospx+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+pospx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+pospx+posxp
"PosWWPX WseXX PosWWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 lr.w x8,0(x6)    | sc.w x8,x6,0(x5) ;
 sc.w x9,x7,0(x6) | sw x9,0(x5)      ;

exists (not (x=4 /\ (0:x8=1 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=0)) \/ 0:x9=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x9=1 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=3 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x9=0 /\ x=2 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 0:x9=1 /\ 1:x7=0 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test 2+2W+pospx+posxp Allowed
Histogram (3 states)
926   :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; x=4;
9     :>0:x8=3; 0:x9=0; 1:x7=1; 1:x8=0; x=4;
65    :>0:x8=1; 0:x9=0; 1:x7=2; 1:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=4 /\ (0:x8=1 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=0)) \/ 0:x9=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x9=1 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=3 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x9=0 /\ x=2 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 0:x9=1 /\ 1:x7=0 /\ x=1 /\ (1:x8=0 \/ 1:x8=1))) is NOT validated
Hash=ab9de2e8777bd0c81f4400a49aa4db30
Cycle=Wse PosWWPX WseXX PosWWXP
Relax 2+2W+pospx+posxp No WseXX
Safe=Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PosWWPX WseXX PosWWXP Wse
Observation 2+2W+pospx+posxp Never 0 1000
Time 2+2W+pospx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwsxp+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwsxp+pospx
"Fence.rw.rwsWWXP Wse PosWWPX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0               | P1               ;
 lr.w x7,0(x5)    | sw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x8,0(x6)    ;
 fence rw,rw      | sc.w x9,x7,0(x6) ;
 sw x9,0(x5)      |                  ;

exists (not (x=2 /\ (1:x8=3 /\ (0:x8=1 /\ (1:x9=0 /\ (0:x7=0 \/ 0:x7=3 \/ 0:x7=4) \/ 1:x9=1 /\ (0:x7=3 \/ 0:x7=0)) \/ 0:x8=0 /\ (0:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 0:x7=3 /\ 1:x9=1 \/ 0:x7=4 /\ 1:x9=0)) \/ 1:x9=1 /\ (1:x8=2 /\ (0:x7=0 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x7=3 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ 0:x8=0 /\ 1:x8=1) \/ 0:x7=3 /\ 0:x8=0 /\ 1:x8=1 /\ 1:x9=0) \/ 0:x7=0 /\ (1:x8=3 /\ (0:x8=0 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3) \/ 0:x8=1 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3)) \/ 1:x8=2 /\ 1:x9=0 /\ x=4 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ 1:x8=2 /\ 1:x9=0 /\ x=4 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	sw s1,0(a5)
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test 2+2W+fence.rw.rwsxp+pospx Allowed
Histogram (3 states)
2     :>0:x7=3; 0:x8=0; 1:x8=1; 1:x9=0; x=2;
919   :>0:x7=0; 0:x8=0; 1:x8=3; 1:x9=0; x=2;
79    :>0:x7=4; 0:x8=0; 1:x8=3; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x8=3 /\ (0:x8=1 /\ (1:x9=0 /\ (0:x7=0 \/ 0:x7=3 \/ 0:x7=4) \/ 1:x9=1 /\ (0:x7=3 \/ 0:x7=0)) \/ 0:x8=0 /\ (0:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 0:x7=3 /\ 1:x9=1 \/ 0:x7=4 /\ 1:x9=0)) \/ 1:x9=1 /\ (1:x8=2 /\ (0:x7=0 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x7=3 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ 0:x8=0 /\ 1:x8=1) \/ 0:x7=3 /\ 0:x8=0 /\ 1:x8=1 /\ 1:x9=0) \/ 0:x7=0 /\ (1:x8=3 /\ (0:x8=0 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3) \/ 0:x8=1 /\ (1:x9=0 /\ x=4 \/ 1:x9=1 /\ x=3)) \/ 1:x8=2 /\ 1:x9=0 /\ x=4 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ 1:x8=2 /\ 1:x9=0 /\ x=4 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=2961f253b0ba832a16fc2ba6be1e3b26
Cycle=Wse PosWWPX WseXX Fence.rw.rwsWWXP
Relax 2+2W+fence.rw.rwsxp+pospx No WseXX
Safe=Wse PosWW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWXP Wse PosWWPX WseXX
Observation 2+2W+fence.rw.rwsxp+pospx Never 0 1000
Time 2+2W+fence.rw.rwsxp+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+pospx+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+pospx+X
"RfeXP PosRWPX WseXX"
{0:x5=x; 0:x6=1; 1:x6=x; 1:x7=2;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x8,0(x6)    ;
                  | sc.w x9,x7,0(x6) ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x7=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x8=0 /\ x=1 \/ 0:x8=1 /\ x=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
Test CoRW2+pospx+X Allowed
Histogram (3 states)
483   :>0:x7=2; 0:x8=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
503   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
14    :>0:x7=0; 0:x8=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x7=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x8=0 /\ x=1 \/ 0:x8=1 /\ x=2))) is NOT validated
Hash=d285527eb72cefbded2eb89b443e6455
Cycle=PosRWPX WseXX RfeXP
Relax CoRW2+pospx+X No WseXX
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfeXP PosRWPX WseXX
Observation CoRW2+pospx+X Never 0 1000
Time CoRW2+pospx+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+posxp+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+posxp+pospx
"PosWWXP Rfe PosRWPX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x8,0(x6)    ;
 sw x9,0(x5)      | sc.w x9,x7,0(x6) ;

exists (not (0:x7=0 /\ (x=2 /\ (1:x9=1 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2)) \/ 1:x9=0 /\ (0:x8=0 /\ 1:x8=1 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2) \/ 0:x8=1 /\ (1:x5=2 \/ 1:x5=0))) \/ 0:x7=3 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test S+posxp+pospx Allowed
Histogram (4 states)
39    :>0:x7=3; 0:x8=0; 1:x5=0; 1:x8=0; 1:x9=0; x=2;
958   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
2     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x8=2; 1:x9=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=2 /\ (1:x9=1 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2)) \/ 1:x9=0 /\ (0:x8=0 /\ 1:x8=1 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2) \/ 0:x8=1 /\ (1:x5=2 \/ 1:x5=0))) \/ 0:x7=3 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=053266f757a04a60263c40248610c21a
Cycle=Rfe PosRWPX WseXX PosWWXP
Relax S+posxp+pospx No WseXX
Safe=Rfe PosWW PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWXP Rfe PosRWPX WseXX
Observation S+posxp+pospx Never 0 1000
Time S+posxp+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwsxp+pospx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwsxp+pospx
"Fence.rw.rwsWWXP Rfe PosRWPX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | lr.w x8,0(x6)    ;
 fence rw,rw      | sc.w x9,x7,0(x6) ;
 sw x9,0(x5)      |                  ;

exists (not (0:x7=0 /\ (x=2 /\ (1:x9=1 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2)) \/ 1:x9=0 /\ (0:x8=0 /\ 1:x8=1 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2) \/ 0:x8=1 /\ (1:x5=2 \/ 1:x5=0))) \/ 0:x7=3 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
Test S+fence.rw.rwsxp+pospx Allowed
Histogram (4 states)
40    :>0:x7=3; 0:x8=0; 1:x5=0; 1:x8=0; 1:x9=0; x=2;
949   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
10    :>0:x7=0; 0:x8=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x8=2; 1:x9=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=2 /\ (1:x9=1 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2)) \/ 1:x9=0 /\ (0:x8=0 /\ 1:x8=1 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2) \/ 0:x8=1 /\ (1:x5=2 \/ 1:x5=0))) \/ 0:x7=3 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=394d92218dfbee367361731b3f90a08c
Cycle=Rfe PosRWPX WseXX Fence.rw.rwsWWXP
Relax S+fence.rw.rwsxp+pospx No WseXX
Safe=Rfe PosRW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWXP Rfe PosRWPX WseXX
Observation S+fence.rw.rwsxp+pospx Never 0 1000
Time S+fence.rw.rwsxp+pospx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoWW+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWW+fence.rw.rwsxx
"Fence.rw.rwsWWXX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2;}
 P0                ;
 lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  ;
 fence rw,rw       ;
 lr.w x10,0(x5)    ;
 sc.w x11,x9,0(x5) ;

exists (not (0:x7=0 /\ (0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=0) \/ 0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a6,a4,0(a5)
Test CoWW+fence.rw.rwsxx Allowed
Histogram (1 states)
2000  :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; x=2;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=0 /\ (0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=0) \/ 0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1)))) is NOT validated
Hash=3b88fd9bb750a0d43605feae56f35b96
Cycle=WseXX Fence.rw.rwsWWXX
Relax CoWW+fence.rw.rwsxx No WseXX
Safe=Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws
Orig=Fence.rw.rwsWWXX WseXX
Observation CoWW+fence.rw.rwsxx Never 0 2000
Time CoWW+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwsxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwsxxs
"Fence.rw.rwsWWXX WseXX Fence.rw.rwsWWXX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0                | P1                ;
 lr.w x7,0(x5)     | lr.w x7,0(x5)     ;
 sc.w x8,x6,0(x5)  | sc.w x8,x6,0(x5)  ;
 fence rw,rw       | fence rw,rw       ;
 lr.w x10,0(x5)    | lr.w x10,0(x5)    ;
 sc.w x11,x9,0(x5) | sc.w x11,x9,0(x5) ;

exists (not (0:x7=0 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=2 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x10=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x10=2 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 /\ (1:x10=3 \/ 1:x10=2) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=2 \/ 1:x10=3))) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ (1:x10=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x7=0 \/ 1:x7=2)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 \/ 0:x8=1 /\ 1:x7=0)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x11=1 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=4 \/ 0:x10=3 \/ 0:x10=1) \/ 1:x11=1 /\ x=3 /\ (0:x10=1 \/ 0:x10=3)) \/ 1:x10=1 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)) \/ 1:x7=0 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=0 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=0 \/ 0:x10=3 \/ 0:x10=4) \/ 1:x11=1 /\ x=3 /\ (0:x10=3 \/ 0:x10=0)) \/ 1:x10=0 /\ 1:x8=1 /\ (0:x10=0 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=0) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=3 \/ 1:x10=2 \/ 1:x10=1) \/ 0:x10=3 /\ 0:x8=1 /\ (1:x10=2 \/ 1:x10=3)) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ 1:x10=1 \/ 0:x8=1 /\ 1:x10=3)) \/ 1:x10=2 /\ 1:x11=0 /\ x=4 /\ (0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1)) \/ 0:x11=1 /\ (0:x8=0 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=3 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4) \/ 0:x8=1 /\ 1:x10=3 /\ (0:x10=3 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=3) \/ 0:x10=4 /\ 1:x11=0 /\ x=4))) \/ 0:x7=4 /\ 1:x10=3 /\ 1:x11=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4))) \/ 0:x7=4 /\ 1:x10=0 /\ 1:x11=0 /\ 1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4)))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
Test 2+2W+fence.rw.rwsxxs Allowed
Histogram (3 states)
503   :>0:x7=3; 0:x8=0; 0:x10=4; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=2;
496   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x7=1; 1:x8=0; 1:x10=2; 1:x11=0; x=4;
1     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=2; 1:x8=0; 1:x10=3; 1:x11=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=2 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x10=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x10=2 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x10=0 /\ 1:x7=0)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 /\ (1:x10=3 \/ 1:x10=2) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=2 \/ 1:x10=3))) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ (1:x10=1 /\ 1:x8=1 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 0:x10=0 /\ 0:x8=1 /\ (1:x7=0 \/ 1:x7=2)) \/ 0:x10=3 /\ 1:x8=0 /\ (0:x8=0 /\ 1:x7=1 \/ 0:x8=1 /\ 1:x7=0)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x11=1 /\ (0:x8=0 /\ (1:x7=1 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=4 \/ 0:x10=3 \/ 0:x10=1) \/ 1:x11=1 /\ x=3 /\ (0:x10=1 \/ 0:x10=3)) \/ 1:x10=1 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)) \/ 1:x7=0 /\ 1:x8=1 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=0 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x10=3 /\ 1:x8=0 /\ (1:x11=0 /\ x=4 /\ (0:x10=0 \/ 0:x10=3 \/ 0:x10=4) \/ 1:x11=1 /\ x=3 /\ (0:x10=3 \/ 0:x10=0)) \/ 1:x10=0 /\ 1:x8=1 /\ (0:x10=0 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=0) \/ 0:x10=4 /\ 1:x11=0 /\ x=4)))) \/ 1:x7=0 /\ (1:x8=0 /\ (0:x7=3 /\ (0:x11=0 /\ (x=2 /\ (1:x11=1 /\ (0:x10=1 /\ 0:x8=0 /\ (1:x10=3 \/ 1:x10=2 \/ 1:x10=1) \/ 0:x10=3 /\ 0:x8=1 /\ (1:x10=2 \/ 1:x10=3)) \/ 0:x10=4 /\ 1:x11=0 /\ (0:x8=0 /\ 1:x10=1 \/ 0:x8=1 /\ 1:x10=3)) \/ 1:x10=2 /\ 1:x11=0 /\ x=4 /\ (0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1)) \/ 0:x11=1 /\ (0:x8=0 /\ (0:x10=1 /\ (1:x10=1 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=1) \/ 1:x10=3 /\ 1:x11=1 /\ x=1) \/ 0:x10=4 /\ 1:x10=1 /\ 1:x11=0 /\ x=4) \/ 0:x8=1 /\ 1:x10=3 /\ (0:x10=3 /\ (1:x11=0 /\ x=4 \/ 1:x11=1 /\ x=3) \/ 0:x10=4 /\ 1:x11=0 /\ x=4))) \/ 0:x7=4 /\ 1:x10=3 /\ 1:x11=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4))) \/ 0:x7=4 /\ 1:x10=0 /\ 1:x11=0 /\ 1:x8=1 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=4 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=4))))) is NOT validated
Hash=d0087e7b862e27daaf92dfee1c9e2452
Cycle=WseXX Fence.rw.rwsWWXX WseXX Fence.rw.rwsWWXX
Relax 2+2W+fence.rw.rwsxxs No WseXX
Safe=Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWXX WseXX Fence.rw.rwsWWXX WseXX
Observation 2+2W+fence.rw.rwsxxs Never 0 1000
Time 2+2W+fence.rw.rwsxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwspx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwspx+posxp
"Fence.rw.rwsWWPX WseXX PosWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 fence rw,rw      | sc.w x8,x6,0(x5) ;
 lr.w x8,0(x6)    | lw x9,0(x5)      ;
 sc.w x9,x7,0(x6) |                  ;

exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x8=1 /\ (1:x7=1 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x7=2 /\ 1:x9=2)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3) \/ 0:x9=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0 /\ (0:x9=0 /\ x=2 /\ (1:x9=2 \/ 1:x9=3) \/ 0:x9=1 /\ 1:x9=3 /\ x=3)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	lw a1,0(a5)
Test R+fence.rw.rwspx+posxp Allowed
Histogram (5 states)
50    :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=1; x=2;
927   :>0:x8=3; 0:x9=0; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
16    :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=3; x=2;
1     :>0:x8=3; 0:x9=0; 1:x7=1; 1:x8=0; 1:x9=3; x=2;
6     :>0:x8=1; 0:x9=0; 1:x7=2; 1:x8=0; 1:x9=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x8=1 /\ (1:x7=1 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x7=2 /\ 1:x9=2)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3) \/ 0:x9=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0 /\ (0:x9=0 /\ x=2 /\ (1:x9=2 \/ 1:x9=3) \/ 0:x9=1 /\ 1:x9=3 /\ x=3))) is NOT validated
Hash=1374f3a40339bde9f052a0bcd2a77f42
Cycle=Fre Fence.rw.rwsWWPX WseXX PosWRXP
Relax R+fence.rw.rwspx+posxp No WseXX
Safe=Fre PosWR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWPX WseXX PosWRXP Fre
Observation R+fence.rw.rwspx+posxp Never 0 1000
Time R+fence.rw.rwspx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwspx+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwspx+fence.rw.rwsxp
"Fence.rw.rwsWWPX WseXX Fence.rw.rwsWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 fence rw,rw      | sc.w x8,x6,0(x5) ;
 lr.w x8,0(x6)    | fence rw,rw      ;
 sc.w x9,x7,0(x6) | lw x9,0(x5)      ;

exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x8=1 /\ (1:x7=1 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x7=2 /\ 1:x9=2)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3) \/ 0:x9=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0 /\ (0:x9=0 /\ x=2 /\ (1:x9=2 \/ 1:x9=3) \/ 0:x9=1 /\ 1:x9=3 /\ x=3)))
Generated assembler
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lw a1,0(a5)
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
Test R+fence.rw.rwspx+fence.rw.rwsxp Allowed
Histogram (5 states)
372   :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=1; x=2;
618   :>0:x8=3; 0:x9=0; 1:x7=1; 1:x8=0; 1:x9=2; x=2;
2     :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=3; x=2;
1     :>0:x8=3; 0:x9=0; 1:x7=1; 1:x8=0; 1:x9=3; x=2;
7     :>0:x8=1; 0:x9=0; 1:x7=2; 1:x8=0; 1:x9=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x8=1 /\ (0:x9=0 /\ (x=2 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2)) \/ 1:x8=1 /\ (1:x7=1 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x7=2 /\ 1:x9=2)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3) \/ 0:x9=1 /\ (x=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=3 /\ x=3)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0 /\ (0:x9=0 /\ x=2 /\ (1:x9=2 \/ 1:x9=3) \/ 0:x9=1 /\ 1:x9=3 /\ x=3))) is NOT validated
Hash=ea8bb7a5cd61630e2567b631b4a3b1ff
Cycle=Fre Fence.rw.rwsWWPX WseXX Fence.rw.rwsWRXP
Relax R+fence.rw.rwspx+fence.rw.rwsxp No WseXX
Safe=Fre Fence.rw.rwsWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWPX WseXX Fence.rw.rwsWRXP Fre
Observation R+fence.rw.rwspx+fence.rw.rwsxp Never 0 1000
Time R+fence.rw.rwspx+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwspx+posxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwspx+posxp
"Fence.rw.rwsWWPX WseXX PosWWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 fence rw,rw      | sc.w x8,x6,0(x5) ;
 lr.w x8,0(x6)    | sw x9,0(x5)      ;
 sc.w x9,x7,0(x6) |                  ;

exists (not (x=4 /\ (0:x8=1 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=0)) \/ 0:x9=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x9=1 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=3 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x9=0 /\ x=2 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 0:x9=1 /\ 1:x7=0 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test 2+2W+fence.rw.rwspx+posxp Allowed
Histogram (6 states)
1     :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; x=2;
509   :>0:x8=4; 0:x9=0; 1:x7=0; 1:x8=0; x=2;
2     :>0:x8=4; 0:x9=0; 1:x7=1; 1:x8=0; x=2;
1     :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; x=4;
482   :>0:x8=3; 0:x9=0; 1:x7=1; 1:x8=0; x=4;
5     :>0:x8=1; 0:x9=0; 1:x7=2; 1:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=4 /\ (0:x8=1 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=0)) \/ 0:x9=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x9=1 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=3 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x9=0 /\ x=2 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 0:x9=1 /\ 1:x7=0 /\ x=1 /\ (1:x8=0 \/ 1:x8=1))) is NOT validated
Hash=7bbc65b222d1bd7a8813388aaa17cab2
Cycle=Wse Fence.rw.rwsWWPX WseXX PosWWXP
Relax 2+2W+fence.rw.rwspx+posxp No WseXX
Safe=Wse PosWW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWPX WseXX PosWWXP Wse
Observation 2+2W+fence.rw.rwspx+posxp Never 0 1000
Time 2+2W+fence.rw.rwspx+posxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwspx+fence.rw.rwsxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwspx+fence.rw.rwsxp
"Fence.rw.rwsWWPX WseXX Fence.rw.rwsWWXP Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 fence rw,rw      | sc.w x8,x6,0(x5) ;
 lr.w x8,0(x6)    | fence rw,rw      ;
 sc.w x9,x7,0(x6) | sw x9,0(x5)      ;

exists (not (x=4 /\ (0:x8=1 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=0)) \/ 0:x9=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x9=1 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=3 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x9=0 /\ x=2 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 0:x9=1 /\ 1:x7=0 /\ x=1 /\ (1:x8=0 \/ 1:x8=1)))
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence rw,rw
	lr.w a4,0(a5)
	sc.w a0,s0,0(a5)
#START _litmus_P1
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
Test 2+2W+fence.rw.rwspx+fence.rw.rwsxp Allowed
Histogram (5 states)
4     :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; x=2;
7     :>0:x8=4; 0:x9=0; 1:x7=0; 1:x8=0; x=2;
888   :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; x=4;
97    :>0:x8=3; 0:x9=0; 1:x7=1; 1:x8=0; x=4;
4     :>0:x8=1; 0:x9=0; 1:x7=2; 1:x8=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=4 /\ (0:x8=1 /\ (0:x9=0 /\ (1:x8=1 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x8=0 /\ (1:x7=2 \/ 1:x7=0)) \/ 0:x9=1 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1))) \/ 0:x9=1 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=3 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x8=3 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x8=0) \/ 0:x9=0 /\ x=2 /\ (0:x8=4 /\ (1:x7=0 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x7=1 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 1:x7=0 /\ (1:x8=0 \/ 1:x8=1)) \/ 0:x8=1 /\ 0:x9=1 /\ 1:x7=0 /\ x=1 /\ (1:x8=0 \/ 1:x8=1))) is NOT validated
Hash=5b778f5af0961ce54d2ea79417b7ca27
Cycle=Wse Fence.rw.rwsWWPX WseXX Fence.rw.rwsWWXP
Relax 2+2W+fence.rw.rwspx+fence.rw.rwsxp No WseXX
Safe=Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWPX WseXX Fence.rw.rwsWWXP Wse
Observation 2+2W+fence.rw.rwspx+fence.rw.rwsxp Never 0 1000
Time 2+2W+fence.rw.rwspx+fence.rw.rwsxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+fence.rw.rwspx+X.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+fence.rw.rwspx+X
"RfeXP Fence.rw.rwsRWPX WseXX"
{0:x5=x; 0:x6=1; 1:x6=x; 1:x7=2;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence rw,rw      ;
                  | lr.w x8,0(x6)    ;
                  | sc.w x9,x7,0(x6) ;

exists (not (0:x7=0 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x7=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x8=0 /\ x=1 \/ 0:x8=1 /\ x=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a1,s0,0(a5)
Test CoRW2+fence.rw.rwspx+X Allowed
Histogram (3 states)
210   :>0:x7=2; 0:x8=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
784   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
6     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x8=0 /\ (1:x8=1 /\ (1:x5=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1) \/ 1:x5=1 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=1)) \/ 1:x5=0 /\ 1:x8=0 /\ 1:x9=1 /\ x=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0 /\ (1:x9=0 /\ x=2 \/ 1:x9=1 /\ x=0)) \/ 0:x7=2 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ (0:x8=0 /\ x=1 \/ 0:x8=1 /\ x=2))) is NOT validated
Hash=26927f0717158163c78ad9644f4c417d
Cycle=Fence.rw.rwsRWPX WseXX RfeXP
Relax CoRW2+fence.rw.rwspx+X No WseXX
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfeXP Fence.rw.rwsRWPX WseXX
Observation CoRW2+fence.rw.rwspx+X Never 0 1000
Time CoRW2+fence.rw.rwspx+X 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+posxp+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+posxp+fence.rw.rwspx
"PosWWXP Rfe Fence.rw.rwsRWPX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence rw,rw      ;
 sw x9,0(x5)      | lr.w x8,0(x6)    ;
                  | sc.w x9,x7,0(x6) ;

exists (not (0:x7=0 /\ (x=2 /\ (1:x9=1 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2)) \/ 1:x9=0 /\ (0:x8=0 /\ 1:x8=1 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2) \/ 0:x8=1 /\ (1:x5=2 \/ 1:x5=0))) \/ 0:x7=3 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	sw s0,0(a5)
Test S+posxp+fence.rw.rwspx Allowed
Histogram (5 states)
5     :>0:x7=3; 0:x8=0; 1:x5=0; 1:x8=0; 1:x9=0; x=2;
989   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x8=1; 1:x9=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=0; 1:x8=2; 1:x9=0; x=3;
4     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x8=2; 1:x9=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=2 /\ (1:x9=1 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2)) \/ 1:x9=0 /\ (0:x8=0 /\ 1:x8=1 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2) \/ 0:x8=1 /\ (1:x5=2 \/ 1:x5=0))) \/ 0:x7=3 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=f94eff07969581eb58825c78d1230311
Cycle=Rfe Fence.rw.rwsRWPX WseXX PosWWXP
Relax S+posxp+fence.rw.rwspx No WseXX
Safe=Rfe PosWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWXP Rfe Fence.rw.rwsRWPX WseXX
Observation S+posxp+fence.rw.rwspx Never 0 1000
Time S+posxp+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwsxp+fence.rw.rwspx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwsxp+fence.rw.rwspx
"Fence.rw.rwsWWXP Rfe Fence.rw.rwsRWPX WseXX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence rw,rw      ;
 fence rw,rw      | lr.w x8,0(x6)    ;
 sw x9,0(x5)      | sc.w x9,x7,0(x6) ;

exists (not (0:x7=0 /\ (x=2 /\ (1:x9=1 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2)) \/ 1:x9=0 /\ (0:x8=0 /\ 1:x8=1 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2) \/ 0:x8=1 /\ (1:x5=2 \/ 1:x5=0))) \/ 0:x7=3 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lr.w a0,0(a5)
	sc.w a1,s0,0(a5)
#START _litmus_P0
	lr.w a4,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	sw s0,0(a5)
Test S+fence.rw.rwsxp+fence.rw.rwspx Allowed
Histogram (3 states)
12    :>0:x7=3; 0:x8=0; 1:x5=0; 1:x8=0; 1:x9=0; x=2;
987   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x8=1; 1:x9=0; x=2;
1     :>0:x7=0; 0:x8=0; 1:x5=1; 1:x8=2; 1:x9=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=2 /\ (1:x9=1 /\ (0:x8=0 /\ (1:x5=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x5=1 /\ (1:x8=1 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2) \/ 0:x8=1 /\ (1:x5=0 /\ (1:x8=0 \/ 1:x8=2) \/ 1:x5=2 /\ 1:x8=2)) \/ 1:x9=0 /\ (0:x8=0 /\ 1:x8=1 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0 /\ 1:x8=0)) \/ 1:x8=2 /\ 1:x9=0 /\ x=3 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1 \/ 1:x5=2) \/ 0:x8=1 /\ (1:x5=2 \/ 1:x5=0))) \/ 0:x7=3 /\ 1:x5=0 /\ 1:x8=0 /\ 1:x9=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1))) is NOT validated
Hash=797a42ef51a2c3888ab2db450f960d06
Cycle=Rfe Fence.rw.rwsRWPX WseXX Fence.rw.rwsWWXP
Relax S+fence.rw.rwsxp+fence.rw.rwspx No WseXX
Safe=Rfe Fence.rw.rwsWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWXP Rfe Fence.rw.rwsRWPX WseXX
Observation S+fence.rw.rwsxp+fence.rw.rwspx Never 0 1000
Time S+fence.rw.rwsxp+fence.rw.rwspx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+posxx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+posxx+pos
"PosWWXX WseXP PosWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | sw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | lw x7,0(x6) ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (1:x7=3 /\ (0:x7=0 /\ (x=3 /\ (0:x11=1 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x11=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))) \/ 0:x11=0 /\ x=2 /\ (1:x7=2 /\ (0:x10=3 /\ (0:x7=0 /\ (0:x8=0 \/ 0:x8=1) \/ 0:x7=3 /\ 0:x8=1) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1 /\ x=1))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test R+posxx+pos Allowed
Histogram (3 states)
569   :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=3; x=2;
420   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x7=3; x=2;
11    :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x7=3 /\ (0:x7=0 /\ (x=3 /\ (0:x11=1 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x11=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))) \/ 0:x11=0 /\ x=2 /\ (1:x7=2 /\ (0:x10=3 /\ (0:x7=0 /\ (0:x8=0 \/ 0:x8=1) \/ 0:x7=3 /\ 0:x8=1) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1 /\ x=1)) is NOT validated
Hash=96d25b184de1c46834a7e2e44cc80727
Cycle=PosWR FrePX PosWWXX WseXP
Relax R+posxx+pos No PosWWXX
Safe=Fre Wse PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWXX WseXP PosWR FrePX
Observation R+posxx+pos Never 0 1000
Time R+posxx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+posxx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+posxx+pos
"PosWWXX RfeXP PosRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | lw x7,0(x6) ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (0:x7=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)) \/ 0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
Test MP+posxx+pos Allowed
Histogram (2 states)
996   :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; 1:x7=0; x=2;
4     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)) \/ 0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0)))) is NOT validated
Hash=1e4bb616608e0f141745dc484eeb5c75
Cycle=PosRR FrePX PosWWXX RfeXP
Relax MP+posxx+pos No PosWWXX
Safe=Rfe Fre PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWXX RfeXP PosRR FrePX
Observation MP+posxx+pos Never 0 1000
Time MP+posxx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+posxx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+posxx+fence.rw.rws
"PosWWXX WseXP Fence.rw.rwsWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | sw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | fence rw,rw ;
 lr.w x10,0(x5)    | lw x7,0(x6) ;
 sc.w x11,x9,0(x5) |             ;

exists (not (1:x7=3 /\ (0:x7=0 /\ (x=3 /\ (0:x11=1 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x11=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))) \/ 0:x11=0 /\ x=2 /\ (1:x7=2 /\ (0:x10=3 /\ (0:x7=0 /\ (0:x8=0 \/ 0:x8=1) \/ 0:x7=3 /\ 0:x8=1) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1 /\ x=1))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test R+posxx+fence.rw.rws Allowed
Histogram (3 states)
484   :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=1; x=2;
494   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x7=2; x=2;
22    :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=3; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x7=3 /\ (0:x7=0 /\ (x=3 /\ (0:x11=1 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x11=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))) \/ 0:x11=0 /\ x=2 /\ (1:x7=2 /\ (0:x10=3 /\ (0:x7=0 /\ (0:x8=0 \/ 0:x8=1) \/ 0:x7=3 /\ 0:x8=1) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1 /\ x=1)) is NOT validated
Hash=c381886e47cf8c8a3288f6e90fbee3aa
Cycle=Fence.rw.rwsWR FrePX PosWWXX WseXP
Relax R+posxx+fence.rw.rws No PosWWXX
Safe=Fre Wse Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWWXX WseXP Fence.rw.rwsWR FrePX
Observation R+posxx+fence.rw.rws Never 0 1000
Time R+posxx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+posxx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+posxx+fence.rw.rws
"PosWWXX RfeXP Fence.rw.rwsRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | fence rw,rw ;
 lr.w x10,0(x5)    | lw x7,0(x6) ;
 sc.w x11,x9,0(x5) |             ;

exists (not (0:x7=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)) \/ 0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
Test MP+posxx+fence.rw.rws Allowed
Histogram (4 states)
501   :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; 1:x7=0; x=2;
490   :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; 1:x7=1; x=2;
3     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; 1:x7=2; x=2;
6     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)) \/ 0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0)))) is NOT validated
Hash=73898df74452ad1d7eafd2a1787376b2
Cycle=Fence.rw.rwsRR FrePX PosWWXX RfeXP
Relax MP+posxx+fence.rw.rws No PosWWXX
Safe=Rfe Fre Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWWXX RfeXP Fence.rw.rwsRR FrePX
Observation MP+posxx+fence.rw.rws Never 0 1000
Time MP+posxx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+pos+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+pos+posxx
"PosWW WsePX PosWWXX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 sw x7,0(x6) | sc.w x8,x6,0(x5)  ;
             | lr.w x10,0(x5)    ;
             | sc.w x11,x9,0(x5) ;

exists (not (x=2 /\ (1:x11=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x10=1 \/ 1:x10=2 \/ 1:x10=3) \/ 1:x8=1 /\ (1:x10=2 \/ 1:x10=1 \/ 1:x10=0)) \/ 1:x7=1 /\ (1:x10=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x10=2 /\ 1:x7=2 /\ 1:x8=1) \/ 1:x11=0 /\ (1:x7=0 /\ (1:x10=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x7=1 /\ (1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test 2+2W+pos+posxx Allowed
Histogram (3 states)
493   :>1:x7=0; 1:x8=0; 1:x10=3; 1:x11=0; x=2;
493   :>1:x7=0; 1:x8=0; 1:x10=2; 1:x11=0; x=4;
14    :>1:x7=2; 1:x8=0; 1:x10=3; 1:x11=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x11=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x10=1 \/ 1:x10=2 \/ 1:x10=3) \/ 1:x8=1 /\ (1:x10=2 \/ 1:x10=1 \/ 1:x10=0)) \/ 1:x7=1 /\ (1:x10=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x10=2 /\ 1:x7=2 /\ 1:x8=1) \/ 1:x11=0 /\ (1:x7=0 /\ (1:x10=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x7=1 /\ (1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3)) is NOT validated
Hash=84da7aac66019918b6cd5baabd5003a3
Cycle=PosWW WsePX PosWWXX WseXP
Relax 2+2W+pos+posxx No PosWWXX
Safe=Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PosWW WsePX PosWWXX WseXP
Observation 2+2W+pos+posxx Never 0 1000
Time 2+2W+pos+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+posxx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+posxx+pos
"PosWWXX RfeXP PosRW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0                | P1          ;
 lr.w x7,0(x5)     | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | sw x7,0(x6) ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (0:x7=0 /\ (x=3 /\ (0:x8=0 /\ (0:x10=1 /\ (0:x11=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x10=3 /\ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (0:x10=0 /\ (0:x11=0 /\ (1:x5=0 \/ 1:x5=2) \/ 0:x11=1 /\ 1:x5=0) \/ 0:x10=3 /\ 0:x11=1 /\ 1:x5=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0)) \/ 0:x7=3 /\ 1:x5=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test S+posxx+pos Allowed
Histogram (3 states)
529   :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; x=2;
465   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x5=0; x=2;
6     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=3 /\ (0:x8=0 /\ (0:x10=1 /\ (0:x11=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x10=3 /\ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (0:x10=0 /\ (0:x11=0 /\ (1:x5=0 \/ 1:x5=2) \/ 0:x11=1 /\ 1:x5=0) \/ 0:x10=3 /\ 0:x11=1 /\ 1:x5=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0)) \/ 0:x7=3 /\ 1:x5=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3)))) is NOT validated
Hash=feadc922b4ff09419486661d8fcb2389
Cycle=PosRW WsePX PosWWXX RfeXP
Relax S+posxx+pos No PosWWXX
Safe=Rfe Wse PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWXX RfeXP PosRW WsePX
Observation S+posxx+pos Never 0 1000
Time S+posxx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rws+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rws+posxx
"Fence.rw.rwsWW WsePX PosWWXX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 fence rw,rw | sc.w x8,x6,0(x5)  ;
 sw x7,0(x6) | lr.w x10,0(x5)    ;
             | sc.w x11,x9,0(x5) ;

exists (not (x=2 /\ (1:x11=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x10=1 \/ 1:x10=2 \/ 1:x10=3) \/ 1:x8=1 /\ (1:x10=2 \/ 1:x10=1 \/ 1:x10=0)) \/ 1:x7=1 /\ (1:x10=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x10=2 /\ 1:x7=2 /\ 1:x8=1) \/ 1:x11=0 /\ (1:x7=0 /\ (1:x10=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x7=1 /\ (1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test 2+2W+fence.rw.rws+posxx Allowed
Histogram (4 states)
457   :>1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=2;
3     :>1:x7=0; 1:x8=0; 1:x10=3; 1:x11=0; x=2;
539   :>1:x7=1; 1:x8=0; 1:x10=3; 1:x11=0; x=2;
1     :>1:x7=2; 1:x8=0; 1:x10=3; 1:x11=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x11=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x10=1 \/ 1:x10=2 \/ 1:x10=3) \/ 1:x8=1 /\ (1:x10=2 \/ 1:x10=1 \/ 1:x10=0)) \/ 1:x7=1 /\ (1:x10=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x10=2 /\ 1:x7=2 /\ 1:x8=1) \/ 1:x11=0 /\ (1:x7=0 /\ (1:x10=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x7=1 /\ (1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3)) is NOT validated
Hash=c792ecad9c3954c578bd96320e8c11c6
Cycle=Fence.rw.rwsWW WsePX PosWWXX WseXP
Relax 2+2W+fence.rw.rws+posxx No PosWWXX
Safe=Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWW WsePX PosWWXX WseXP
Observation 2+2W+fence.rw.rws+posxx Never 0 1000
Time 2+2W+fence.rw.rws+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+posxx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+posxx+fence.rw.rws
"PosWWXX RfeXP Fence.rw.rwsRW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0                | P1          ;
 lr.w x7,0(x5)     | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | fence rw,rw ;
 lr.w x10,0(x5)    | sw x7,0(x6) ;
 sc.w x11,x9,0(x5) |             ;

exists (not (0:x7=0 /\ (x=3 /\ (0:x8=0 /\ (0:x10=1 /\ (0:x11=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x10=3 /\ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (0:x10=0 /\ (0:x11=0 /\ (1:x5=0 \/ 1:x5=2) \/ 0:x11=1 /\ 1:x5=0) \/ 0:x10=3 /\ 0:x11=1 /\ 1:x5=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0)) \/ 0:x7=3 /\ 1:x5=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+posxx+fence.rw.rws Allowed
Histogram (5 states)
72    :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; x=2;
849   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x5=0; x=2;
70    :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; x=3;
6     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=1; x=3;
3     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=3 /\ (0:x8=0 /\ (0:x10=1 /\ (0:x11=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x10=3 /\ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (0:x10=0 /\ (0:x11=0 /\ (1:x5=0 \/ 1:x5=2) \/ 0:x11=1 /\ 1:x5=0) \/ 0:x10=3 /\ 0:x11=1 /\ 1:x5=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0)) \/ 0:x7=3 /\ 1:x5=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3)))) is NOT validated
Hash=d967a2cb5abb74a17a99115f7e2d7918
Cycle=Fence.rw.rwsRW WsePX PosWWXX RfeXP
Relax S+posxx+fence.rw.rws No PosWWXX
Safe=Rfe Wse Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWWXX RfeXP Fence.rw.rwsRW WsePX
Observation S+posxx+fence.rw.rws Never 0 1000
Time S+posxx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+pos+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos+posxx
"PosWR FrePX PosWRXX FreXP"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x6=2;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 lw x7,0(x6) | sc.w x8,x6,0(x5)  ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x9,0(x5) ;

exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s2,0(a5)
	lw a4,0(a5)
Test SB+pos+posxx Allowed
Histogram (3 states)
401   :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=1; 1:x10=0; x=1;
11    :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=2; 1:x10=0; x=1;
588   :>0:x7=1; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1))) is NOT validated
Hash=0ced0236ac78c00c87f8f9400afd10c9
Cycle=PosWR FrePX PosWRXX FreXP
Relax SB+pos+posxx No PosWRXX
Safe=Fre PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR FrePX PosWRXX FreXP
Observation SB+pos+posxx Never 0 1000
Time SB+pos+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rws+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rws+posxx
"Fence.rw.rwsWR FrePX PosWRXX FreXP"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x6=2;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 fence rw,rw | sc.w x8,x6,0(x5)  ;
 lw x7,0(x6) | lr.w x9,0(x5)     ;
             | sc.w x10,x9,0(x5) ;

exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test SB+fence.rw.rws+posxx Allowed
Histogram (4 states)
459   :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=1; 1:x10=0; x=1;
2     :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=2; 1:x10=0; x=1;
53    :>0:x7=1; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
486   :>0:x7=2; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1))) is NOT validated
Hash=8cd02432a11b9bb0e259857626330fd0
Cycle=Fence.rw.rwsWR FrePX PosWRXX FreXP
Relax SB+fence.rw.rws+posxx No PosWRXX
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWR FrePX PosWRXX FreXP
Observation SB+fence.rw.rws+posxx Never 0 1000
Time SB+fence.rw.rws+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pos+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos+posxx
"PosWW WsePX PosWRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 sw x7,0(x6) | sc.w x8,x6,0(x5)  ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x9,0(x5) ;

exists (not (x=2 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2))) \/ 1:x7=1 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3 /\ (1:x10=1 \/ 1:x10=0)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test R+pos+posxx Allowed
Histogram (3 states)
486   :>1:x7=0; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
500   :>1:x7=0; 1:x8=0; 1:x9=3; 1:x10=0; x=2;
14    :>1:x7=2; 1:x8=0; 1:x9=3; 1:x10=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2))) \/ 1:x7=1 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3 /\ (1:x10=1 \/ 1:x10=0))) is NOT validated
Hash=9170230e539deac89b63970c3dff5c47
Cycle=PosWW WsePX PosWRXX FreXP
Relax R+pos+posxx No PosWRXX
Safe=Fre Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW WsePX PosWRXX FreXP
Observation R+pos+posxx Never 0 1000
Time R+pos+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rws+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rws+posxx
"Fence.rw.rwsWW WsePX PosWRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 fence rw,rw | sc.w x8,x6,0(x5)  ;
 sw x7,0(x6) | lr.w x9,0(x5)     ;
             | sc.w x10,x9,0(x5) ;

exists (not (x=2 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2))) \/ 1:x7=1 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3 /\ (1:x10=1 \/ 1:x10=0)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test R+fence.rw.rws+posxx Allowed
Histogram (3 states)
469   :>1:x7=0; 1:x8=0; 1:x9=1; 1:x10=0; x=2;
1     :>1:x7=0; 1:x8=0; 1:x9=3; 1:x10=0; x=2;
530   :>1:x7=1; 1:x8=0; 1:x9=3; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2))) \/ 1:x7=1 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3 /\ (1:x10=1 \/ 1:x10=0))) is NOT validated
Hash=b9a3f2436bbf46c37a219d40b7c1fa9e
Cycle=Fence.rw.rwsWW WsePX PosWRXX FreXP
Relax R+fence.rw.rws+posxx No PosWRXX
Safe=Fre Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWW WsePX PosWRXX FreXP
Observation R+fence.rw.rws+posxx Never 0 1000
Time R+fence.rw.rws+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+posxx
"RfePX PosRWXX WseXP"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x8=2;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x6,0(x5)     ;
             | sc.w x7,x6,0(x5)  ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x8,0(x5) ;

exists (not (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRW2+posxx Allowed
Histogram (3 states)
499   :>1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
489   :>1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
12    :>1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=9889dac685f9002630b260b3d0ea7a7a
Cycle=RfePX PosRWXX WseXP
Relax CoRW2+posxx No PosRWXX
Safe=Rfe Wse
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfePX PosRWXX WseXP
Observation CoRW2+posxx Never 0 1000
Time CoRW2+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pos+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pos+posxx
"PosWW RfePX PosRWXX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x6,0(x5)     ;
 sw x7,0(x6) | sc.w x7,x6,0(x5)  ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x8,0(x5) ;

exists (not (x=2 /\ (1:x10=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2) \/ 1:x7=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x6=2 /\ 1:x9=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x10=0 /\ 1:x9=2 /\ x=3 /\ (1:x7=0 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0) \/ 1:x7=1 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test S+pos+posxx Allowed
Histogram (3 states)
503   :>1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=2;
485   :>1:x6=0; 1:x7=0; 1:x9=2; 1:x10=0; x=3;
12    :>1:x6=2; 1:x7=0; 1:x9=2; 1:x10=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x10=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2) \/ 1:x7=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x6=2 /\ 1:x9=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x10=0 /\ 1:x9=2 /\ x=3 /\ (1:x7=0 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0) \/ 1:x7=1 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2)))) is NOT validated
Hash=0d08e8eeff3ad1b92a727875935f1b99
Cycle=PosWW RfePX PosRWXX WseXP
Relax S+pos+posxx No PosRWXX
Safe=Rfe Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWW RfePX PosRWXX WseXP
Observation S+pos+posxx Never 0 1000
Time S+pos+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+pos+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+pos+posxx
"PosRW RfePX PosRWXX RfeXP"
{0:x6=x; 0:x7=1; 1:x5=x; 1:x8=2;}
 P0          | P1                ;
 lw x5,0(x6) | lr.w x6,0(x5)     ;
 sw x7,0(x6) | sc.w x7,x6,0(x5)  ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x8,0(x5) ;

exists (not (0:x5=0 /\ (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=1 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P0
	lw a4,0(a5)
	sw s2,0(a5)
Test LB+pos+posxx Allowed
Histogram (4 states)
3     :>0:x5=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
2     :>0:x5=2; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
473   :>0:x5=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
522   :>0:x5=0; 1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=1 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) is NOT validated
Hash=a42f14ec0cc26e07f5fdea747e9416ca
Cycle=PosRW RfePX PosRWXX RfeXP
Relax LB+pos+posxx No PosRWXX
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PosRW RfePX PosRWXX RfeXP
Observation LB+pos+posxx Never 0 1000
Time LB+pos+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rws+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rws+posxx
"Fence.rw.rwsWW RfePX PosRWXX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x6,0(x5)     ;
 fence rw,rw | sc.w x7,x6,0(x5)  ;
 sw x7,0(x6) | lr.w x9,0(x5)     ;
             | sc.w x10,x8,0(x5) ;

exists (not (x=2 /\ (1:x10=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2) \/ 1:x7=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x6=2 /\ 1:x9=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x10=0 /\ 1:x9=2 /\ x=3 /\ (1:x7=0 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0) \/ 1:x7=1 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rws+posxx Allowed
Histogram (3 states)
1     :>1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=2;
487   :>1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
512   :>1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x10=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2) \/ 1:x7=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x6=2 /\ 1:x9=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x10=0 /\ 1:x9=2 /\ x=3 /\ (1:x7=0 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0) \/ 1:x7=1 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2)))) is NOT validated
Hash=d44639423369220a480a81dc5f55c446
Cycle=Fence.rw.rwsWW RfePX PosRWXX WseXP
Relax S+fence.rw.rws+posxx No PosRWXX
Safe=Rfe Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWW RfePX PosRWXX WseXP
Observation S+fence.rw.rws+posxx Never 0 1000
Time S+fence.rw.rws+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rws+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rws+posxx
"Fence.rw.rwsRW RfePX PosRWXX RfeXP"
{0:x6=x; 0:x7=1; 1:x5=x; 1:x8=2;}
 P0          | P1                ;
 lw x5,0(x6) | lr.w x6,0(x5)     ;
 fence rw,rw | sc.w x7,x6,0(x5)  ;
 sw x7,0(x6) | lr.w x9,0(x5)     ;
             | sc.w x10,x8,0(x5) ;

exists (not (0:x5=0 /\ (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=1 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test LB+fence.rw.rws+posxx Allowed
Histogram (3 states)
16    :>0:x5=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
932   :>0:x5=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
52    :>0:x5=0; 1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=1 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) is NOT validated
Hash=5279f6b1f15a7acccada64fbfea681d8
Cycle=Fence.rw.rwsRW RfePX PosRWXX RfeXP
Relax LB+fence.rw.rws+posxx No PosRWXX
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRW RfePX PosRWXX RfeXP
Observation LB+fence.rw.rws+posxx Never 0 1000
Time LB+fence.rw.rws+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+posxx
"RfePX PosRRXX FreXP"
{0:x5=1; 0:x6=x; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
             | sc.w x7,x6,0(x5) ;
             | lr.w x8,0(x5)    ;
             | sc.w x9,x8,0(x5) ;

exists (not (x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRR+posxx Allowed
Histogram (3 states)
502   :>1:x6=0; 1:x7=0; 1:x8=0; 1:x9=0; x=1;
494   :>1:x6=0; 1:x7=0; 1:x8=1; 1:x9=0; x=1;
4     :>1:x6=1; 1:x7=0; 1:x8=1; 1:x9=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1))))) is NOT validated
Hash=1622af839f41057f430e21ab9fa200ee
Cycle=RfePX PosRRXX FreXP
Relax CoRR+posxx No PosRRXX
Safe=Rfe Fre
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfePX PosRRXX FreXP
Observation CoRR+posxx Never 0 1000
Time CoRR+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pos+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos+posxx
"PosWW RfePX PosRRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 sw x7,0(x6) | sc.w x7,x6,0(x5) ;
             | lr.w x8,0(x5)    ;
             | sc.w x9,x8,0(x5) ;

exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2) \/ 1:x9=1 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0)) \/ 1:x7=1 /\ (1:x9=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x9=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2))) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=2 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x7=1 /\ (1:x8=1 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=2 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0)))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test MP+pos+posxx Allowed
Histogram (3 states)
502   :>1:x6=0; 1:x7=0; 1:x8=0; 1:x9=0; x=2;
486   :>1:x6=0; 1:x7=0; 1:x8=2; 1:x9=0; x=2;
12    :>1:x6=2; 1:x7=0; 1:x8=2; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2) \/ 1:x9=1 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0)) \/ 1:x7=1 /\ (1:x9=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x9=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2))) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=2 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x7=1 /\ (1:x8=1 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=2 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0))))) is NOT validated
Hash=dec5209fc564962dd41f0a026dcba4eb
Cycle=PosWW RfePX PosRRXX FreXP
Relax MP+pos+posxx No PosRRXX
Safe=Rfe Fre PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW RfePX PosRRXX FreXP
Observation MP+pos+posxx Never 0 1000
Time MP+pos+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rws+posxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rws+posxx
"Fence.rw.rwsWW RfePX PosRRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x6) | lr.w x8,0(x5)    ;
             | sc.w x9,x8,0(x5) ;

exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2) \/ 1:x9=1 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0)) \/ 1:x7=1 /\ (1:x9=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x9=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2))) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=2 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x7=1 /\ (1:x8=1 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=2 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0)))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test MP+fence.rw.rws+posxx Allowed
Histogram (4 states)
1     :>1:x6=0; 1:x7=0; 1:x8=0; 1:x9=0; x=2;
477   :>1:x6=0; 1:x7=0; 1:x8=1; 1:x9=0; x=2;
521   :>1:x6=1; 1:x7=0; 1:x8=1; 1:x9=0; x=2;
1     :>1:x6=1; 1:x7=0; 1:x8=2; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2) \/ 1:x9=1 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0)) \/ 1:x7=1 /\ (1:x9=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x9=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2))) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=2 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x7=1 /\ (1:x8=1 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=2 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0))))) is NOT validated
Hash=0ea759b34ef0043e755d6e096a879773
Cycle=Fence.rw.rwsWW RfePX PosRRXX FreXP
Relax MP+fence.rw.rws+posxx No PosRRXX
Safe=Rfe Fre Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWW RfePX PosRRXX FreXP
Observation MP+fence.rw.rws+posxx Never 0 1000
Time MP+fence.rw.rws+posxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwsxx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwsxx+pos
"Fence.rw.rwsWWXX WseXP PosWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | sw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | lw x7,0(x6) ;
 fence rw,rw       |             ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (1:x7=3 /\ (0:x7=0 /\ (x=3 /\ (0:x11=1 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x11=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))) \/ 0:x11=0 /\ x=2 /\ (1:x7=2 /\ (0:x10=3 /\ (0:x7=0 /\ (0:x8=0 \/ 0:x8=1) \/ 0:x7=3 /\ 0:x8=1) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1 /\ x=1))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test R+fence.rw.rwsxx+pos Allowed
Histogram (3 states)
621   :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=3; x=2;
372   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x7=3; x=2;
7     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x7=3 /\ (0:x7=0 /\ (x=3 /\ (0:x11=1 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x11=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))) \/ 0:x11=0 /\ x=2 /\ (1:x7=2 /\ (0:x10=3 /\ (0:x7=0 /\ (0:x8=0 \/ 0:x8=1) \/ 0:x7=3 /\ 0:x8=1) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1 /\ x=1)) is NOT validated
Hash=bc5dd148b0bc02c826492306b7e46ebb
Cycle=PosWR FrePX Fence.rw.rwsWWXX WseXP
Relax R+fence.rw.rwsxx+pos No Fence.rw.rwsWWXX
Safe=Fre Wse PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWXX WseXP PosWR FrePX
Observation R+fence.rw.rwsxx+pos Never 0 1000
Time R+fence.rw.rwsxx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwsxx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwsxx+pos
"Fence.rw.rwsWWXX RfeXP PosRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | lw x7,0(x6) ;
 fence rw,rw       |             ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (0:x7=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)) \/ 0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
Test MP+fence.rw.rwsxx+pos Allowed
Histogram (2 states)
998   :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; 1:x7=0; x=2;
2     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=1; 1:x7=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)) \/ 0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0)))) is NOT validated
Hash=54213d6515413aaa522960f399accfd0
Cycle=PosRR FrePX Fence.rw.rwsWWXX RfeXP
Relax MP+fence.rw.rwsxx+pos No Fence.rw.rwsWWXX
Safe=Rfe Fre PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWXX RfeXP PosRR FrePX
Observation MP+fence.rw.rwsxx+pos Never 0 1000
Time MP+fence.rw.rwsxx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rwsxx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwsxx+fence.rw.rws
"Fence.rw.rwsWWXX WseXP Fence.rw.rwsWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | sw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | fence rw,rw ;
 fence rw,rw       | lw x7,0(x6) ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (1:x7=3 /\ (0:x7=0 /\ (x=3 /\ (0:x11=1 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x11=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))) \/ 0:x11=0 /\ x=2 /\ (1:x7=2 /\ (0:x10=3 /\ (0:x7=0 /\ (0:x8=0 \/ 0:x8=1) \/ 0:x7=3 /\ 0:x8=1) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1 /\ x=1))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test R+fence.rw.rwsxx+fence.rw.rws Allowed
Histogram (5 states)
54    :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=1; x=2;
4     :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x7=2; x=2;
33    :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=3; x=2;
905   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x7=3; x=2;
4     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x7=3 /\ (0:x7=0 /\ (x=3 /\ (0:x11=1 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x11=0 /\ (0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 \/ 0:x8=1)) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))) \/ 0:x11=0 /\ x=2 /\ (1:x7=2 /\ (0:x10=3 /\ (0:x7=0 /\ (0:x8=0 \/ 0:x8=1) \/ 0:x7=3 /\ 0:x8=1) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=3 /\ 0:x8=0 /\ 1:x7=1 /\ x=1)) is NOT validated
Hash=f5d9f88d4a8cd7a5fabb51dd547b9acc
Cycle=Fence.rw.rwsWR FrePX Fence.rw.rwsWWXX WseXP
Relax R+fence.rw.rwsxx+fence.rw.rws No Fence.rw.rwsWWXX
Safe=Fre Wse Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWWXX WseXP Fence.rw.rwsWR FrePX
Observation R+fence.rw.rwsxx+fence.rw.rws Never 0 1000
Time R+fence.rw.rwsxx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rwsxx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwsxx+fence.rw.rws
"Fence.rw.rwsWWXX RfeXP Fence.rw.rwsRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | fence rw,rw ;
 fence rw,rw       | lw x7,0(x6) ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (0:x7=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)) \/ 0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
Test MP+fence.rw.rwsxx+fence.rw.rws Allowed
Histogram (4 states)
502   :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; 1:x7=0; x=2;
493   :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; 1:x7=1; x=2;
2     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=1; 1:x7=1; x=2;
3     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ x=1 /\ (1:x5=0 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x5=1 /\ 1:x7=1)) \/ 0:x10=0 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 /\ (1:x5=0 /\ (1:x7=2 \/ 1:x7=0) \/ 1:x5=2 /\ 1:x7=2) \/ 0:x11=1 /\ 1:x5=0 /\ 1:x7=0 /\ x=0)))) is NOT validated
Hash=c7e5bff3c820e0a732b6dda132ab611c
Cycle=Fence.rw.rwsRR FrePX Fence.rw.rwsWWXX RfeXP
Relax MP+fence.rw.rwsxx+fence.rw.rws No Fence.rw.rwsWWXX
Safe=Rfe Fre Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWWXX RfeXP Fence.rw.rwsRR FrePX
Observation MP+fence.rw.rwsxx+fence.rw.rws Never 0 1000
Time MP+fence.rw.rwsxx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rwsxx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwsxx+pos
"Fence.rw.rwsWWXX WseXP PosWW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0                | P1          ;
 lr.w x7,0(x5)     | sw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | sw x7,0(x6) ;
 fence rw,rw       |             ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (x=4 /\ (0:x11=1 /\ (0:x7=0 /\ (0:x8=0 /\ (0:x10=1 \/ 0:x10=3 \/ 0:x10=4) \/ 0:x8=1 /\ (0:x10=4 \/ 0:x10=3 \/ 0:x10=0)) \/ 0:x7=3 /\ (0:x10=4 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1) \/ 0:x10=4 /\ 0:x7=4 /\ 0:x8=1) \/ 0:x11=0 /\ (0:x7=0 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1))) \/ 0:x11=0 /\ x=2 /\ (0:x10=4 /\ (0:x8=1 /\ (0:x7=4 \/ 0:x7=3 \/ 0:x7=0) \/ 0:x8=0 /\ (0:x7=0 \/ 0:x7=3)) \/ 0:x10=1 /\ 0:x7=4 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=4 /\ 0:x8=0 /\ x=1))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a5)
Test 2+2W+fence.rw.rwsxx+pos Allowed
Histogram (3 states)
47    :>0:x7=4; 0:x8=0; 0:x10=1; 0:x11=0; x=2;
460   :>0:x7=0; 0:x8=0; 0:x10=4; 0:x11=0; x=2;
493   :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=4 /\ (0:x11=1 /\ (0:x7=0 /\ (0:x8=0 /\ (0:x10=1 \/ 0:x10=3 \/ 0:x10=4) \/ 0:x8=1 /\ (0:x10=4 \/ 0:x10=3 \/ 0:x10=0)) \/ 0:x7=3 /\ (0:x10=4 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1) \/ 0:x10=4 /\ 0:x7=4 /\ 0:x8=1) \/ 0:x11=0 /\ (0:x7=0 /\ (0:x10=3 /\ (0:x8=1 \/ 0:x8=0) \/ 0:x10=0 /\ 0:x8=1 \/ 0:x10=1 /\ 0:x8=0) \/ 0:x7=3 /\ (0:x10=1 /\ 0:x8=0 \/ 0:x10=3 /\ 0:x8=1))) \/ 0:x11=0 /\ x=2 /\ (0:x10=4 /\ (0:x8=1 /\ (0:x7=4 \/ 0:x7=3 \/ 0:x7=0) \/ 0:x8=0 /\ (0:x7=0 \/ 0:x7=3)) \/ 0:x10=1 /\ 0:x7=4 /\ 0:x8=0) \/ 0:x10=1 /\ 0:x11=1 /\ 0:x7=4 /\ 0:x8=0 /\ x=1)) is NOT validated
Hash=5812a9b609856b34f36cf7abf45313b1
Cycle=PosWW WsePX Fence.rw.rwsWWXX WseXP
Relax 2+2W+fence.rw.rwsxx+pos No Fence.rw.rwsWWXX
Safe=Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWWXX WseXP PosWW WsePX
Observation 2+2W+fence.rw.rwsxx+pos Never 0 1000
Time 2+2W+fence.rw.rwsxx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwsxx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwsxx+pos
"Fence.rw.rwsWWXX RfeXP PosRW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0                | P1          ;
 lr.w x7,0(x5)     | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | sw x7,0(x6) ;
 fence rw,rw       |             ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (0:x7=0 /\ (x=3 /\ (0:x8=0 /\ (0:x10=1 /\ (0:x11=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x10=3 /\ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (0:x10=0 /\ (0:x11=0 /\ (1:x5=0 \/ 1:x5=2) \/ 0:x11=1 /\ 1:x5=0) \/ 0:x10=3 /\ 0:x11=1 /\ 1:x5=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0)) \/ 0:x7=3 /\ 1:x5=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test S+fence.rw.rwsxx+pos Allowed
Histogram (4 states)
520   :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; x=2;
477   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x5=0; x=2;
1     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=1; x=3;
2     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=3 /\ (0:x8=0 /\ (0:x10=1 /\ (0:x11=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x10=3 /\ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (0:x10=0 /\ (0:x11=0 /\ (1:x5=0 \/ 1:x5=2) \/ 0:x11=1 /\ 1:x5=0) \/ 0:x10=3 /\ 0:x11=1 /\ 1:x5=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0)) \/ 0:x7=3 /\ 1:x5=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3)))) is NOT validated
Hash=d3b5d7e01c72be3791c20dd5595ef3eb
Cycle=PosRW WsePX Fence.rw.rwsWWXX RfeXP
Relax S+fence.rw.rwsxx+pos No Fence.rw.rwsWWXX
Safe=Rfe Wse PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWXX RfeXP PosRW WsePX
Observation S+fence.rw.rwsxx+pos Never 0 1000
Time S+fence.rw.rwsxx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/2+2W+fence.rw.rws+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rws+fence.rw.rwsxx
"Fence.rw.rwsWW WsePX Fence.rw.rwsWWXX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3; 1:x9=4;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 fence rw,rw | sc.w x8,x6,0(x5)  ;
 sw x7,0(x6) | fence rw,rw       ;
             | lr.w x10,0(x5)    ;
             | sc.w x11,x9,0(x5) ;

exists (not (x=2 /\ (1:x11=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x10=1 \/ 1:x10=2 \/ 1:x10=3) \/ 1:x8=1 /\ (1:x10=2 \/ 1:x10=1 \/ 1:x10=0)) \/ 1:x7=1 /\ (1:x10=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x10=2 /\ 1:x7=2 /\ 1:x8=1) \/ 1:x11=0 /\ (1:x7=0 /\ (1:x10=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x7=1 /\ (1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test 2+2W+fence.rw.rws+fence.rw.rwsxx Allowed
Histogram (3 states)
20    :>1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=2;
969   :>1:x7=1; 1:x8=0; 1:x10=3; 1:x11=0; x=2;
11    :>1:x7=1; 1:x8=0; 1:x10=2; 1:x11=0; x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x11=1 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x10=1 \/ 1:x10=2 \/ 1:x10=3) \/ 1:x8=1 /\ (1:x10=2 \/ 1:x10=1 \/ 1:x10=0)) \/ 1:x7=1 /\ (1:x10=2 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x10=2 /\ 1:x7=2 /\ 1:x8=1) \/ 1:x11=0 /\ (1:x7=0 /\ (1:x10=1 /\ (1:x8=1 \/ 1:x8=0) \/ 1:x10=0 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0) \/ 1:x7=1 /\ (1:x10=1 /\ 1:x8=1 \/ 1:x10=3 /\ 1:x8=0))) \/ 1:x11=0 /\ x=4 /\ (1:x10=2 /\ (1:x8=1 /\ (1:x7=2 \/ 1:x7=1 \/ 1:x7=0) \/ 1:x8=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=3 /\ 1:x7=2 /\ 1:x8=0) \/ 1:x10=3 /\ 1:x11=1 /\ 1:x7=2 /\ 1:x8=0 /\ x=3)) is NOT validated
Hash=5595234f9498f4596e64b445b1943367
Cycle=Fence.rw.rwsWW WsePX Fence.rw.rwsWWXX WseXP
Relax 2+2W+fence.rw.rws+fence.rw.rwsxx No Fence.rw.rwsWWXX
Safe=Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWW WsePX Fence.rw.rwsWWXX WseXP
Observation 2+2W+fence.rw.rws+fence.rw.rwsxx Never 0 1000
Time 2+2W+fence.rw.rws+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rwsxx+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwsxx+fence.rw.rws
"Fence.rw.rwsWWXX RfeXP Fence.rw.rwsRW WsePX"
{0:x5=x; 0:x6=1; 0:x9=2; 1:x6=x; 1:x7=3;}
 P0                | P1          ;
 lr.w x7,0(x5)     | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | fence rw,rw ;
 fence rw,rw       | sw x7,0(x6) ;
 lr.w x10,0(x5)    |             ;
 sc.w x11,x9,0(x5) |             ;

exists (not (0:x7=0 /\ (x=3 /\ (0:x8=0 /\ (0:x10=1 /\ (0:x11=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x10=3 /\ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (0:x10=0 /\ (0:x11=0 /\ (1:x5=0 \/ 1:x5=2) \/ 0:x11=1 /\ 1:x5=0) \/ 0:x10=3 /\ 0:x11=1 /\ 1:x5=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0)) \/ 0:x7=3 /\ 1:x5=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3))))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s1,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a4,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rwsxx+fence.rw.rws Allowed
Histogram (4 states)
493   :>0:x7=3; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; x=2;
504   :>0:x7=0; 0:x8=0; 0:x10=3; 0:x11=0; 1:x5=0; x=2;
1     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=0; x=3;
2     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x5=1; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=0 /\ (x=3 /\ (0:x8=0 /\ (0:x10=1 /\ (0:x11=0 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x10=3 /\ 0:x11=1 /\ (1:x5=0 \/ 1:x5=1)) \/ 0:x8=1 /\ (0:x10=0 /\ (0:x11=0 /\ (1:x5=0 \/ 1:x5=2) \/ 0:x11=1 /\ 1:x5=0) \/ 0:x10=3 /\ 0:x11=1 /\ 1:x5=0)) \/ 0:x10=3 /\ 0:x11=0 /\ x=2 /\ (0:x8=0 /\ (1:x5=0 \/ 1:x5=1) \/ 0:x8=1 /\ 1:x5=0)) \/ 0:x7=3 /\ 1:x5=0 /\ (0:x10=1 /\ 0:x8=0 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=1) \/ 0:x10=3 /\ 0:x8=1 /\ (0:x11=0 /\ x=2 \/ 0:x11=1 /\ x=3)))) is NOT validated
Hash=ab26ca41597f86d9e84650e5c8cfd52a
Cycle=Fence.rw.rwsRW WsePX Fence.rw.rwsWWXX RfeXP
Relax S+fence.rw.rwsxx+fence.rw.rws No Fence.rw.rwsWWXX
Safe=Rfe Wse Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWWXX RfeXP Fence.rw.rwsRW WsePX
Observation S+fence.rw.rwsxx+fence.rw.rws Never 0 1000
Time S+fence.rw.rwsxx+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rwsxx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwsxx+pos
"Fence.rw.rwsWRXX FreXP PosWR FrePX"
{0:x5=x; 0:x6=1; 1:x5=2; 1:x6=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | sw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | lw x7,0(x6) ;
 fence rw,rw       |             ;
 lr.w x9,0(x5)     |             ;
 sc.w x10,x9,0(x5) |             ;

exists (not (1:x7=2 /\ (x=2 /\ (0:x7=0 /\ (0:x10=0 /\ (0:x8=0 /\ (0:x9=2 \/ 0:x9=1) \/ 0:x8=1 /\ (0:x9=0 \/ 0:x9=2)) \/ 0:x10=1 /\ (0:x8=0 /\ (0:x9=1 \/ 0:x9=2) \/ 0:x8=1 /\ (0:x9=2 \/ 0:x9=0))) \/ 0:x7=2 /\ 0:x8=1 /\ 0:x9=2 /\ (0:x10=0 \/ 0:x10=1)) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ x=1 /\ (0:x10=0 \/ 0:x10=1)) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ 1:x7=1 /\ x=1 /\ (0:x10=0 \/ 0:x10=1)))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test SB+fence.rw.rwsxx+pos Allowed
Histogram (3 states)
586   :>0:x7=2; 0:x8=0; 0:x9=1; 0:x10=0; 1:x7=2; x=1;
2     :>0:x7=0; 0:x8=0; 0:x9=1; 0:x10=0; 1:x7=2; x=2;
412   :>0:x7=0; 0:x8=0; 0:x9=2; 0:x10=0; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x7=2 /\ (x=2 /\ (0:x7=0 /\ (0:x10=0 /\ (0:x8=0 /\ (0:x9=2 \/ 0:x9=1) \/ 0:x8=1 /\ (0:x9=0 \/ 0:x9=2)) \/ 0:x10=1 /\ (0:x8=0 /\ (0:x9=1 \/ 0:x9=2) \/ 0:x8=1 /\ (0:x9=2 \/ 0:x9=0))) \/ 0:x7=2 /\ 0:x8=1 /\ 0:x9=2 /\ (0:x10=0 \/ 0:x10=1)) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ x=1 /\ (0:x10=0 \/ 0:x10=1)) \/ 0:x7=2 /\ 0:x8=0 /\ 0:x9=1 /\ 1:x7=1 /\ x=1 /\ (0:x10=0 \/ 0:x10=1))) is NOT validated
Hash=3f0eacd2c7b3dd15eb55fcc26c2e6b72
Cycle=PosWR FrePX Fence.rw.rwsWRXX FreXP
Relax SB+fence.rw.rwsxx+pos No Fence.rw.rwsWRXX
Safe=Fre PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWRXX FreXP PosWR FrePX
Observation SB+fence.rw.rwsxx+pos Never 0 1000
Time SB+fence.rw.rwsxx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/SB+fence.rw.rws+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rws+fence.rw.rwsxx
"Fence.rw.rwsWR FrePX Fence.rw.rwsWRXX FreXP"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x6=2;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 fence rw,rw | sc.w x8,x6,0(x5)  ;
 lw x7,0(x6) | fence rw,rw       ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x9,0(x5) ;

exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test SB+fence.rw.rws+fence.rw.rwsxx Allowed
Histogram (4 states)
867   :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=1; 1:x10=0; x=1;
1     :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=2; 1:x10=0; x=1;
44    :>0:x7=1; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
88    :>0:x7=2; 1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (x=1 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x7=1 /\ 1:x8=1 /\ 1:x9=1 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 0:x7=2 /\ 1:x7=1 /\ 1:x8=0 /\ 1:x9=2 /\ x=2 /\ (1:x10=0 \/ 1:x10=1))) is NOT validated
Hash=1bf3c5018d7aa04dc9646c6611dc44f1
Cycle=Fence.rw.rwsWR FrePX Fence.rw.rwsWRXX FreXP
Relax SB+fence.rw.rws+fence.rw.rwsxx No Fence.rw.rwsWRXX
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWR FrePX Fence.rw.rwsWRXX FreXP
Observation SB+fence.rw.rws+fence.rw.rwsxx Never 0 1000
Time SB+fence.rw.rws+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+pos+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos+fence.rw.rwsxx
"PosWW WsePX Fence.rw.rwsWRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 sw x7,0(x6) | sc.w x8,x6,0(x5)  ;
             | fence rw,rw       ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x9,0(x5) ;

exists (not (x=2 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2))) \/ 1:x7=1 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3 /\ (1:x10=1 \/ 1:x10=0)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test R+pos+fence.rw.rwsxx Allowed
Histogram (3 states)
492   :>1:x7=0; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
496   :>1:x7=0; 1:x8=0; 1:x9=3; 1:x10=0; x=2;
12    :>1:x7=2; 1:x8=0; 1:x9=3; 1:x10=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2))) \/ 1:x7=1 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3 /\ (1:x10=1 \/ 1:x10=0))) is NOT validated
Hash=c013615c9b8fe915ac1dba0fb1af6979
Cycle=PosWW WsePX Fence.rw.rwsWRXX FreXP
Relax R+pos+fence.rw.rwsxx No Fence.rw.rwsWRXX
Safe=Fre Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW WsePX Fence.rw.rwsWRXX FreXP
Observation R+pos+fence.rw.rwsxx Never 0 1000
Time R+pos+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/R+fence.rw.rws+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rws+fence.rw.rwsxx
"Fence.rw.rwsWW WsePX Fence.rw.rwsWRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x6=3;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x7,0(x5)     ;
 fence rw,rw | sc.w x8,x6,0(x5)  ;
 sw x7,0(x6) | fence rw,rw       ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x9,0(x5) ;

exists (not (x=2 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2))) \/ 1:x7=1 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3 /\ (1:x10=1 \/ 1:x10=0)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,s0,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test R+fence.rw.rws+fence.rw.rwsxx Allowed
Histogram (4 states)
217   :>1:x7=0; 1:x8=0; 1:x9=1; 1:x10=0; x=2;
6     :>1:x7=1; 1:x8=0; 1:x9=2; 1:x10=0; x=2;
6     :>1:x7=0; 1:x8=0; 1:x9=3; 1:x10=0; x=2;
771   :>1:x7=1; 1:x8=0; 1:x9=3; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=0 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2))) \/ 1:x7=1 /\ (1:x10=0 /\ (1:x8=0 /\ (1:x9=3 \/ 1:x9=2) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x10=1 /\ (1:x8=0 /\ (1:x9=2 \/ 1:x9=3) \/ 1:x8=1 /\ (1:x9=2 \/ 1:x9=1))) \/ 1:x7=2 /\ 1:x8=1 /\ 1:x9=2 /\ (1:x10=0 \/ 1:x10=1)) \/ 1:x7=2 /\ 1:x8=0 /\ 1:x9=3 /\ x=3 /\ (1:x10=1 \/ 1:x10=0))) is NOT validated
Hash=cc7585598e662507b7ae4dc8a4cd38b6
Cycle=Fence.rw.rwsWW WsePX Fence.rw.rwsWRXX FreXP
Relax R+fence.rw.rws+fence.rw.rwsxx No Fence.rw.rwsWRXX
Safe=Fre Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWW WsePX Fence.rw.rwsWRXX FreXP
Observation R+fence.rw.rws+fence.rw.rwsxx Never 0 1000
Time R+fence.rw.rws+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRW2+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+fence.rw.rwsxx
"RfePX Fence.rw.rwsRWXX WseXP"
{0:x5=1; 0:x6=x; 1:x5=x; 1:x8=2;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x6,0(x5)     ;
             | sc.w x7,x6,0(x5)  ;
             | fence rw,rw       ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x8,0(x5) ;

exists (not (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRW2+fence.rw.rwsxx Allowed
Histogram (3 states)
499   :>1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
493   :>1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
8     :>1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=1 \/ 1:x7=0)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=1 \/ 1:x7=0) \/ 1:x10=1 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)))) is NOT validated
Hash=63f747a8ddd1533ac84cc32dfd48fbc3
Cycle=RfePX Fence.rw.rwsRWXX WseXP
Relax CoRW2+fence.rw.rwsxx No Fence.rw.rwsRWXX
Safe=Rfe Wse
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=RfePX Fence.rw.rwsRWXX WseXP
Observation CoRW2+fence.rw.rwsxx Never 0 1000
Time CoRW2+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+pos+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pos+fence.rw.rwsxx
"PosWW RfePX Fence.rw.rwsRWXX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x6,0(x5)     ;
 sw x7,0(x6) | sc.w x7,x6,0(x5)  ;
             | fence rw,rw       ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x8,0(x5) ;

exists (not (x=2 /\ (1:x10=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2) \/ 1:x7=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x6=2 /\ 1:x9=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x10=0 /\ 1:x9=2 /\ x=3 /\ (1:x7=0 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0) \/ 1:x7=1 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test S+pos+fence.rw.rwsxx Allowed
Histogram (3 states)
492   :>1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=2;
495   :>1:x6=0; 1:x7=0; 1:x9=2; 1:x10=0; x=3;
13    :>1:x6=2; 1:x7=0; 1:x9=2; 1:x10=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x10=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2) \/ 1:x7=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x6=2 /\ 1:x9=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x10=0 /\ 1:x9=2 /\ x=3 /\ (1:x7=0 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0) \/ 1:x7=1 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2)))) is NOT validated
Hash=37752312edf39518434df4446ec4281d
Cycle=PosWW RfePX Fence.rw.rwsRWXX WseXP
Relax S+pos+fence.rw.rwsxx No Fence.rw.rwsRWXX
Safe=Rfe Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWW RfePX Fence.rw.rwsRWXX WseXP
Observation S+pos+fence.rw.rwsxx Never 0 1000
Time S+pos+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rwsxx+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwsxx+pos
"Fence.rw.rwsRWXX RfeXP PosRW RfePX"
{0:x5=x; 0:x8=1; 1:x6=x; 1:x7=2;}
 P0                | P1          ;
 lr.w x6,0(x5)     | lw x5,0(x6) ;
 sc.w x7,x6,0(x5)  | sw x7,0(x6) ;
 fence rw,rw       |             ;
 lr.w x9,0(x5)     |             ;
 sc.w x10,x8,0(x5) |             ;

exists (not (1:x5=0 /\ (0:x6=0 /\ (x=2 /\ (0:x10=1 /\ (0:x7=0 /\ (0:x9=2 \/ 0:x9=0) \/ 0:x7=1 /\ (0:x9=0 \/ 0:x9=2)) \/ 0:x10=0 /\ 0:x9=0 /\ (0:x7=0 \/ 0:x7=1)) \/ 0:x10=0 /\ 0:x9=2 /\ x=1 /\ (0:x7=0 \/ 0:x7=1)) \/ 0:x6=2 /\ 0:x9=2 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1) \/ 0:x10=1 /\ x=2 /\ (0:x7=1 \/ 0:x7=0))) \/ 0:x10=0 /\ 0:x6=0 /\ 0:x9=0 /\ 1:x5=1 /\ x=2 /\ (0:x7=0 \/ 0:x7=1)))
Generated assembler
#START _litmus_P0
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test LB+fence.rw.rwsxx+pos Allowed
Histogram (4 states)
396   :>0:x6=0; 0:x7=0; 0:x9=2; 0:x10=0; 1:x5=0; x=1;
597   :>0:x6=2; 0:x7=0; 0:x9=2; 0:x10=0; 1:x5=0; x=1;
4     :>0:x6=0; 0:x7=0; 0:x9=0; 0:x10=0; 1:x5=0; x=2;
3     :>0:x6=0; 0:x7=0; 0:x9=0; 0:x10=0; 1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x5=0 /\ (0:x6=0 /\ (x=2 /\ (0:x10=1 /\ (0:x7=0 /\ (0:x9=2 \/ 0:x9=0) \/ 0:x7=1 /\ (0:x9=0 \/ 0:x9=2)) \/ 0:x10=0 /\ 0:x9=0 /\ (0:x7=0 \/ 0:x7=1)) \/ 0:x10=0 /\ 0:x9=2 /\ x=1 /\ (0:x7=0 \/ 0:x7=1)) \/ 0:x6=2 /\ 0:x9=2 /\ (0:x10=0 /\ x=1 /\ (0:x7=0 \/ 0:x7=1) \/ 0:x10=1 /\ x=2 /\ (0:x7=1 \/ 0:x7=0))) \/ 0:x10=0 /\ 0:x6=0 /\ 0:x9=0 /\ 1:x5=1 /\ x=2 /\ (0:x7=0 \/ 0:x7=1))) is NOT validated
Hash=145f5cbb2e38309f10adba080b7dbffc
Cycle=PosRW RfePX Fence.rw.rwsRWXX RfeXP
Relax LB+fence.rw.rwsxx+pos No Fence.rw.rwsRWXX
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRWXX RfeXP PosRW RfePX
Observation LB+fence.rw.rwsxx+pos Never 0 1000
Time LB+fence.rw.rwsxx+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/S+fence.rw.rws+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rws+fence.rw.rwsxx
"Fence.rw.rwsWW RfePX Fence.rw.rwsRWXX WseXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x; 1:x8=3;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x6,0(x5)     ;
 fence rw,rw | sc.w x7,x6,0(x5)  ;
 sw x7,0(x6) | fence rw,rw       ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x8,0(x5) ;

exists (not (x=2 /\ (1:x10=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2) \/ 1:x7=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x6=2 /\ 1:x9=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x10=0 /\ 1:x9=2 /\ x=3 /\ (1:x7=0 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0) \/ 1:x7=1 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rws+fence.rw.rwsxx Allowed
Histogram (4 states)
5     :>1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=2;
101   :>1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
886   :>1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
8     :>1:x6=1; 1:x7=0; 1:x9=2; 1:x10=0; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x10=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1 \/ 1:x9=2) \/ 1:x7=1 /\ (1:x9=2 \/ 1:x9=1 \/ 1:x9=0)) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x9=2 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=2)) \/ 1:x6=2 /\ 1:x9=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x7=0 \/ 1:x7=1))) \/ 1:x10=0 /\ 1:x9=2 /\ x=3 /\ (1:x7=0 /\ (1:x6=2 \/ 1:x6=1 \/ 1:x6=0) \/ 1:x7=1 /\ (1:x6=0 \/ 1:x6=1 \/ 1:x6=2)))) is NOT validated
Hash=ac989819488cc8f2d4574482a3447115
Cycle=Fence.rw.rwsWW RfePX Fence.rw.rwsRWXX WseXP
Relax S+fence.rw.rws+fence.rw.rwsxx No Fence.rw.rwsRWXX
Safe=Rfe Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWW RfePX Fence.rw.rwsRWXX WseXP
Observation S+fence.rw.rws+fence.rw.rwsxx Never 0 1000
Time S+fence.rw.rws+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/LB+fence.rw.rws+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rws+fence.rw.rwsxx
"Fence.rw.rwsRW RfePX Fence.rw.rwsRWXX RfeXP"
{0:x6=x; 0:x7=1; 1:x5=x; 1:x8=2;}
 P0          | P1                ;
 lw x5,0(x6) | lr.w x6,0(x5)     ;
 fence rw,rw | sc.w x7,x6,0(x5)  ;
 sw x7,0(x6) | fence rw,rw       ;
             | lr.w x9,0(x5)     ;
             | sc.w x10,x8,0(x5) ;

exists (not (0:x5=0 /\ (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=1 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1)))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,s0,0(a5)
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test LB+fence.rw.rws+fence.rw.rwsxx Allowed
Histogram (3 states)
4     :>0:x5=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1;
505   :>0:x5=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
491   :>0:x5=0; 1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x6=0 /\ (x=1 /\ (1:x10=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x10=0 /\ 1:x9=0 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x10=0 /\ 1:x9=1 /\ x=2 /\ (1:x7=0 \/ 1:x7=1)) \/ 1:x6=1 /\ 1:x9=1 /\ (1:x10=0 /\ x=2 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x10=1 /\ x=1 /\ (1:x7=1 \/ 1:x7=0))) \/ 0:x5=2 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0 /\ x=1 /\ (1:x7=0 \/ 1:x7=1))) is NOT validated
Hash=c844dd0d135bb9229d9539d02575beb9
Cycle=Fence.rw.rwsRW RfePX Fence.rw.rwsRWXX RfeXP
Relax LB+fence.rw.rws+fence.rw.rwsxx No Fence.rw.rwsRWXX
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRW RfePX Fence.rw.rwsRWXX RfeXP
Observation LB+fence.rw.rws+fence.rw.rwsxx Never 0 1000
Time LB+fence.rw.rws+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/CoRR+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+fence.rw.rwsxx
"RfePX Fence.rw.rwsRRXX FreXP"
{0:x5=1; 0:x6=x; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
             | sc.w x7,x6,0(x5) ;
             | fence rw,rw      ;
             | lr.w x8,0(x5)    ;
             | sc.w x9,x8,0(x5) ;

exists (not (x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1)))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRR+fence.rw.rwsxx Allowed
Histogram (3 states)
494   :>1:x6=0; 1:x7=0; 1:x8=0; 1:x9=0; x=1;
497   :>1:x6=0; 1:x7=0; 1:x8=1; 1:x9=0; x=1;
9     :>1:x6=1; 1:x7=0; 1:x8=1; 1:x9=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=1 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x8=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=1 /\ (1:x9=1 \/ 1:x9=0)) \/ 1:x7=1 /\ (1:x8=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=1 /\ (1:x9=0 \/ 1:x9=1))) \/ 1:x6=1 /\ 1:x8=1 /\ (1:x7=0 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x7=1 /\ (1:x9=0 \/ 1:x9=1))))) is NOT validated
Hash=e5508931cf5fc3445e60e19bd1fea53a
Cycle=RfePX Fence.rw.rwsRRXX FreXP
Relax CoRR+fence.rw.rwsxx No Fence.rw.rwsRRXX
Safe=Rfe Fre
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=RfePX Fence.rw.rwsRRXX FreXP
Observation CoRR+fence.rw.rwsxx Never 0 1000
Time CoRR+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+pos+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos+fence.rw.rwsxx
"PosWW RfePX Fence.rw.rwsRRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 sw x7,0(x6) | sc.w x7,x6,0(x5) ;
             | fence rw,rw      ;
             | lr.w x8,0(x5)    ;
             | sc.w x9,x8,0(x5) ;

exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2) \/ 1:x9=1 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0)) \/ 1:x7=1 /\ (1:x9=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x9=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2))) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=2 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x7=1 /\ (1:x8=1 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=2 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0)))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test MP+pos+fence.rw.rwsxx Allowed
Histogram (3 states)
498   :>1:x6=0; 1:x7=0; 1:x8=0; 1:x9=0; x=2;
491   :>1:x6=0; 1:x7=0; 1:x8=2; 1:x9=0; x=2;
11    :>1:x6=2; 1:x7=0; 1:x8=2; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2) \/ 1:x9=1 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0)) \/ 1:x7=1 /\ (1:x9=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x9=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2))) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=2 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x7=1 /\ (1:x8=1 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=2 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0))))) is NOT validated
Hash=c6d4e7b54307b6a7e3852f0588f431b5
Cycle=PosWW RfePX Fence.rw.rwsRRXX FreXP
Relax MP+pos+fence.rw.rwsxx No Fence.rw.rwsRRXX
Safe=Rfe Fre PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW RfePX Fence.rw.rwsRRXX FreXP
Observation MP+pos+fence.rw.rwsxx Never 0 1000
Time MP+pos+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/CO/MP+fence.rw.rws+fence.rw.rwsxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rws+fence.rw.rwsxx
"Fence.rw.rwsWW RfePX Fence.rw.rwsRRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x6) | fence rw,rw      ;
             | lr.w x8,0(x5)    ;
             | sc.w x9,x8,0(x5) ;

exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2) \/ 1:x9=1 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0)) \/ 1:x7=1 /\ (1:x9=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x9=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2))) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=2 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x7=1 /\ (1:x8=1 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=2 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0)))))
Generated assembler
#START _litmus_P1
	lr.w a3,0(a5)
	sc.w a0,a3,0(a5)
	fence rw,rw
	lr.w a1,0(a5)
	sc.w a7,a1,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test MP+fence.rw.rws+fence.rw.rwsxx Allowed
Histogram (4 states)
2     :>1:x6=0; 1:x7=0; 1:x8=0; 1:x9=0; x=2;
120   :>1:x6=0; 1:x7=0; 1:x8=1; 1:x9=0; x=2;
868   :>1:x6=1; 1:x7=0; 1:x8=1; 1:x9=0; x=2;
10    :>1:x6=1; 1:x7=0; 1:x8=2; 1:x9=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x6=0 /\ (1:x7=0 /\ (1:x9=0 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2) \/ 1:x9=1 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0)) \/ 1:x7=1 /\ (1:x9=0 /\ (1:x8=2 \/ 1:x8=1 \/ 1:x8=0) \/ 1:x9=1 /\ (1:x8=0 \/ 1:x8=1 \/ 1:x8=2))) \/ 1:x6=1 /\ (1:x7=0 /\ (1:x8=1 /\ (1:x9=1 \/ 1:x9=0) \/ 1:x8=2 /\ (1:x9=0 \/ 1:x9=1)) \/ 1:x7=1 /\ (1:x8=1 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x8=2 /\ (1:x9=1 \/ 1:x9=0))) \/ 1:x6=2 /\ 1:x8=2 /\ (1:x7=0 /\ (1:x9=0 \/ 1:x9=1) \/ 1:x7=1 /\ (1:x9=1 \/ 1:x9=0))))) is NOT validated
Hash=e49d71375d60fbad946ad231f32c03ff
Cycle=Fence.rw.rwsWW RfePX Fence.rw.rwsRRXX FreXP
Relax MP+fence.rw.rws+fence.rw.rwsxx No Fence.rw.rwsRRXX
Safe=Rfe Fre Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWW RfePX Fence.rw.rwsRRXX FreXP
Observation MP+fence.rw.rws+fence.rw.rwsxx Never 0 1000
Time MP+fence.rw.rws+fence.rw.rwsxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXX/LB+poxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+poxxs
"PodRWXX RfeXX PodRWXX RfeXX"
{0:x5=x; 0:x8=y; 0:x9=1; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0                | P1                ;
 lr.w x6,0(x5)     | lr.w x6,0(x5)     ;
 sc.w x7,x6,0(x5)  | sc.w x7,x6,0(x5)  ;
 lr.w x10,0(x8)    | lr.w x10,0(x8)    ;
 sc.w x11,x9,0(x8) | sc.w x11,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x7=0 /\ 0:x6=1 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
Test LB+poxxs Allowed
Histogram (2 states)
997   :>0:x6=0; 0:x7=0; 0:x10=0; 0:x11=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
3     :>0:x6=1; 0:x7=0; 0:x10=0; 0:x11=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x7=0 /\ 0:x6=1 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=65beda0d64a1988a3c8856576f6a6109
Cycle=RfeXX PodRWXX RfeXX PodRWXX
Relax LB+poxxs No PodRWXX
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PodRWXX RfeXX PodRWXX RfeXX
Observation LB+poxxs Never 0 1000
Time LB+poxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXX/S+fence.rw.rw+poxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+poxx
"Fence.rw.rwdWW RfePX PodRWXX WseXP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x6,0(x5)     ;
 fence rw,rw | sc.w x7,x6,0(x5)  ;
 sw x7,0(x8) | lr.w x10,0(x8)    ;
             | sc.w x11,x9,0(x8) ;

exists (x=2 /\ y=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+poxx Allowed
Histogram (2 states)
996   :>1:x6=0; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
4     :>1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=cde763805eb8eb533f4d2cd2e65064d0
Cycle=Fence.rw.rwdWW RfePX PodRWXX WseXP
Relax S+fence.rw.rw+poxx No PodRWXX
Safe=Rfe Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW RfePX PodRWXX WseXP
Observation S+fence.rw.rw+poxx Never 0 1000
Time S+fence.rw.rw+poxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXX/LB+fence.rw.rw+poxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+poxx
"Fence.rw.rwdRW RfePX PodRWXX RfeXP"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0          | P1                ;
 lw x5,0(x6) | lr.w x6,0(x5)     ;
 fence rw,rw | sc.w x7,x6,0(x5)  ;
 sw x7,0(x8) | lr.w x10,0(x8)    ;
             | sc.w x11,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+poxx Allowed
Histogram (2 states)
860   :>0:x5=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
140   :>0:x5=0; 1:x6=1; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=cd1076a7187ed828951b5884712f6b16
Cycle=Fence.rw.rwdRW RfePX PodRWXX RfeXP
Relax LB+fence.rw.rw+poxx No PodRWXX
Safe=Rfe Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW RfePX PodRWXX RfeXP
Observation LB+fence.rw.rw+poxx Never 0 1000
Time LB+fence.rw.rw+poxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXX/LB+addr+poxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+poxx
"DpAddrdW RfePX PodRWXX RfeXP"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0            | P1                ;
 lw x5,0(x6)   | lr.w x6,0(x5)     ;
 xor x7,x5,x5  | sc.w x7,x6,0(x5)  ;
 add x10,x9,x7 | lr.w x10,0(x8)    ;
 sw x8,0(x10)  | sc.w x11,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+poxx Allowed
Histogram (3 states)
493   :>0:x5=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
1     :>0:x5=1; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
506   :>0:x5=0; 1:x6=1; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=b4903446fe332d41af6af420f7571d85
Cycle=DpAddrdW RfePX PodRWXX RfeXP
Relax LB+addr+poxx No PodRWXX
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW RfePX PodRWXX RfeXP
Observation LB+addr+poxx Never 0 1000
Time LB+addr+poxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXX/LB+data+poxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+poxx
"DpDatadW RfePX PodRWXX RfeXP"
{0:x6=x; 0:x8=y; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0           | P1                ;
 lw x5,0(x6)  | lr.w x6,0(x5)     ;
 xor x7,x5,x5 | sc.w x7,x6,0(x5)  ;
 ori x7,x7,1  | lr.w x10,0(x8)    ;
 sw x7,0(x8)  | sc.w x11,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+poxx Allowed
Histogram (3 states)
499   :>0:x5=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
1     :>0:x5=1; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
500   :>0:x5=0; 1:x6=1; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=c4ff70b1a7a50b0aa9b8d581d5e39852
Cycle=DpDatadW RfePX PodRWXX RfeXP
Relax LB+data+poxx No PodRWXX
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW RfePX PodRWXX RfeXP
Observation LB+data+poxx Never 0 1000
Time LB+data+poxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXX/LB+ctrl+poxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+poxx
"DpCtrldW RfePX PodRWXX RfeXP"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0             | P1                ;
 lw x5,0(x6)    | lr.w x6,0(x5)     ;
 bne x5,x0,LC00 | sc.w x7,x6,0(x5)  ;
 LC00:          | lr.w x10,0(x8)    ;
 sw x7,0(x8)    | sc.w x11,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+poxx Allowed
Histogram (3 states)
501   :>0:x5=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
6     :>0:x5=1; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
493   :>0:x5=0; 1:x6=1; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=03897d2aac91247f727b3c67ff4ea988
Cycle=DpCtrldW RfePX PodRWXX RfeXP
Relax LB+ctrl+poxx No PodRWXX
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW RfePX PodRWXX RfeXP
Observation LB+ctrl+poxx Never 0 1000
Time LB+ctrl+poxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXP/LB+poxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+poxps
"PodRWXP RfePX PodRWXP RfePX"
{0:x5=x; 0:x8=1; 0:x9=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0               | P1               ;
 lr.w x6,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x7,x6,0(x5) | sc.w x7,x6,0(x5) ;
 sw x8,0(x9)      | sw x8,0(x9)      ;

exists (x=1 /\ y=1 /\ 0:x7=0 /\ 0:x6=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	sw s0,0(a4)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	sw s0,0(a4)
Test LB+poxps Allowed
Histogram (3 states)
992   :>0:x6=0; 0:x7=0; 1:x6=0; 1:x7=0; x=1; y=1;
2     :>0:x6=1; 0:x7=0; 1:x6=0; 1:x7=0; x=1; y=1;
6     :>0:x6=0; 0:x7=0; 1:x6=1; 1:x7=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x7=0 /\ 0:x6=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=bd2b706bf515d6e33c3dc390a48fbf91
Cycle=RfePX PodRWXP RfePX PodRWXP
Relax LB+poxps No PodRWXP
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PodRWXP RfePX PodRWXP RfePX
Observation LB+poxps Never 0 1000
Time LB+poxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXP/S+fence.rw.rw+poxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+poxp
"Fence.rw.rwdWW RfePX PodRWXP Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x8) | sw x8,0(x9)      ;

exists (x=2 /\ y=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	sw s0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+poxp Allowed
Histogram (3 states)
993   :>1:x6=0; 1:x7=0; x=1; y=1;
3     :>1:x6=1; 1:x7=0; x=1; y=1;
4     :>1:x6=0; 1:x7=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=e059673e24de0f35f97f982bdd03a2bb
Cycle=Wse Fence.rw.rwdWW RfePX PodRWXP
Relax S+fence.rw.rw+poxp No PodRWXP
Safe=Rfe Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW RfePX PodRWXP Wse
Observation S+fence.rw.rw+poxp Never 0 1000
Time S+fence.rw.rw+poxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXP/LB+fence.rw.rw+poxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+poxp
"Fence.rw.rwdRW RfePX PodRWXP Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0          | P1               ;
 lw x5,0(x6) | lr.w x6,0(x5)    ;
 fence rw,rw | sc.w x7,x6,0(x5) ;
 sw x7,0(x8) | sw x8,0(x9)      ;

exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	sw s0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+poxp Allowed
Histogram (3 states)
990   :>0:x5=0; 1:x6=0; 1:x7=0; y=1;
6     :>0:x5=1; 1:x6=0; 1:x7=0; y=1;
4     :>0:x5=0; 1:x6=1; 1:x7=0; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=cc08634651f8bff661bf749aa08edba3
Cycle=Rfe Fence.rw.rwdRW RfePX PodRWXP
Relax LB+fence.rw.rw+poxp No PodRWXP
Safe=Rfe Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW RfePX PodRWXP Rfe
Observation LB+fence.rw.rw+poxp Never 0 1000
Time LB+fence.rw.rw+poxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXP/LB+addr+poxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+poxp
"DpAddrdW RfePX PodRWXP Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0            | P1               ;
 lw x5,0(x6)   | lr.w x6,0(x5)    ;
 xor x7,x5,x5  | sc.w x7,x6,0(x5) ;
 add x10,x9,x7 | sw x8,0(x9)      ;
 sw x8,0(x10)  |                  ;

exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	sw s0,0(a4)
Test LB+addr+poxp Allowed
Histogram (3 states)
521   :>0:x5=0; 1:x6=0; 1:x7=0; y=1;
7     :>0:x5=1; 1:x6=0; 1:x7=0; y=1;
472   :>0:x5=0; 1:x6=1; 1:x7=0; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=ab4bd4a20ed2eae6be0c6c1bb97092a0
Cycle=Rfe DpAddrdW RfePX PodRWXP
Relax LB+addr+poxp No PodRWXP
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW RfePX PodRWXP Rfe
Observation LB+addr+poxp Never 0 1000
Time LB+addr+poxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXP/LB+data+poxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+poxp
"DpDatadW RfePX PodRWXP Rfe"
{0:x6=x; 0:x8=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0           | P1               ;
 lw x5,0(x6)  | lr.w x6,0(x5)    ;
 xor x7,x5,x5 | sc.w x7,x6,0(x5) ;
 ori x7,x7,1  | sw x8,0(x9)      ;
 sw x7,0(x8)  |                  ;

exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	sw s0,0(a4)
Test LB+data+poxp Allowed
Histogram (3 states)
501   :>0:x5=0; 1:x6=0; 1:x7=0; y=1;
4     :>0:x5=1; 1:x6=0; 1:x7=0; y=1;
495   :>0:x5=0; 1:x6=1; 1:x7=0; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=568ce348f91175a2c484504a4c629f33
Cycle=Rfe DpDatadW RfePX PodRWXP
Relax LB+data+poxp No PodRWXP
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW RfePX PodRWXP Rfe
Observation LB+data+poxp Never 0 1000
Time LB+data+poxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWXP/LB+ctrl+poxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+poxp
"DpCtrldW RfePX PodRWXP Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0             | P1               ;
 lw x5,0(x6)    | lr.w x6,0(x5)    ;
 bne x5,x0,LC00 | sc.w x7,x6,0(x5) ;
 LC00:          | sw x8,0(x9)      ;
 sw x7,0(x8)    |                  ;

exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	sw s0,0(a4)
Test LB+ctrl+poxp Allowed
Histogram (3 states)
492   :>0:x5=0; 1:x6=0; 1:x7=0; y=1;
4     :>0:x5=1; 1:x6=0; 1:x7=0; y=1;
504   :>0:x5=0; 1:x6=1; 1:x7=0; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=b3c68d78102be26004036332f1bf54c6
Cycle=Rfe DpCtrldW RfePX PodRWXP
Relax LB+ctrl+poxp No PodRWXP
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW RfePX PodRWXP Rfe
Observation LB+ctrl+poxp Never 0 1000
Time LB+ctrl+poxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWPX/LB+popxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+popxs
"PodRWPX RfeXP PodRWPX RfeXP"
{0:x6=x; 0:x7=y; 0:x8=1; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0                | P1                ;
 lw x5,0(x6)       | lw x5,0(x6)       ;
 lr.w x9,0(x7)     | lr.w x9,0(x7)     ;
 sc.w x10,x8,0(x7) | sc.w x10,x8,0(x7) ;

exists (x=1 /\ y=1 /\ 0:x10=0 /\ 0:x5=1 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
Test LB+popxs Allowed
Histogram (3 states)
986   :>0:x5=0; 0:x9=0; 0:x10=0; 1:x5=0; 1:x9=0; 1:x10=0; x=1; y=1;
7     :>0:x5=1; 0:x9=0; 0:x10=0; 1:x5=0; 1:x9=0; 1:x10=0; x=1; y=1;
7     :>0:x5=0; 0:x9=0; 0:x10=0; 1:x5=1; 1:x9=0; 1:x10=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x10=0 /\ 0:x5=1 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=654ae9a31a86cfa7d5bee2839ad9a691
Cycle=PodRWPX RfeXP PodRWPX RfeXP
Relax LB+popxs No PodRWPX
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PodRWPX RfeXP PodRWPX RfeXP
Observation LB+popxs Never 0 1000
Time LB+popxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWPX/S+fence.rw.rw+popx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+popx
"Fence.rw.rwdWW Rfe PodRWPX WseXP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0          | P1                ;
 sw x5,0(x6) | lw x5,0(x6)       ;
 fence rw,rw | lr.w x9,0(x7)     ;
 sw x7,0(x8) | sc.w x10,x8,0(x7) ;

exists (x=2 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+popx Allowed
Histogram (3 states)
509   :>1:x5=0; 1:x9=2; 1:x10=0; x=1;
7     :>1:x5=1; 1:x9=2; 1:x10=0; x=1;
484   :>1:x5=0; 1:x9=0; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=9e742b49156342b6d435565f7e01ed60
Cycle=Rfe PodRWPX WseXP Fence.rw.rwdWW
Relax S+fence.rw.rw+popx No PodRWPX
Safe=Rfe Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe PodRWPX WseXP
Observation S+fence.rw.rw+popx Never 0 1000
Time S+fence.rw.rw+popx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWPX/LB+fence.rw.rw+popx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+popx
"Fence.rw.rwdRW Rfe PodRWPX RfeXP"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0          | P1                ;
 lw x5,0(x6) | lw x5,0(x6)       ;
 fence rw,rw | lr.w x9,0(x7)     ;
 sw x7,0(x8) | sc.w x10,x8,0(x7) ;

exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+popx Allowed
Histogram (3 states)
991   :>0:x5=0; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
2     :>0:x5=1; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
7     :>0:x5=0; 1:x5=1; 1:x9=0; 1:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=b41d69dd7c74c10db5bea304689ca57e
Cycle=Rfe PodRWPX RfeXP Fence.rw.rwdRW
Relax LB+fence.rw.rw+popx No PodRWPX
Safe=Rfe Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe PodRWPX RfeXP
Observation LB+fence.rw.rw+popx Never 0 1000
Time LB+fence.rw.rw+popx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWPX/LB+addr+popx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+popx
"DpAddrdW Rfe PodRWPX RfeXP"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0            | P1                ;
 lw x5,0(x6)   | lw x5,0(x6)       ;
 xor x7,x5,x5  | lr.w x9,0(x7)     ;
 add x10,x9,x7 | sc.w x10,x8,0(x7) ;
 sw x8,0(x10)  |                   ;

exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+popx Allowed
Histogram (3 states)
725   :>0:x5=0; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
6     :>0:x5=1; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
269   :>0:x5=0; 1:x5=1; 1:x9=0; 1:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=dd1e68db6f43d3160c987f994e82e2bc
Cycle=Rfe PodRWPX RfeXP DpAddrdW
Relax LB+addr+popx No PodRWPX
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe PodRWPX RfeXP
Observation LB+addr+popx Never 0 1000
Time LB+addr+popx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWPX/LB+data+popx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+popx
"DpDatadW Rfe PodRWPX RfeXP"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0           | P1                ;
 lw x5,0(x6)  | lw x5,0(x6)       ;
 xor x7,x5,x5 | lr.w x9,0(x7)     ;
 ori x7,x7,1  | sc.w x10,x8,0(x7) ;
 sw x7,0(x8)  |                   ;

exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+popx Allowed
Histogram (3 states)
738   :>0:x5=0; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
8     :>0:x5=1; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
254   :>0:x5=0; 1:x5=1; 1:x9=0; 1:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=0104ca6ca46fca404c9ec434aaff6f6d
Cycle=Rfe PodRWPX RfeXP DpDatadW
Relax LB+data+popx No PodRWPX
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe PodRWPX RfeXP
Observation LB+data+popx Never 0 1000
Time LB+data+popx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/RELAX/PodRWPX/LB+ctrl+popx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+popx
"DpCtrldW Rfe PodRWPX RfeXP"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0             | P1                ;
 lw x5,0(x6)    | lw x5,0(x6)       ;
 bne x5,x0,LC00 | lr.w x9,0(x7)     ;
 LC00:          | sc.w x10,x8,0(x7) ;
 sw x7,0(x8)    |                   ;

exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+popx Allowed
Histogram (3 states)
720   :>0:x5=0; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
4     :>0:x5=1; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
276   :>0:x5=0; 1:x5=1; 1:x9=0; 1:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=d6c97eed3b9ef1f2c083e0ee13572949
Cycle=Rfe PodRWPX RfeXP DpCtrldW
Relax LB+ctrl+popx No PodRWPX
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe PodRWPX RfeXP
Observation LB+ctrl+popx Never 0 1000
Time LB+ctrl+popx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/BASIC_2_THREAD/R+poxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+poxxs
"PodWWXX WseXX PodWRXX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x6=2; 1:x9=x;}
 P0                | P1                 ;
 lr.w x7,0(x5)     | lr.w x7,0(x5)      ;
 sc.w x8,x6,0(x5)  | sc.w x8,x6,0(x5)   ;
 lr.w x10,0(x9)    | lr.w x10,0(x9)     ;
 sc.w x11,x6,0(x9) | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
Test R+poxxs Allowed
Histogram (3 states)
7     :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=0; 1:x11=0; x=1; y=1;
990   :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
3     :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x7=1; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0) is NOT validated
Hash=46de65555d386c7d031041066a1f90a7
Cycle=FreXX PodWWXX WseXX PodWRXX
Relax R+poxxs No 
Safe=PodWW PodWR FreXX WseXX
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWWXX WseXX PodWRXX FreXX
Observation R+poxxs Never 0 1000
Time R+poxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/BASIC_2_THREAD/MP+poxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+poxxs
"PodWWXX RfeXX PodRRXX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x8=x;}
 P0                | P1                ;
 lr.w x7,0(x5)     | lr.w x6,0(x5)     ;
 sc.w x8,x6,0(x5)  | sc.w x7,x6,0(x5)  ;
 lr.w x10,0(x9)    | lr.w x9,0(x8)     ;
 sc.w x11,x6,0(x9) | sc.w x10,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
Test MP+poxxs Allowed
Histogram (3 states)
5     :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1; y=1;
991   :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=1; y=1;
4     :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0) is NOT validated
Hash=d914549f8cb3b4056671951baca4fcfe
Cycle=RfeXX PodRRXX FreXX PodWWXX
Relax MP+poxxs No 
Safe=PodWW PodRR RfeXX FreXX
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWWXX RfeXX PodRRXX FreXX
Observation MP+poxxs Never 0 1000
Time MP+poxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/BASIC_2_THREAD/2+2W+poxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+poxxs
"PodWWXX WseXX PodWWXX WseXX"
{0:x5=x; 0:x6=2; 0:x9=y; 0:x10=1; 1:x5=y; 1:x6=2; 1:x9=x; 1:x10=1;}
 P0                 | P1                 ;
 lr.w x7,0(x5)      | lr.w x7,0(x5)      ;
 sc.w x8,x6,0(x5)   | sc.w x8,x6,0(x5)   ;
 lr.w x11,0(x9)     | lr.w x11,0(x9)     ;
 sc.w x12,x10,0(x9) | sc.w x12,x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
Test 2+2W+poxxs Allowed
Histogram (3 states)
992   :>0:x7=0; 0:x8=0; 0:x11=2; 0:x12=0; 1:x7=0; 1:x8=0; 1:x11=2; 1:x12=0; x=1; y=1;
5     :>0:x7=1; 0:x8=0; 0:x11=2; 0:x12=0; 1:x7=0; 1:x8=0; 1:x11=0; 1:x12=0; x=2; y=1;
3     :>0:x7=0; 0:x8=0; 0:x11=0; 0:x12=0; 1:x7=1; 1:x8=0; 1:x11=2; 1:x12=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0) is NOT validated
Hash=10406ef2630808830eaa9112127f6ce1
Cycle=WseXX PodWWXX WseXX PodWWXX
Relax 2+2W+poxxs No 
Safe=PodWW WseXX
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWWXX WseXX PodWWXX WseXX
Observation 2+2W+poxxs Never 0 1000
Time 2+2W+poxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/BASIC_2_THREAD/S+poxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+poxxs
"PodWWXX RfeXX PodRWXX WseXX"
{0:x5=x; 0:x6=2; 0:x9=y; 0:x10=1; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0                 | P1                ;
 lr.w x7,0(x5)      | lr.w x6,0(x5)     ;
 sc.w x8,x6,0(x5)   | sc.w x7,x6,0(x5)  ;
 lr.w x11,0(x9)     | lr.w x10,0(x8)    ;
 sc.w x12,x10,0(x9) | sc.w x11,x9,0(x8) ;

exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
Test S+poxxs Allowed
Histogram (3 states)
991   :>0:x7=0; 0:x8=0; 0:x11=0; 0:x12=0; 1:x6=0; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
5     :>0:x7=0; 0:x8=0; 0:x11=0; 0:x12=0; 1:x6=1; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
4     :>0:x7=1; 0:x8=0; 0:x11=0; 0:x12=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=2c5162fde820be612fb3ecac012fd48c
Cycle=RfeXX PodRWXX WseXX PodWWXX
Relax S+poxxs No 
Safe=PodWW PodRW RfeXX WseXX
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWWXX RfeXX PodRWXX WseXX
Observation S+poxxs Never 0 1000
Time S+poxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/ATOMICS/BASIC_2_THREAD/SB+poxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+poxxs
"PodWRXX FreXX PodWRXX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x6=1; 1:x9=x;}
 P0                 | P1                 ;
 lr.w x7,0(x5)      | lr.w x7,0(x5)      ;
 sc.w x8,x6,0(x5)   | sc.w x8,x6,0(x5)   ;
 lr.w x10,0(x9)     | lr.w x10,0(x9)     ;
 sc.w x11,x10,0(x9) | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
Test SB+poxxs Allowed
Histogram (3 states)
7     :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=0; 1:x11=0; x=1; y=1;
4     :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
989   :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0) is NOT validated
Hash=6b23e682159998ca651bd6d46637afe4
Cycle=FreXX PodWRXX FreXX PodWRXX
Relax SB+poxxs No 
Safe=PodWR FreXX
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWRXX FreXX PodWRXX FreXX
Observation SB+poxxs Never 0 1000
Time SB+poxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoRR.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR
"Rfe PosRR Fre"
{0:x5=1; 0:x6=x; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
             | lw x7,0(x6) ;

exists (not (x=1 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x5=1 /\ 1:x7=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRR Allowed
Histogram (2 states)
998   :>1:x5=0; 1:x7=0; x=1;
2     :>1:x5=1; 1:x7=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=1 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x5=1 /\ 1:x7=1))) is NOT validated
Hash=f663b0ae4d45ce4e6fbbddc9a87143d1
Cycle=Rfe PosRR Fre
Relax CoRR No 
Safe=Rfe Fre PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfe PosRR Fre
Observation CoRR Never 0 1000
Time CoRR 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoRR+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRR+fence.rw.rws
"Rfe Fence.rw.rwsRR Fre"
{0:x5=1; 0:x6=x; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
             | fence rw,rw ;
             | lw x7,0(x6) ;

exists (not (x=1 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x5=1 /\ 1:x7=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRR+fence.rw.rws Allowed
Histogram (3 states)
993   :>1:x5=0; 1:x7=0; x=1;
2     :>1:x5=0; 1:x7=1; x=1;
5     :>1:x5=1; 1:x7=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=1 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x5=1 /\ 1:x7=1))) is NOT validated
Hash=77a554db66ae65afd62dc3268aab7f05
Cycle=Rfe Fence.rw.rwsRR Fre
Relax CoRR+fence.rw.rws No 
Safe=Rfe Fre Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfe Fence.rw.rwsRR Fre
Observation CoRR+fence.rw.rws Never 0 1000
Time CoRR+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoRW2.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2
"Rfe PosRW Wse"
{0:x5=1; 0:x6=x; 1:x6=x; 1:x7=2;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
             | sw x7,0(x6) ;

exists (not (1:x5=0 /\ (x=2 \/ x=1) \/ 1:x5=1 /\ x=2))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRW2 Allowed
Histogram (3 states)
989   :>1:x5=0; x=1;
7     :>1:x5=0; x=2;
4     :>1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x5=0 /\ (x=2 \/ x=1) \/ 1:x5=1 /\ x=2)) is NOT validated
Hash=536be5d0d42b91bbcd9f427e70e0fdfb
Cycle=Rfe PosRW Wse
Relax CoRW2 No 
Safe=Rfe Wse PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfe PosRW Wse
Observation CoRW2 Never 0 1000
Time CoRW2 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoRW2+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW2+fence.rw.rws
"Rfe Fence.rw.rwsRW Wse"
{0:x5=1; 0:x6=x; 1:x6=x; 1:x7=2;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
             | fence rw,rw ;
             | sw x7,0(x6) ;

exists (not (1:x5=0 /\ (x=2 \/ x=1) \/ 1:x5=1 /\ x=2))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
Test CoRW2+fence.rw.rws Allowed
Histogram (3 states)
499   :>1:x5=0; x=1;
494   :>1:x5=0; x=2;
7     :>1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (1:x5=0 /\ (x=2 \/ x=1) \/ 1:x5=1 /\ x=2)) is NOT validated
Hash=ce9e04209c7103b76ce99293de61037c
Cycle=Rfe Fence.rw.rwsRW Wse
Relax CoRW2+fence.rw.rws No 
Safe=Rfe Wse Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfe Fence.rw.rwsRW Wse
Observation CoRW2+fence.rw.rws Never 0 1000
Time CoRW2+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/MP+poss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+poss
"PosWW Rfe PosRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x6) | lw x7,0(x6) ;

exists (not (x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test MP+poss Allowed
Histogram (2 states)
997   :>1:x5=0; 1:x7=0; x=2;
3     :>1:x5=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2))) is NOT validated
Hash=bda2664731c5ececccd5e0b7ce6dca46
Cycle=Rfe PosRR Fre PosWW
Relax MP+poss No 
Safe=Rfe Fre PosWW PosRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfe PosRR Fre
Observation MP+poss Never 0 1000
Time MP+poss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/MP+pos+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos+fence.rw.rws
"PosWW Rfe Fence.rw.rwsRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x6) | fence rw,rw ;
             | lw x7,0(x6) ;

exists (not (x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test MP+pos+fence.rw.rws Allowed
Histogram (3 states)
974   :>1:x5=0; 1:x7=0; x=2;
19    :>1:x5=0; 1:x7=2; x=2;
7     :>1:x5=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2))) is NOT validated
Hash=4330dc39ce6561422f50799d1bcd3d53
Cycle=Rfe Fence.rw.rwsRR Fre PosWW
Relax MP+pos+fence.rw.rws No 
Safe=Rfe Fre PosWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfe Fence.rw.rwsRR Fre
Observation MP+pos+fence.rw.rws Never 0 1000
Time MP+pos+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/S+poss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+poss
"PosWW Rfe PosRW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x6) | sw x7,0(x6) ;

exists (not (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test S+poss Allowed
Histogram (3 states)
961   :>1:x5=0; x=2;
35    :>1:x5=0; x=3;
4     :>1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1))) is NOT validated
Hash=ed670a476cfa471d6ab9b27d6c1d81fc
Cycle=Rfe PosRW Wse PosWW
Relax S+poss No 
Safe=Rfe Wse PosWW PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWW Rfe PosRW Wse
Observation S+poss Never 0 1000
Time S+poss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/S+pos+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+pos+fence.rw.rws
"PosWW Rfe Fence.rw.rwsRW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x6) | fence rw,rw ;
             | sw x7,0(x6) ;

exists (not (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test S+pos+fence.rw.rws Allowed
Histogram (3 states)
560   :>1:x5=0; x=2;
437   :>1:x5=0; x=3;
3     :>1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1))) is NOT validated
Hash=1955a8d8af237dea90036c32ec58b130
Cycle=Rfe Fence.rw.rwsRW Wse PosWW
Relax S+pos+fence.rw.rws No 
Safe=Rfe Wse PosWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PosWW Rfe Fence.rw.rwsRW Wse
Observation S+pos+fence.rw.rws Never 0 1000
Time S+pos+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoRW1.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW1
"PosRW Rfe"
{0:x6=x; 0:x7=1;}
 P0          ;
 lw x5,0(x6) ;
 sw x7,0(x6) ;

exists (not (0:x5=0 /\ x=1))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	sw s3,0(a5)
Test CoRW1 Allowed
Histogram (1 states)
2000  :>0:x5=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x5=0 /\ x=1)) is NOT validated
Hash=c790c72b077cb92a08dc8fd28d5e8df1
Cycle=Rfe PosRW
Relax CoRW1 No 
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf
Orig=PosRW Rfe
Observation CoRW1 Never 0 2000
Time CoRW1 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/LB+poss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+poss
"PosRW Rfe PosRW Rfe"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x6) | sw x7,0(x6) ;

exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 \/ x=2) \/ 1:x5=1 /\ x=2) \/ 0:x5=2 /\ 1:x5=0 /\ x=1))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	sw s2,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test LB+poss Allowed
Histogram (4 states)
203   :>0:x5=0; 1:x5=0; x=1;
296   :>0:x5=2; 1:x5=0; x=1;
174   :>0:x5=0; 1:x5=0; x=2;
327   :>0:x5=0; 1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 \/ x=2) \/ 1:x5=1 /\ x=2) \/ 0:x5=2 /\ 1:x5=0 /\ x=1)) is NOT validated
Hash=fe313e8dc46072b21fe0c472932cdd7d
Cycle=Rfe PosRW Rfe PosRW
Relax LB+poss No 
Safe=Rfe PosRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PosRW Rfe PosRW Rfe
Observation LB+poss Never 0 1000
Time LB+poss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/LB+fence.rw.rws+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rws+pos
"Fence.rw.rwsRW Rfe PosRW Rfe"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | sw x7,0(x6) ;
 sw x7,0(x6) |             ;

exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 \/ x=2) \/ 1:x5=1 /\ x=2) \/ 0:x5=2 /\ 1:x5=0 /\ x=1))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test LB+fence.rw.rws+pos Allowed
Histogram (4 states)
983   :>0:x5=0; 1:x5=0; x=1;
11    :>0:x5=2; 1:x5=0; x=1;
2     :>0:x5=0; 1:x5=0; x=2;
4     :>0:x5=0; 1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 \/ x=2) \/ 1:x5=1 /\ x=2) \/ 0:x5=2 /\ 1:x5=0 /\ x=1)) is NOT validated
Hash=ab0523b22f05b33b00d73abbcf8fa884
Cycle=Rfe PosRW Rfe Fence.rw.rwsRW
Relax LB+fence.rw.rws+pos No 
Safe=Rfe PosRW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRW Rfe PosRW Rfe
Observation LB+fence.rw.rws+pos Never 0 1000
Time LB+fence.rw.rws+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/MP+fence.rw.rws+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rws+pos
"Fence.rw.rwsWW Rfe PosRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | lw x7,0(x6) ;
 sw x7,0(x6) |             ;

exists (not (x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test MP+fence.rw.rws+pos Allowed
Histogram (3 states)
993   :>1:x5=0; 1:x7=0; x=2;
5     :>1:x5=1; 1:x7=1; x=2;
2     :>1:x5=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2))) is NOT validated
Hash=458131fb8121c64dfabe57838087b566
Cycle=Rfe PosRR Fre Fence.rw.rwsWW
Relax MP+fence.rw.rws+pos No 
Safe=Rfe Fre PosRR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWW Rfe PosRR Fre
Observation MP+fence.rw.rws+pos Never 0 1000
Time MP+fence.rw.rws+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/MP+fence.rw.rwss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rwss
"Fence.rw.rwsWW Rfe Fence.rw.rwsRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x7,0(x6) | lw x7,0(x6) ;

exists (not (x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	lw a2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test MP+fence.rw.rwss Allowed
Histogram (4 states)
12    :>1:x5=0; 1:x7=0; x=2;
977   :>1:x5=0; 1:x7=1; x=2;
8     :>1:x5=1; 1:x7=1; x=2;
3     :>1:x5=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1 \/ 1:x7=2) \/ 1:x5=1 /\ (1:x7=2 \/ 1:x7=1) \/ 1:x5=2 /\ 1:x7=2))) is NOT validated
Hash=3dd7519c94e7837c0d7bac1df95b9a53
Cycle=Rfe Fence.rw.rwsRR Fre Fence.rw.rwsWW
Relax MP+fence.rw.rwss No 
Safe=Rfe Fre Fence.rw.rwsWW Fence.rw.rwsRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwsWW Rfe Fence.rw.rwsRR Fre
Observation MP+fence.rw.rwss Never 0 1000
Time MP+fence.rw.rwss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/S+fence.rw.rws+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rws+pos
"Fence.rw.rwsWW Rfe PosRW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | sw x7,0(x6) ;
 sw x7,0(x6) |             ;

exists (not (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)))
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	sw s2,0(a5)
Test S+fence.rw.rws+pos Allowed
Histogram (3 states)
990   :>1:x5=0; x=2;
5     :>1:x5=1; x=2;
5     :>1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1))) is NOT validated
Hash=52756f4b01ce7efd007c445b5b0e9a8e
Cycle=Rfe PosRW Wse Fence.rw.rwsWW
Relax S+fence.rw.rws+pos No 
Safe=Rfe Wse PosRW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWW Rfe PosRW Wse
Observation S+fence.rw.rws+pos Never 0 1000
Time S+fence.rw.rws+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/S+fence.rw.rwss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rwss
"Fence.rw.rwsWW Rfe Fence.rw.rwsRW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x6=x; 1:x7=3;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x7,0(x6) | sw x7,0(x6) ;

exists (not (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1)))
Generated assembler
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test S+fence.rw.rwss Allowed
Histogram (4 states)
984   :>1:x5=0; x=2;
8     :>1:x5=1; x=2;
3     :>1:x5=1; x=3;
5     :>1:x5=2; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=3 /\ (1:x5=2 \/ 1:x5=1 \/ 1:x5=0) \/ x=2 /\ (1:x5=0 \/ 1:x5=1))) is NOT validated
Hash=7c7a32e0258e640b508441dc52b388a0
Cycle=Rfe Fence.rw.rwsRW Wse Fence.rw.rwsWW
Relax S+fence.rw.rwss No 
Safe=Rfe Wse Fence.rw.rwsWW Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwsWW Rfe Fence.rw.rwsRW Wse
Observation S+fence.rw.rwss Never 0 1000
Time S+fence.rw.rwss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoRW1+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoRW1+fence.rw.rws
"Fence.rw.rwsRW Rfe"
{0:x6=x; 0:x7=1;}
 P0          ;
 lw x5,0(x6) ;
 fence rw,rw ;
 sw x7,0(x6) ;

exists (not (0:x5=0 /\ x=1))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	sw s3,0(a5)
Test CoRW1+fence.rw.rws Allowed
Histogram (1 states)
2000  :>0:x5=0; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x5=0 /\ x=1)) is NOT validated
Hash=f3fb407dcff0267ce87c6f3c7a7dbdcc
Cycle=Rfe Fence.rw.rwsRW
Relax CoRW1+fence.rw.rws No 
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf
Orig=Fence.rw.rwsRW Rfe
Observation CoRW1+fence.rw.rws Never 0 2000
Time CoRW1+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/LB+fence.rw.rwss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rwss
"Fence.rw.rwsRW Rfe Fence.rw.rwsRW Rfe"
{0:x6=x; 0:x7=1; 1:x6=x; 1:x7=2;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x7,0(x6) | sw x7,0(x6) ;

exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 \/ x=2) \/ 1:x5=1 /\ x=2) \/ 0:x5=2 /\ 1:x5=0 /\ x=1))
Generated assembler
#START _litmus_P0
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
#START _litmus_P1
	lw a4,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test LB+fence.rw.rwss Allowed
Histogram (4 states)
491   :>0:x5=0; 1:x5=0; x=1;
8     :>0:x5=2; 1:x5=0; x=1;
498   :>0:x5=0; 1:x5=0; x=2;
3     :>0:x5=0; 1:x5=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 \/ x=2) \/ 1:x5=1 /\ x=2) \/ 0:x5=2 /\ 1:x5=0 /\ x=1)) is NOT validated
Hash=7fa07a86900436d7546c3b646e6218e1
Cycle=Rfe Fence.rw.rwsRW Rfe Fence.rw.rwsRW
Relax LB+fence.rw.rwss No 
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwsRW Rfe Fence.rw.rwsRW Rfe
Observation LB+fence.rw.rwss Never 0 1000
Time LB+fence.rw.rwss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoWR0.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWR0
"PosWR Fre"
{0:x5=1; 0:x6=x;}
 P0          ;
 sw x5,0(x6) ;
 lw x7,0(x6) ;

exists (not (0:x7=1 /\ x=1))
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a4,0(a5)
Test CoWR0 Allowed
Histogram (1 states)
2000  :>0:x7=1; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=1 /\ x=1)) is NOT validated
Hash=f074a36bdfda1801b7733a2bfee743aa
Cycle=Fre PosWR
Relax CoWR0 No 
Safe=Fre PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr
Orig=PosWR Fre
Observation CoWR0 Never 0 2000
Time CoWR0 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/SB+poss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+poss
"PosWR Fre PosWR Fre"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 lw x7,0(x6) | lw x7,0(x6) ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ x=1) \/ 0:x7=2 /\ 1:x7=2 /\ x=2))
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a4,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test SB+poss Allowed
Histogram (2 states)
502   :>0:x7=1; 1:x7=2; x=1;
498   :>0:x7=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ x=1) \/ 0:x7=2 /\ 1:x7=2 /\ x=2)) is NOT validated
Hash=590f55a345b0793f9b5b540626ab035d
Cycle=Fre PosWR Fre PosWR
Relax SB+poss No 
Safe=Fre PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR Fre PosWR Fre
Observation SB+poss Never 0 1000
Time SB+poss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/SB+fence.rw.rws+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rws+pos
"Fence.rw.rwsWR Fre PosWR Fre"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | lw x7,0(x6) ;
 lw x7,0(x6) |             ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ x=1) \/ 0:x7=2 /\ 1:x7=2 /\ x=2))
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test SB+fence.rw.rws+pos Allowed
Histogram (3 states)
929   :>0:x7=1; 1:x7=2; x=1;
11    :>0:x7=1; 1:x7=2; x=2;
60    :>0:x7=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ x=1) \/ 0:x7=2 /\ 1:x7=2 /\ x=2)) is NOT validated
Hash=a2363337efc11f012f51d15eb8cc89b6
Cycle=Fre PosWR Fre Fence.rw.rwsWR
Relax SB+fence.rw.rws+pos No 
Safe=Fre PosWR Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWR Fre PosWR Fre
Observation SB+fence.rw.rws+pos Never 0 1000
Time SB+fence.rw.rws+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/R+poss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+poss
"PosWW Wse PosWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 sw x7,0(x6) | lw x7,0(x6) ;

exists (not (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3))
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test R+poss Allowed
Histogram (2 states)
970   :>1:x7=3; x=2;
30    :>1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3)) is NOT validated
Hash=32bf72de442e2c93294705541915c329
Cycle=Fre PosWW Wse PosWR
Relax R+poss No 
Safe=Fre Wse PosWW PosWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Wse PosWR Fre
Observation R+poss Never 0 1000
Time R+poss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/R+fence.rw.rws+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rws+pos
"Fence.rw.rwsWW Wse PosWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | lw x7,0(x6) ;
 sw x7,0(x6) |             ;

exists (not (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3))
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	lw a4,0(a5)
Test R+fence.rw.rws+pos Allowed
Histogram (2 states)
997   :>1:x7=3; x=2;
3     :>1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3)) is NOT validated
Hash=2021194d8a4ca6ac18bd6deb33a32244
Cycle=Fre Fence.rw.rwsWW Wse PosWR
Relax R+fence.rw.rws+pos No 
Safe=Fre Wse PosWR Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWW Wse PosWR Fre
Observation R+fence.rw.rws+pos Never 0 1000
Time R+fence.rw.rws+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoWR0+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWR0+fence.rw.rws
"Fence.rw.rwsWR Fre"
{0:x5=1; 0:x6=x;}
 P0          ;
 sw x5,0(x6) ;
 fence rw,rw ;
 lw x7,0(x6) ;

exists (not (0:x7=1 /\ x=1))
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test CoWR0+fence.rw.rws Allowed
Histogram (1 states)
2000  :>0:x7=1; x=1;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (0:x7=1 /\ x=1)) is NOT validated
Hash=fce43943f406ecf5a85632327ef40e4a
Cycle=Fre Fence.rw.rwsWR
Relax CoWR0+fence.rw.rws No 
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr
Orig=Fence.rw.rwsWR Fre
Observation CoWR0+fence.rw.rws Never 0 2000
Time CoWR0+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/SB+fence.rw.rwss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rwss
"Fence.rw.rwsWR Fre Fence.rw.rwsWR Fre"
{0:x5=1; 0:x6=x; 1:x5=2; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 lw x7,0(x6) | lw x7,0(x6) ;

exists (not (0:x7=1 /\ (1:x7=2 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ x=1) \/ 0:x7=2 /\ 1:x7=2 /\ x=2))
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
Test SB+fence.rw.rwss Allowed
Histogram (4 states)
475   :>0:x7=1; 1:x7=1; x=1;
5     :>0:x7=1; 1:x7=2; x=1;
8     :>0:x7=1; 1:x7=2; x=2;
512   :>0:x7=2; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (0:x7=1 /\ (1:x7=2 /\ (x=1 \/ x=2) \/ 1:x7=1 /\ x=1) \/ 0:x7=2 /\ 1:x7=2 /\ x=2)) is NOT validated
Hash=4a9bbe07f87ca6afd9c6d9514fb165aa
Cycle=Fre Fence.rw.rwsWR Fre Fence.rw.rwsWR
Relax SB+fence.rw.rwss No 
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwsWR Fre Fence.rw.rwsWR Fre
Observation SB+fence.rw.rwss Never 0 1000
Time SB+fence.rw.rwss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/R+pos+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos+fence.rw.rws
"PosWW Wse Fence.rw.rwsWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 sw x7,0(x6) | fence rw,rw ;
             | lw x7,0(x6) ;

exists (not (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3))
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
Test R+pos+fence.rw.rws Allowed
Histogram (3 states)
378   :>1:x7=2; x=2;
546   :>1:x7=3; x=2;
76    :>1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3)) is NOT validated
Hash=de37bc6b5588d9d8ad39322111434525
Cycle=Fre PosWW Wse Fence.rw.rwsWR
Relax R+pos+fence.rw.rws No 
Safe=Fre Wse PosWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Wse Fence.rw.rwsWR Fre
Observation R+pos+fence.rw.rws Never 0 1000
Time R+pos+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/R+fence.rw.rwss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rwss
"Fence.rw.rwsWW Wse Fence.rw.rwsWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x7,0(x6) | lw x7,0(x6) ;

exists (not (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3))
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a4,0(a5)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test R+fence.rw.rwss Allowed
Histogram (3 states)
463   :>1:x7=1; x=2;
532   :>1:x7=3; x=2;
5     :>1:x7=3; x=3;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 /\ (1:x7=3 \/ 1:x7=2 \/ 1:x7=1) \/ 1:x7=3 /\ x=3)) is NOT validated
Hash=e7274bbc05efb7ebfd09fc79d7a2d298
Cycle=Fre Fence.rw.rwsWW Wse Fence.rw.rwsWR
Relax R+fence.rw.rwss No 
Safe=Fre Wse Fence.rw.rwsWW Fence.rw.rwsWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwsWW Wse Fence.rw.rwsWR Fre
Observation R+fence.rw.rwss Never 0 1000
Time R+fence.rw.rwss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoWW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWW
"PosWW Wse"
{0:x5=1; 0:x6=x; 0:x7=2;}
 P0          ;
 sw x5,0(x6) ;
 sw x7,0(x6) ;

exists (not (x=2))
Generated assembler
#START _litmus_P0
	sw s4,0(a5)
	sw s3,0(a5)
Test CoWW Allowed
Histogram (1 states)
2000  :>x=2;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (x=2)) is NOT validated
Hash=03dceb1df454c966f652cda642fec8ac
Cycle=Wse PosWW
Relax CoWW No 
Safe=Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws
Orig=PosWW Wse
Observation CoWW Never 0 2000
Time CoWW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/2+2W+poss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+poss
"PosWW Wse PosWW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 sw x7,0(x6) | sw x7,0(x6) ;

exists (not (x=2 \/ x=4))
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a5)
Test 2+2W+poss Allowed
Histogram (2 states)
500   :>x=2;
500   :>x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 \/ x=4)) is NOT validated
Hash=f6ea8ff34208708628d3a167e8e44b85
Cycle=Wse PosWW Wse PosWW
Relax 2+2W+poss No 
Safe=Wse PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PosWW Wse PosWW Wse
Observation 2+2W+poss Never 0 1000
Time 2+2W+poss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/2+2W+fence.rw.rws+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rws+pos
"Fence.rw.rwsWW Wse PosWW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | sw x7,0(x6) ;
 sw x7,0(x6) |             ;

exists (not (x=2 \/ x=4))
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a5)
Test 2+2W+fence.rw.rws+pos Allowed
Histogram (2 states)
504   :>x=2;
496   :>x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 \/ x=4)) is NOT validated
Hash=cffce7b62bf4e654dede3b6e07ad537a
Cycle=Wse PosWW Wse Fence.rw.rwsWW
Relax 2+2W+fence.rw.rws+pos No 
Safe=Wse PosWW Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWW Wse PosWW Wse
Observation 2+2W+fence.rw.rws+pos Never 0 1000
Time 2+2W+fence.rw.rws+pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CoWW+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CoWW+fence.rw.rws
"Fence.rw.rwsWW Wse"
{0:x5=1; 0:x6=x; 0:x7=2;}
 P0          ;
 sw x5,0(x6) ;
 fence rw,rw ;
 sw x7,0(x6) ;

exists (not (x=2))
Generated assembler
#START _litmus_P0
	sw s4,0(a5)
	fence rw,rw
	sw s3,0(a5)
Test CoWW+fence.rw.rws Allowed
Histogram (1 states)
2000  :>x=2;
No

Witnesses
Positive: 0, Negative: 2000
Condition exists (not (x=2)) is NOT validated
Hash=262c68a4e3da68f791d9109eb322a33f
Cycle=Wse Fence.rw.rwsWW
Relax CoWW+fence.rw.rws No 
Safe=Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws
Orig=Fence.rw.rwsWW Wse
Observation CoWW+fence.rw.rws Never 0 2000
Time CoWW+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/2+2W+fence.rw.rwss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rwss
"Fence.rw.rwsWW Wse Fence.rw.rwsWW Wse"
{0:x5=1; 0:x6=x; 0:x7=2; 1:x5=3; 1:x6=x; 1:x7=4;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x7,0(x6) | sw x7,0(x6) ;

exists (not (x=2 \/ x=4))
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a5)
Test 2+2W+fence.rw.rwss Allowed
Histogram (2 states)
501   :>x=2;
499   :>x=4;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (not (x=2 \/ x=4)) is NOT validated
Hash=2602dbd20077c72950723c768c14140e
Cycle=Wse Fence.rw.rwsWW Wse Fence.rw.rwsWW
Relax 2+2W+fence.rw.rwss No 
Safe=Wse Fence.rw.rwsWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwsWW Wse Fence.rw.rwsWW Wse
Observation 2+2W+fence.rw.rwss Never 0 1000
Time 2+2W+fence.rw.rwss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/CO/CO-SBI.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV CO-SBI
"Rfi PosRR Fre Rfi PosRR Fre"
{0:x6=x; 1:x6=x;}
 P0          | P1          ;
 ori x5,x0,1 | ori x5,x0,2 ;
 sw x5,0(x6) | sw x5,0(x6) ;
 lw x7,0(x6) | lw x7,0(x6) ;
 lw x8,0(x6) | lw x8,0(x6) ;

forall (x=2 /\ 1:x8=2 /\ 1:x7=2 /\ (0:x8=2 /\ (0:x7=2 \/ 0:x7=1) \/ 0:x8=1 /\ 0:x7=1) \/ x=1 /\ 0:x8=1 /\ 0:x7=1 /\ (1:x8=2 /\ 1:x7=2 \/ 1:x8=1 /\ (1:x7=2 \/ 1:x7=1)))
Generated assembler
#START _litmus_P0
	ori a3,x0,1
	sw a3,0(a5)
	lw a4,0(a5)
	lw a2,0(a5)
#START _litmus_P1
	ori a3,x0,2
	sw a3,0(a5)
	lw a4,0(a5)
	lw a2,0(a5)
Test CO-SBI Required
Histogram (2 states)
504   :>0:x7=1; 0:x8=1; 1:x7=2; 1:x8=2; x=1;
496   :>0:x7=1; 0:x8=1; 1:x7=2; 1:x8=2; x=2;
Ok

Witnesses
Positive: 1000, Negative: 0
Condition forall (x=2 /\ 1:x8=2 /\ 1:x7=2 /\ (0:x8=2 /\ (0:x7=2 \/ 0:x7=1) \/ 0:x8=1 /\ 0:x7=1) \/ x=1 /\ 0:x8=1 /\ 0:x7=1 /\ (1:x8=2 /\ 1:x7=2 \/ 1:x8=1 /\ (1:x7=2 \/ 1:x7=1))) is validated
Hash=64ff848153265345020811e6039201bc
Generator=diyone7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi PosRR Fre Rfi PosRR Fre
Observation CO-SBI Always 1000 0
Time CO-SBI 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.r.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rws
"Fence.r.rwdRW Rfe Fence.r.rwdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | fence r,rw  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rws Allowed
Histogram (3 states)
992   :>0:x5=0; 1:x5=0;
5     :>0:x5=1; 1:x5=0;
3     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=fd97a36ff9f8c3da235ba11fe1f1ebbf
Cycle=Rfe Fence.r.rwdRW Rfe Fence.r.rwdRW
Relax LB+fence.r.rws No 
Safe=Rfe Fence.r.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe Fence.r.rwdRW Rfe
Observation LB+fence.r.rws Never 0 1000
Time LB+fence.r.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.r.rw+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+fence.rw.w
"Fence.r.rwdRW Rfe Fence.rw.wdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.r.rw+fence.rw.w Allowed
Histogram (3 states)
992   :>0:x5=0; 1:x5=0;
4     :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=0c1c82e459bfcfd05ffd4a10b0854a0b
Cycle=Rfe Fence.r.rwdRW Rfe Fence.rw.wdRW
Relax LB+fence.r.rw+fence.rw.w No 
Safe=Rfe Fence.r.rwdRW Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe Fence.rw.wdRW Rfe
Observation LB+fence.r.rw+fence.rw.w Never 0 1000
Time LB+fence.r.rw+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.r.rw+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+fence.rw.rw
"Fence.r.rwdRW Rfe Fence.rw.rwdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.r.rw+fence.rw.rw Allowed
Histogram (3 states)
990   :>0:x5=0; 1:x5=0;
2     :>0:x5=1; 1:x5=0;
8     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=0e02d5f5ce581b0a08e21ee799649f20
Cycle=Rfe Fence.r.rwdRW Rfe Fence.rw.rwdRW
Relax LB+fence.r.rw+fence.rw.rw No 
Safe=Rfe Fence.r.rwdRW Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe Fence.rw.rwdRW Rfe
Observation LB+fence.r.rw+fence.rw.rw Never 0 1000
Time LB+fence.r.rw+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.r.rw+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+addr
"Fence.r.rwdRW Rfe DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 lw x5,0(x6) | lw x5,0(x6)   ;
 fence r,rw  | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+addr Allowed
Histogram (3 states)
836   :>0:x5=0; 1:x5=0;
161   :>0:x5=1; 1:x5=0;
3     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=52408b5e080a2bf949d42e19d66c57b6
Cycle=Rfe Fence.r.rwdRW Rfe DpAddrdW
Relax LB+fence.r.rw+addr No 
Safe=Rfe Fence.r.rwdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpAddrdW Rfe
Observation LB+fence.r.rw+addr Never 0 1000
Time LB+fence.r.rw+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.r.rw+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+data
"Fence.r.rwdRW Rfe DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 lw x5,0(x6) | lw x5,0(x6)  ;
 fence r,rw  | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+data Allowed
Histogram (3 states)
952   :>0:x5=0; 1:x5=0;
44    :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=bdb97182bfa4625aa465b4d3b56bbf3e
Cycle=Rfe Fence.r.rwdRW Rfe DpDatadW
Relax LB+fence.r.rw+data No 
Safe=Rfe Fence.r.rwdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpDatadW Rfe
Observation LB+fence.r.rw+data Never 0 1000
Time LB+fence.r.rw+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.r.rw+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrl
"Fence.r.rwdRW Rfe DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrl Allowed
Histogram (3 states)
609   :>0:x5=0; 1:x5=0;
386   :>0:x5=1; 1:x5=0;
5     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=df34e421707c7c727d443f886742067e
Cycle=Rfe Fence.r.rwdRW Rfe DpCtrldW
Relax LB+fence.r.rw+ctrl No 
Safe=Rfe Fence.r.rwdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrldW Rfe
Observation LB+fence.r.rw+ctrl Never 0 1000
Time LB+fence.r.rw+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.r.rw+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrlfencei
"Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrlfencei Allowed
Histogram (3 states)
991   :>0:x5=0; 1:x5=0;
4     :>0:x5=1; 1:x5=0;
5     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=13dbc00a09d6e9721007215e53a54b93
Cycle=Rfe Fence.r.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.r.rw+ctrlfencei No 
Safe=Rfe Fence.r.rwdRW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfe
Observation LB+fence.r.rw+ctrlfencei Never 0 1000
Time LB+fence.r.rw+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.w.w+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+fence.r.rw
"Fence.w.wdWW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence r,rw  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+fence.r.rw Allowed
Histogram (3 states)
21    :>1:x5=0; 1:x7=0;
975   :>1:x5=0; 1:x7=1;
4     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=23bcdf400bdb92685b9fcb75415045b1
Cycle=Rfe Fence.r.rwdRR Fre Fence.w.wdWW
Relax MP+fence.w.w+fence.r.rw No 
Safe=Rfe Fre Fence.r.rwdRR Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe Fence.r.rwdRR Fre
Observation MP+fence.w.w+fence.r.rw Never 0 1000
Time MP+fence.w.w+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.w.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+fence.rw.rw
"Fence.w.wdWW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+fence.rw.rw Allowed
Histogram (3 states)
12    :>1:x5=0; 1:x7=0;
984   :>1:x5=0; 1:x7=1;
4     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=90f6e19fbc84f60add3438537f0ef5cd
Cycle=Rfe Fence.rw.rwdRR Fre Fence.w.wdWW
Relax MP+fence.w.w+fence.rw.rw No 
Safe=Rfe Fre Fence.w.wdWW Fence.rw.rwdRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe Fence.rw.rwdRR Fre
Observation MP+fence.w.w+fence.rw.rw Never 0 1000
Time MP+fence.w.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.w.w+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+addr
"Fence.w.wdWW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence w,w   | xor x7,x5,x5  ;
 sw x5,0(x7) | add x10,x9,x7 ;
             | lw x8,0(x10)  ;

exists (1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+addr Allowed
Histogram (3 states)
776   :>1:x5=0; 1:x8=0;
221   :>1:x5=0; 1:x8=1;
3     :>1:x5=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0) is NOT validated
Hash=b001f5764e76b2f11b42cbc3482c1947
Cycle=Rfe DpAddrdR Fre Fence.w.wdWW
Relax MP+fence.w.w+addr No 
Safe=Rfe Fre Fence.w.wdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpAddrdR Fre
Observation MP+fence.w.w+addr Never 0 1000
Time MP+fence.w.w+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.w.w+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrlfencei
"Fence.w.wdWW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | fence.i        ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+ctrlfencei Allowed
Histogram (3 states)
18    :>1:x5=0; 1:x7=0;
978   :>1:x5=0; 1:x7=1;
4     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=a82a7d25e921dc2b922a47bab0ee2118
Cycle=Rfe DpCtrlFenceIdR Fre Fence.w.wdWW
Relax MP+fence.w.w+ctrlfencei No 
Safe=Rfe Fre Fence.w.wdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdR Fre
Observation MP+fence.w.w+ctrlfencei Never 0 1000
Time MP+fence.w.w+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.w.w+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+fence.r.rw
"Fence.w.wdWW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence r,rw  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+fence.r.rw Allowed
Histogram (3 states)
992   :>1:x5=0; x=1;
3     :>1:x5=1; x=1;
5     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=0467bc99aea019f990a6323ef7e30bab
Cycle=Rfe Fence.r.rwdRW Wse Fence.w.wdWW
Relax S+fence.w.w+fence.r.rw No 
Safe=Rfe Wse Fence.r.rwdRW Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe Fence.r.rwdRW Wse
Observation S+fence.w.w+fence.r.rw Never 0 1000
Time S+fence.w.w+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.w.w+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+fence.rw.w
"Fence.w.wdWW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+fence.rw.w Allowed
Histogram (3 states)
991   :>1:x5=0; x=1;
3     :>1:x5=1; x=1;
6     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=d26d2c3d457b198d4437ad4482d74efd
Cycle=Rfe Fence.rw.wdRW Wse Fence.w.wdWW
Relax S+fence.w.w+fence.rw.w No 
Safe=Rfe Wse Fence.w.wdWW Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe Fence.rw.wdRW Wse
Observation S+fence.w.w+fence.rw.w Never 0 1000
Time S+fence.w.w+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.w.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+fence.rw.rw
"Fence.w.wdWW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+fence.rw.rw Allowed
Histogram (3 states)
992   :>1:x5=0; x=1;
2     :>1:x5=1; x=1;
6     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=bd72aa5bd67cda5269aa745ed49d384a
Cycle=Rfe Fence.rw.rwdRW Wse Fence.w.wdWW
Relax S+fence.w.w+fence.rw.rw No 
Safe=Rfe Wse Fence.w.wdWW Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe Fence.rw.rwdRW Wse
Observation S+fence.w.w+fence.rw.rw Never 0 1000
Time S+fence.w.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.w.w+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+addr
"Fence.w.wdWW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence w,w   | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+addr Allowed
Histogram (3 states)
511   :>1:x5=0; x=1;
5     :>1:x5=1; x=1;
484   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=863513811d8213c8bd66fb6cbb3aadb0
Cycle=Rfe DpAddrdW Wse Fence.w.wdWW
Relax S+fence.w.w+addr No 
Safe=Rfe Wse Fence.w.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpAddrdW Wse
Observation S+fence.w.w+addr Never 0 1000
Time S+fence.w.w+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.w.w+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+data
"Fence.w.wdWW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 fence w,w   | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+data Allowed
Histogram (3 states)
509   :>1:x5=0; x=1;
1     :>1:x5=1; x=1;
490   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=858c6f6ebccab305aa248e49608551bd
Cycle=Rfe DpDatadW Wse Fence.w.wdWW
Relax S+fence.w.w+data No 
Safe=Rfe Wse Fence.w.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpDatadW Wse
Observation S+fence.w.w+data Never 0 1000
Time S+fence.w.w+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.w.w+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrl
"Fence.w.wdWW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrl Allowed
Histogram (3 states)
497   :>1:x5=0; x=1;
3     :>1:x5=1; x=1;
500   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=072308c93f8a8ff86af51d0f8ace464c
Cycle=Rfe DpCtrldW Wse Fence.w.wdWW
Relax S+fence.w.w+ctrl No 
Safe=Rfe Wse Fence.w.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrldW Wse
Observation S+fence.w.w+ctrl Never 0 1000
Time S+fence.w.w+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.w.w+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrlfencei
"Fence.w.wdWW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrlfencei Allowed
Histogram (3 states)
993   :>1:x5=0; x=1;
3     :>1:x5=1; x=1;
4     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=42db2ade12776c57ee95f444b0da55f3
Cycle=Rfe DpCtrlFenceIdW Wse Fence.w.wdWW
Relax S+fence.w.w+ctrlfencei No 
Safe=Rfe Wse Fence.w.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Wse
Observation S+fence.w.w+ctrlfencei Never 0 1000
Time S+fence.w.w+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.rw.w+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+fence.r.rw
"Fence.rw.wdWW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence r,rw  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+fence.r.rw Allowed
Histogram (3 states)
11    :>1:x5=0; 1:x7=0;
986   :>1:x5=0; 1:x7=1;
3     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=b0d737e4860b8b7c468910c388d38d23
Cycle=Rfe Fence.r.rwdRR Fre Fence.rw.wdWW
Relax MP+fence.rw.w+fence.r.rw No 
Safe=Rfe Fre Fence.r.rwdRR Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe Fence.r.rwdRR Fre
Observation MP+fence.rw.w+fence.r.rw Never 0 1000
Time MP+fence.rw.w+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.rw.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+fence.rw.rw
"Fence.rw.wdWW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+fence.rw.rw Allowed
Histogram (3 states)
19    :>1:x5=0; 1:x7=0;
978   :>1:x5=0; 1:x7=1;
3     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=b3425253394d1807750d7b8886406e62
Cycle=Rfe Fence.rw.rwdRR Fre Fence.rw.wdWW
Relax MP+fence.rw.w+fence.rw.rw No 
Safe=Rfe Fre Fence.rw.wdWW Fence.rw.rwdRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe Fence.rw.rwdRR Fre
Observation MP+fence.rw.w+fence.rw.rw Never 0 1000
Time MP+fence.rw.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.rw.w+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+addr
"Fence.rw.wdWW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,w  | xor x7,x5,x5  ;
 sw x5,0(x7) | add x10,x9,x7 ;
             | lw x8,0(x10)  ;

exists (1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+addr Allowed
Histogram (3 states)
718   :>1:x5=0; 1:x8=0;
279   :>1:x5=0; 1:x8=1;
3     :>1:x5=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0) is NOT validated
Hash=d9b73723945e52c6c48e72826f04b6ac
Cycle=Rfe DpAddrdR Fre Fence.rw.wdWW
Relax MP+fence.rw.w+addr No 
Safe=Rfe Fre Fence.rw.wdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpAddrdR Fre
Observation MP+fence.rw.w+addr Never 0 1000
Time MP+fence.rw.w+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.rw.w+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrlfencei
"Fence.rw.wdWW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | fence.i        ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+ctrlfencei Allowed
Histogram (3 states)
9     :>1:x5=0; 1:x7=0;
984   :>1:x5=0; 1:x7=1;
7     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=2800cc33af48a70b8bab055cbe4eb946
Cycle=Rfe DpCtrlFenceIdR Fre Fence.rw.wdWW
Relax MP+fence.rw.w+ctrlfencei No 
Safe=Rfe Fre Fence.rw.wdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdR Fre
Observation MP+fence.rw.w+ctrlfencei Never 0 1000
Time MP+fence.rw.w+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.w+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+fence.r.rw
"Fence.rw.wdWW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence r,rw  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+fence.r.rw Allowed
Histogram (3 states)
991   :>1:x5=0; x=1;
7     :>1:x5=1; x=1;
2     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=bea2731e144d6193c1fd5d693cd6a754
Cycle=Rfe Fence.r.rwdRW Wse Fence.rw.wdWW
Relax S+fence.rw.w+fence.r.rw No 
Safe=Rfe Wse Fence.r.rwdRW Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe Fence.r.rwdRW Wse
Observation S+fence.rw.w+fence.r.rw Never 0 1000
Time S+fence.rw.w+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.ws
"Fence.rw.wdWW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.ws Allowed
Histogram (3 states)
992   :>1:x5=0; x=1;
2     :>1:x5=1; x=1;
6     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=317dd0abece1161aa992d95de79127cb
Cycle=Rfe Fence.rw.wdRW Wse Fence.rw.wdWW
Relax S+fence.rw.ws No 
Safe=Rfe Wse Fence.rw.wdWW Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe Fence.rw.wdRW Wse
Observation S+fence.rw.ws Never 0 1000
Time S+fence.rw.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+fence.rw.rw
"Fence.rw.wdWW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+fence.rw.rw Allowed
Histogram (3 states)
991   :>1:x5=0; x=1;
4     :>1:x5=1; x=1;
5     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=0ab9e9f00907ad65498e3a7a597012e8
Cycle=Rfe Fence.rw.rwdRW Wse Fence.rw.wdWW
Relax S+fence.rw.w+fence.rw.rw No 
Safe=Rfe Wse Fence.rw.wdWW Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe Fence.rw.rwdRW Wse
Observation S+fence.rw.w+fence.rw.rw Never 0 1000
Time S+fence.rw.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.w+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+addr
"Fence.rw.wdWW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,w  | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+addr Allowed
Histogram (3 states)
501   :>1:x5=0; x=1;
4     :>1:x5=1; x=1;
495   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=df1310d45a6e74d989c39d3f120991dc
Cycle=Rfe DpAddrdW Wse Fence.rw.wdWW
Relax S+fence.rw.w+addr No 
Safe=Rfe Wse Fence.rw.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpAddrdW Wse
Observation S+fence.rw.w+addr Never 0 1000
Time S+fence.rw.w+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.w+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+data
"Fence.rw.wdWW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 fence rw,w  | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+data Allowed
Histogram (3 states)
522   :>1:x5=0; x=1;
4     :>1:x5=1; x=1;
474   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=5e5324f979d838c55b548f5e3fcd22ed
Cycle=Rfe DpDatadW Wse Fence.rw.wdWW
Relax S+fence.rw.w+data No 
Safe=Rfe Wse Fence.rw.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpDatadW Wse
Observation S+fence.rw.w+data Never 0 1000
Time S+fence.rw.w+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.w+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrl
"Fence.rw.wdWW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrl Allowed
Histogram (3 states)
514   :>1:x5=0; x=1;
4     :>1:x5=1; x=1;
482   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=34ab714ac78a0ebaa8428d8f238f4aea
Cycle=Rfe DpCtrldW Wse Fence.rw.wdWW
Relax S+fence.rw.w+ctrl No 
Safe=Rfe Wse Fence.rw.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrldW Wse
Observation S+fence.rw.w+ctrl Never 0 1000
Time S+fence.rw.w+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.w+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrlfencei
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrlfencei Allowed
Histogram (3 states)
991   :>1:x5=0; x=1;
2     :>1:x5=1; x=1;
7     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=d747c83e5ae1263ba62dda167ce8f7f4
Cycle=Rfe DpCtrlFenceIdW Wse Fence.rw.wdWW
Relax S+fence.rw.w+ctrlfencei No 
Safe=Rfe Wse Fence.rw.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Wse
Observation S+fence.rw.w+ctrlfencei Never 0 1000
Time S+fence.rw.w+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.ws
"Fence.rw.wdRW Rfe Fence.rw.wdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.ws Allowed
Histogram (3 states)
990   :>0:x5=0; 1:x5=0;
8     :>0:x5=1; 1:x5=0;
2     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=cd73d3b00a2ac278029981ec9f01df13
Cycle=Rfe Fence.rw.wdRW Rfe Fence.rw.wdRW
Relax LB+fence.rw.ws No 
Safe=Rfe Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe Fence.rw.wdRW Rfe
Observation LB+fence.rw.ws Never 0 1000
Time LB+fence.rw.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+fence.rw.rw
"Fence.rw.wdRW Rfe Fence.rw.rwdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.w+fence.rw.rw Allowed
Histogram (3 states)
991   :>0:x5=0; 1:x5=0;
6     :>0:x5=1; 1:x5=0;
3     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=0eecccd75e1d131bc797f08049d3e758
Cycle=Rfe Fence.rw.wdRW Rfe Fence.rw.rwdRW
Relax LB+fence.rw.w+fence.rw.rw No 
Safe=Rfe Fence.rw.wdRW Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe Fence.rw.rwdRW Rfe
Observation LB+fence.rw.w+fence.rw.rw Never 0 1000
Time LB+fence.rw.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.w+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+addr
"Fence.rw.wdRW Rfe DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 lw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,w  | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+addr Allowed
Histogram (3 states)
859   :>0:x5=0; 1:x5=0;
136   :>0:x5=1; 1:x5=0;
5     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=fadcd280f1b8dd0fb315e68e33719bbd
Cycle=Rfe Fence.rw.wdRW Rfe DpAddrdW
Relax LB+fence.rw.w+addr No 
Safe=Rfe Fence.rw.wdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpAddrdW Rfe
Observation LB+fence.rw.w+addr Never 0 1000
Time LB+fence.rw.w+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.w+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+data
"Fence.rw.wdRW Rfe DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 lw x5,0(x6) | lw x5,0(x6)  ;
 fence rw,w  | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+data Allowed
Histogram (3 states)
949   :>0:x5=0; 1:x5=0;
47    :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=879949fc86f20e81049941be2aa982cf
Cycle=Rfe Fence.rw.wdRW Rfe DpDatadW
Relax LB+fence.rw.w+data No 
Safe=Rfe Fence.rw.wdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpDatadW Rfe
Observation LB+fence.rw.w+data Never 0 1000
Time LB+fence.rw.w+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.w+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrl
"Fence.rw.wdRW Rfe DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrl Allowed
Histogram (3 states)
580   :>0:x5=0; 1:x5=0;
417   :>0:x5=1; 1:x5=0;
3     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=73e8cb81032979ed8d829851c0a15ec2
Cycle=Rfe Fence.rw.wdRW Rfe DpCtrldW
Relax LB+fence.rw.w+ctrl No 
Safe=Rfe Fence.rw.wdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrldW Rfe
Observation LB+fence.rw.w+ctrl Never 0 1000
Time LB+fence.rw.w+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.w+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrlfencei
"Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrlfencei Allowed
Histogram (3 states)
993   :>0:x5=0; 1:x5=0;
3     :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=9be38f81bab859b6b390002b6e718a7b
Cycle=Rfe Fence.rw.wdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.w+ctrlfencei No 
Safe=Rfe Fence.rw.wdRW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfe
Observation LB+fence.rw.w+ctrlfencei Never 0 1000
Time LB+fence.rw.w+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.rw.rw+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+fence.r.rw
"Fence.rw.rwdWW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence r,rw  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+fence.r.rw Allowed
Histogram (3 states)
9     :>1:x5=0; 1:x7=0;
984   :>1:x5=0; 1:x7=1;
7     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=29369d6773f31c77e9f306f04651f383
Cycle=Rfe Fence.r.rwdRR Fre Fence.rw.rwdWW
Relax MP+fence.rw.rw+fence.r.rw No 
Safe=Rfe Fre Fence.r.rwdRR Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Fence.r.rwdRR Fre
Observation MP+fence.rw.rw+fence.r.rw Never 0 1000
Time MP+fence.rw.rw+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rws
"Fence.rw.rwdWW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rws Allowed
Histogram (3 states)
12    :>1:x5=0; 1:x7=0;
984   :>1:x5=0; 1:x7=1;
4     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=4a9e26ee034419767456a3260244be69
Cycle=Rfe Fence.rw.rwdRR Fre Fence.rw.rwdWW
Relax MP+fence.rw.rws No 
Safe=Rfe Fre Fence.rw.rwdWW Fence.rw.rwdRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Fence.rw.rwdRR Fre
Observation MP+fence.rw.rws Never 0 1000
Time MP+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.rw.rw+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr
"Fence.rw.rwdWW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,rw | xor x7,x5,x5  ;
 sw x5,0(x7) | add x10,x9,x7 ;
             | lw x8,0(x10)  ;

exists (1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+addr Allowed
Histogram (3 states)
865   :>1:x5=0; 1:x8=0;
131   :>1:x5=0; 1:x8=1;
4     :>1:x5=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0) is NOT validated
Hash=b42123eb1297700758f722406645ac3a
Cycle=Rfe DpAddrdR Fre Fence.rw.rwdWW
Relax MP+fence.rw.rw+addr No 
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdR Fre
Observation MP+fence.rw.rw+addr Never 0 1000
Time MP+fence.rw.rw+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/MP+fence.rw.rw+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrlfencei
"Fence.rw.rwdWW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | fence.i        ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrlfencei Allowed
Histogram (3 states)
14    :>1:x5=0; 1:x7=0;
981   :>1:x5=0; 1:x7=1;
5     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=b9e13eebe536de83886f9b3fcf5aae87
Cycle=Rfe DpCtrlFenceIdR Fre Fence.rw.rwdWW
Relax MP+fence.rw.rw+ctrlfencei No 
Safe=Rfe Fre Fence.rw.rwdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdR Fre
Observation MP+fence.rw.rw+ctrlfencei Never 0 1000
Time MP+fence.rw.rw+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.rw+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+fence.r.rw
"Fence.rw.rwdWW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence r,rw  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+fence.r.rw Allowed
Histogram (3 states)
993   :>1:x5=0; x=1;
4     :>1:x5=1; x=1;
3     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=b306f2f767ed58e8d60625a345afa1d9
Cycle=Rfe Fence.r.rwdRW Wse Fence.rw.rwdWW
Relax S+fence.rw.rw+fence.r.rw No 
Safe=Rfe Wse Fence.r.rwdRW Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe Fence.r.rwdRW Wse
Observation S+fence.rw.rw+fence.r.rw Never 0 1000
Time S+fence.rw.rw+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.rw+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+fence.rw.w
"Fence.rw.rwdWW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+fence.rw.w Allowed
Histogram (3 states)
991   :>1:x5=0; x=1;
3     :>1:x5=1; x=1;
6     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=6bb7a5b9dc755ea5c56a24e6a3d2d807
Cycle=Rfe Fence.rw.wdRW Wse Fence.rw.rwdWW
Relax S+fence.rw.rw+fence.rw.w No 
Safe=Rfe Wse Fence.rw.wdRW Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe Fence.rw.wdRW Wse
Observation S+fence.rw.rw+fence.rw.w Never 0 1000
Time S+fence.rw.rw+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rws
"Fence.rw.rwdWW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rws Allowed
Histogram (3 states)
989   :>1:x5=0; x=1;
6     :>1:x5=1; x=1;
5     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=94ffc474b77207db46e75095917a6eed
Cycle=Rfe Fence.rw.rwdRW Wse Fence.rw.rwdWW
Relax S+fence.rw.rws No 
Safe=Rfe Wse Fence.rw.rwdWW Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe Fence.rw.rwdRW Wse
Observation S+fence.rw.rws Never 0 1000
Time S+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.rw+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr
"Fence.rw.rwdWW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,rw | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr Allowed
Histogram (3 states)
506   :>1:x5=0; x=1;
5     :>1:x5=1; x=1;
489   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=8fa79ffadac99ab2b31208cb4616d4be
Cycle=Rfe DpAddrdW Wse Fence.rw.rwdWW
Relax S+fence.rw.rw+addr No 
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdW Wse
Observation S+fence.rw.rw+addr Never 0 1000
Time S+fence.rw.rw+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.rw+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+data
"Fence.rw.rwdWW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 fence rw,rw | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+data Allowed
Histogram (3 states)
496   :>1:x5=0; x=1;
3     :>1:x5=1; x=1;
501   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=2a85d3bd2a8149549ffcf99a97742102
Cycle=Rfe DpDatadW Wse Fence.rw.rwdWW
Relax S+fence.rw.rw+data No 
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpDatadW Wse
Observation S+fence.rw.rw+data Never 0 1000
Time S+fence.rw.rw+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.rw+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl
"Fence.rw.rwdWW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl Allowed
Histogram (3 states)
476   :>1:x5=0; x=1;
5     :>1:x5=1; x=1;
519   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=0ad16b5e23bcdc850d579974a1bdacc1
Cycle=Rfe DpCtrldW Wse Fence.rw.rwdWW
Relax S+fence.rw.rw+ctrl No 
Safe=Rfe Wse Fence.rw.rwdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldW Wse
Observation S+fence.rw.rw+ctrl Never 0 1000
Time S+fence.rw.rw+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/S+fence.rw.rw+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrlfencei
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrlfencei Allowed
Histogram (3 states)
989   :>1:x5=0; x=1;
5     :>1:x5=1; x=1;
6     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=a1e0dc8bceaeea7358c9517d4d82c9fc
Cycle=Rfe DpCtrlFenceIdW Wse Fence.rw.rwdWW
Relax S+fence.rw.rw+ctrlfencei No 
Safe=Rfe Wse Fence.rw.rwdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Wse
Observation S+fence.rw.rw+ctrlfencei Never 0 1000
Time S+fence.rw.rw+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rws
"Fence.rw.rwdRW Rfe Fence.rw.rwdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rws Allowed
Histogram (3 states)
990   :>0:x5=0; 1:x5=0;
7     :>0:x5=1; 1:x5=0;
3     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=4724bbc714dd6ca0c74e229f1ec04504
Cycle=Rfe Fence.rw.rwdRW Rfe Fence.rw.rwdRW
Relax LB+fence.rw.rws No 
Safe=Rfe Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe Fence.rw.rwdRW Rfe
Observation LB+fence.rw.rws Never 0 1000
Time LB+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.rw+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr
"Fence.rw.rwdRW Rfe DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 lw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,rw | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr Allowed
Histogram (3 states)
830   :>0:x5=0; 1:x5=0;
166   :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=aa51998aac255331c120c7d8d76a166b
Cycle=Rfe Fence.rw.rwdRW Rfe DpAddrdW
Relax LB+fence.rw.rw+addr No 
Safe=Rfe Fence.rw.rwdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdW Rfe
Observation LB+fence.rw.rw+addr Never 0 1000
Time LB+fence.rw.rw+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.rw+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+data
"Fence.rw.rwdRW Rfe DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 lw x5,0(x6) | lw x5,0(x6)  ;
 fence rw,rw | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+data Allowed
Histogram (3 states)
916   :>0:x5=0; 1:x5=0;
79    :>0:x5=1; 1:x5=0;
5     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=75ba623a5bb084b194b0f5ffa7ee44f0
Cycle=Rfe Fence.rw.rwdRW Rfe DpDatadW
Relax LB+fence.rw.rw+data No 
Safe=Rfe Fence.rw.rwdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpDatadW Rfe
Observation LB+fence.rw.rw+data Never 0 1000
Time LB+fence.rw.rw+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.rw+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl
"Fence.rw.rwdRW Rfe DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl Allowed
Histogram (3 states)
689   :>0:x5=0; 1:x5=0;
307   :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=c309ae8d323597892145e386c530454c
Cycle=Rfe Fence.rw.rwdRW Rfe DpCtrldW
Relax LB+fence.rw.rw+ctrl No 
Safe=Rfe Fence.rw.rwdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldW Rfe
Observation LB+fence.rw.rw+ctrl Never 0 1000
Time LB+fence.rw.rw+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+fence.rw.rw+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrlfencei
"Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrlfencei Allowed
Histogram (3 states)
990   :>0:x5=0; 1:x5=0;
5     :>0:x5=1; 1:x5=0;
5     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=9e5e771dd75d53c4404df26ca20f8035
Cycle=Rfe Fence.rw.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.rw+ctrlfencei No 
Safe=Rfe Fence.rw.rwdRW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfe
Observation LB+fence.rw.rw+ctrlfencei Never 0 1000
Time LB+fence.rw.rw+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addrs
"DpAddrdW Rfe DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0            | P1            ;
 lw x5,0(x6)   | lw x5,0(x6)   ;
 xor x7,x5,x5  | xor x7,x5,x5  ;
 add x10,x9,x7 | add x10,x9,x7 ;
 sw x8,0(x10)  | sw x8,0(x10)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addrs Allowed
Histogram (3 states)
932   :>0:x5=0; 1:x5=0;
53    :>0:x5=1; 1:x5=0;
15    :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=479e53d8526e29d942a4442c2e836b41
Cycle=Rfe DpAddrdW Rfe DpAddrdW
Relax LB+addrs No 
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Rfe
Observation LB+addrs Never 0 1000
Time LB+addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+addr+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+data
"DpAddrdW Rfe DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0            | P1           ;
 lw x5,0(x6)   | lw x5,0(x6)  ;
 xor x7,x5,x5  | xor x7,x5,x5 ;
 add x10,x9,x7 | ori x7,x7,1  ;
 sw x8,0(x10)  | sw x7,0(x8)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+addr+data Allowed
Histogram (3 states)
714   :>0:x5=0; 1:x5=0;
193   :>0:x5=1; 1:x5=0;
93    :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=f4a4d6a55b57fc7521468920404a06e4
Cycle=Rfe DpAddrdW Rfe DpDatadW
Relax LB+addr+data No 
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Rfe
Observation LB+addr+data Never 0 1000
Time LB+addr+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+addr+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl
"DpAddrdW Rfe DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 add x10,x9,x7 | LC00:          ;
 sw x8,0(x10)  | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+addr+ctrl Allowed
Histogram (3 states)
696   :>0:x5=0; 1:x5=0;
251   :>0:x5=1; 1:x5=0;
53    :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=32c7fefc766a67b04e3027d725dfc670
Cycle=Rfe DpAddrdW Rfe DpCtrldW
Relax LB+addr+ctrl No 
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldW Rfe
Observation LB+addr+ctrl Never 0 1000
Time LB+addr+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+addr+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrlfencei
"DpAddrdW Rfe DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 add x10,x9,x7 | LC00:          ;
 sw x8,0(x10)  | fence.i        ;
               | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrlfencei Allowed
Histogram (3 states)
664   :>0:x5=0; 1:x5=0;
2     :>0:x5=1; 1:x5=0;
334   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=3bdab85dd08e1110199df391458496fd
Cycle=Rfe DpAddrdW Rfe DpCtrlFenceIdW
Relax LB+addr+ctrlfencei No 
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrlFenceIdW Rfe
Observation LB+addr+ctrlfencei Never 0 1000
Time LB+addr+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+datas.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+datas
"DpDatadW Rfe DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0           | P1           ;
 lw x5,0(x6)  | lw x5,0(x6)  ;
 xor x7,x5,x5 | xor x7,x5,x5 ;
 ori x7,x7,1  | ori x7,x7,1  ;
 sw x7,0(x8)  | sw x7,0(x8)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+datas Allowed
Histogram (3 states)
726   :>0:x5=0; 1:x5=0;
118   :>0:x5=1; 1:x5=0;
156   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=4b6dbad1e20829e00bf8e46c27feadfe
Cycle=Rfe DpDatadW Rfe DpDatadW
Relax LB+datas No 
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpDatadW Rfe
Observation LB+datas Never 0 1000
Time LB+datas 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+data+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl
"DpDatadW Rfe DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | bne x5,x0,LC00 ;
 ori x7,x7,1  | LC00:          ;
 sw x7,0(x8)  | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+data+ctrl Allowed
Histogram (3 states)
629   :>0:x5=0; 1:x5=0;
276   :>0:x5=1; 1:x5=0;
95    :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=f319139e65ee926e2eb9e6f6ab312b5c
Cycle=Rfe DpDatadW Rfe DpCtrldW
Relax LB+data+ctrl No 
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldW Rfe
Observation LB+data+ctrl Never 0 1000
Time LB+data+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+data+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrlfencei
"DpDatadW Rfe DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | bne x5,x0,LC00 ;
 ori x7,x7,1  | LC00:          ;
 sw x7,0(x8)  | fence.i        ;
              | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrlfencei Allowed
Histogram (3 states)
718   :>0:x5=0; 1:x5=0;
4     :>0:x5=1; 1:x5=0;
278   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=7e5f9c524f0e5b5f537aa9d83732fde3
Cycle=Rfe DpDatadW Rfe DpCtrlFenceIdW
Relax LB+data+ctrlfencei No 
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrlFenceIdW Rfe
Observation LB+data+ctrlfencei Never 0 1000
Time LB+data+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+ctrls.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrls
"DpCtrldW Rfe DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrls Allowed
Histogram (3 states)
564   :>0:x5=0; 1:x5=0;
303   :>0:x5=1; 1:x5=0;
133   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=20c875e5681b8274552ee7e89b11bd27
Cycle=Rfe DpCtrldW Rfe DpCtrldW
Relax LB+ctrls No 
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldW Rfe
Observation LB+ctrls Never 0 1000
Time LB+ctrls 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+ctrl+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrlfencei
"DpCtrldW Rfe DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
                | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrlfencei Allowed
Histogram (3 states)
674   :>0:x5=0; 1:x5=0;
6     :>0:x5=1; 1:x5=0;
320   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=3b790a934ba96d418c7611ff6da1fdc1
Cycle=Rfe DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrl+ctrlfencei No 
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrlFenceIdW Rfe
Observation LB+ctrl+ctrlfencei Never 0 1000
Time LB+ctrl+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/LB+ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfenceis
"DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfenceis Allowed
Histogram (3 states)
993   :>0:x5=0; 1:x5=0;
2     :>0:x5=1; 1:x5=0;
5     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=850f37e015150c0a8258f833cd052311
Cycle=Rfe DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfenceis No 
Safe=Rfe DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfe
Observation LB+ctrlfenceis Never 0 1000
Time LB+ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/SB+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rws
"Fence.rw.rwdWR Fre Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rws Allowed
Histogram (3 states)
10    :>0:x7=1; 1:x7=0;
9     :>0:x7=0; 1:x7=1;
981   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=aa9bc0b78dcbf8fc7bfb4591f327e832
Cycle=Fre Fence.rw.rwdWR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rws No 
Safe=Fre Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Fence.rw.rwdWR Fre
Observation SB+fence.rw.rws Never 0 1000
Time SB+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/R+fence.w.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+fence.rw.rw
"Fence.w.wdWW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+fence.rw.rw Allowed
Histogram (3 states)
8     :>1:x7=0; y=1;
987   :>1:x7=1; y=1;
5     :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=4db8e8b6121dd484c97e3bb4009379a6
Cycle=Fre Fence.w.wdWW Wse Fence.rw.rwdWR
Relax R+fence.w.w+fence.rw.rw No 
Safe=Fre Wse Fence.w.wdWW Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Fence.rw.rwdWR Fre
Observation R+fence.w.w+fence.rw.rw Never 0 1000
Time R+fence.w.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/R+fence.rw.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+fence.rw.rw
"Fence.rw.wdWW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+fence.rw.rw Allowed
Histogram (3 states)
6     :>1:x7=0; y=1;
989   :>1:x7=1; y=1;
5     :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=d5b7f4cbd9296d496e5e3c45eeecbee6
Cycle=Fre Fence.rw.wdWW Wse Fence.rw.rwdWR
Relax R+fence.rw.w+fence.rw.rw No 
Safe=Fre Wse Fence.rw.wdWW Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Fence.rw.rwdWR Fre
Observation R+fence.rw.w+fence.rw.rw Never 0 1000
Time R+fence.rw.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/R+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rws
"Fence.rw.rwdWW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rws Allowed
Histogram (3 states)
4     :>1:x7=0; y=1;
991   :>1:x7=1; y=1;
5     :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=0fa9ecc913dd7df15bbcf80a989e70b5
Cycle=Fre Fence.rw.rwdWW Wse Fence.rw.rwdWR
Relax R+fence.rw.rws No 
Safe=Fre Wse Fence.rw.rwdWW Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Fence.rw.rwdWR Fre
Observation R+fence.rw.rws Never 0 1000
Time R+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/2+2W+fence.w.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.w.ws
"Fence.w.wdWW Wse Fence.w.wdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence w,w   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test 2+2W+fence.w.ws Allowed
Histogram (3 states)
991   :>x=1; y=1;
5     :>x=2; y=1;
4     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=f4bf248a15db4efcebc85e620b86e746
Cycle=Wse Fence.w.wdWW Wse Fence.w.wdWW
Relax 2+2W+fence.w.ws No 
Safe=Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.w.wdWW Wse Fence.w.wdWW Wse
Observation 2+2W+fence.w.ws Never 0 1000
Time 2+2W+fence.w.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/2+2W+fence.w.w+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.w.w+fence.rw.w
"Fence.w.wdWW Wse Fence.rw.wdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test 2+2W+fence.w.w+fence.rw.w Allowed
Histogram (3 states)
992   :>x=1; y=1;
5     :>x=2; y=1;
3     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=c55f9cdaee31b191e676bd43163a9278
Cycle=Wse Fence.w.wdWW Wse Fence.rw.wdWW
Relax 2+2W+fence.w.w+fence.rw.w No 
Safe=Wse Fence.w.wdWW Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.w.wdWW Wse Fence.rw.wdWW Wse
Observation 2+2W+fence.w.w+fence.rw.w Never 0 1000
Time 2+2W+fence.w.w+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/2+2W+fence.w.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.w.w+fence.rw.rw
"Fence.w.wdWW Wse Fence.rw.rwdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test 2+2W+fence.w.w+fence.rw.rw Allowed
Histogram (3 states)
992   :>x=1; y=1;
2     :>x=2; y=1;
6     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=822ae2dd751f10e0877ac3ade5837c1d
Cycle=Wse Fence.w.wdWW Wse Fence.rw.rwdWW
Relax 2+2W+fence.w.w+fence.rw.rw No 
Safe=Wse Fence.w.wdWW Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.w.wdWW Wse Fence.rw.rwdWW Wse
Observation 2+2W+fence.w.w+fence.rw.rw Never 0 1000
Time 2+2W+fence.w.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/2+2W+fence.rw.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.ws
"Fence.rw.wdWW Wse Fence.rw.wdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test 2+2W+fence.rw.ws Allowed
Histogram (3 states)
993   :>x=1; y=1;
2     :>x=2; y=1;
5     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=6d18e1ebd03210dd65ed86dc1c3d2ad9
Cycle=Wse Fence.rw.wdWW Wse Fence.rw.wdWW
Relax 2+2W+fence.rw.ws No 
Safe=Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.wdWW Wse Fence.rw.wdWW Wse
Observation 2+2W+fence.rw.ws Never 0 1000
Time 2+2W+fence.rw.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/2+2W+fence.rw.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.w+fence.rw.rw
"Fence.rw.wdWW Wse Fence.rw.rwdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test 2+2W+fence.rw.w+fence.rw.rw Allowed
Histogram (3 states)
989   :>x=1; y=1;
10    :>x=2; y=1;
1     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=a42057fc08f1cff425621ec6c32c1baf
Cycle=Wse Fence.rw.wdWW Wse Fence.rw.rwdWW
Relax 2+2W+fence.rw.w+fence.rw.rw No 
Safe=Wse Fence.rw.wdWW Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.wdWW Wse Fence.rw.rwdWW Wse
Observation 2+2W+fence.rw.w+fence.rw.rw Never 0 1000
Time 2+2W+fence.rw.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/SAFE/2+2W+fence.rw.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rws
"Fence.rw.rwdWW Wse Fence.rw.rwdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test 2+2W+fence.rw.rws Allowed
Histogram (3 states)
993   :>x=1; y=1;
5     :>x=2; y=1;
2     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=27f8f5fc72384aa640b218d931fa73d7
Cycle=Wse Fence.rw.rwdWW Wse Fence.rw.rwdWW
Relax 2+2W+fence.rw.rws No 
Safe=Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwdWW Wse Fence.rw.rwdWW Wse
Observation 2+2W+fence.rw.rws Never 0 1000
Time 2+2W+fence.rw.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/DpCtrldR/MP+fence.w.w+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrl
"Fence.w.wdWW Rfe DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+ctrl Allowed
Histogram (3 states)
987   :>1:x5=0; 1:x7=0;
9     :>1:x5=0; 1:x7=1;
4     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=074b0661d6e4354c405a16b21559e55f
Cycle=Rfe DpCtrldR Fre Fence.w.wdWW
Relax MP+fence.w.w+ctrl No DpCtrldR
Safe=Rfe Fre Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrldR Fre
Observation MP+fence.w.w+ctrl Never 0 1000
Time MP+fence.w.w+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/DpCtrldR/MP+fence.rw.w+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrl
"Fence.rw.wdWW Rfe DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+ctrl Allowed
Histogram (3 states)
989   :>1:x5=0; 1:x7=0;
7     :>1:x5=0; 1:x7=1;
4     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=490eb29bea931c588d80bcdb1e1060b7
Cycle=Rfe DpCtrldR Fre Fence.rw.wdWW
Relax MP+fence.rw.w+ctrl No DpCtrldR
Safe=Rfe Fre Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrldR Fre
Observation MP+fence.rw.w+ctrl Never 0 1000
Time MP+fence.rw.w+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/DpCtrldR/MP+fence.rw.rw+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl
"Fence.rw.rwdWW Rfe DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrl Allowed
Histogram (3 states)
985   :>1:x5=0; 1:x7=0;
9     :>1:x5=0; 1:x7=1;
6     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=51ecc10877d4b4f57d8b431de41bd8b2
Cycle=Rfe DpCtrldR Fre Fence.rw.rwdWW
Relax MP+fence.rw.rw+ctrl No DpCtrldR
Safe=Rfe Fre Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldR Fre
Observation MP+fence.rw.rw+ctrl Never 0 1000
Time MP+fence.rw.rw+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRR/MP+fence.w.w+fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+fence.i
"Fence.w.wdWW Rfe Fence.idRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence.i     ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+fence.i Allowed
Histogram (3 states)
8     :>1:x5=0; 1:x7=0;
986   :>1:x5=0; 1:x7=1;
6     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=e69923253810458c1cd050d566bf020f
Cycle=Rfe Fence.idRR Fre Fence.w.wdWW
Relax MP+fence.w.w+fence.i No Fence.idRR
Safe=Rfe Fre Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe Fence.idRR Fre
Observation MP+fence.w.w+fence.i Never 0 1000
Time MP+fence.w.w+fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRR/MP+fence.rw.w+fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+fence.i
"Fence.rw.wdWW Rfe Fence.idRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence.i     ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+fence.i Allowed
Histogram (3 states)
17    :>1:x5=0; 1:x7=0;
978   :>1:x5=0; 1:x7=1;
5     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=89e47ef264b897e9bd6a971c823b2546
Cycle=Rfe Fence.idRR Fre Fence.rw.wdWW
Relax MP+fence.rw.w+fence.i No Fence.idRR
Safe=Rfe Fre Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe Fence.idRR Fre
Observation MP+fence.rw.w+fence.i Never 0 1000
Time MP+fence.rw.w+fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRR/MP+fence.rw.rw+fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+fence.i
"Fence.rw.rwdWW Rfe Fence.idRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence.i     ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+fence.i Allowed
Histogram (3 states)
26    :>1:x5=0; 1:x7=0;
967   :>1:x5=0; 1:x7=1;
7     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=a68354e79da0e77df239bd6770669e07
Cycle=Rfe Fence.idRR Fre Fence.rw.rwdWW
Relax MP+fence.rw.rw+fence.i No Fence.idRR
Safe=Rfe Fre Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Fence.idRR Fre
Observation MP+fence.rw.rw+fence.i Never 0 1000
Time MP+fence.rw.rw+fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/LB+fence.is.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.is
"Fence.idRW Rfe Fence.idRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence.i     | fence.i     ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
Test LB+fence.is Allowed
Histogram (3 states)
992   :>0:x5=0; 1:x5=0;
4     :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=fb7761ac9d4b091089d71da5ce51c44a
Cycle=Rfe Fence.idRW Rfe Fence.idRW
Relax LB+fence.is No Fence.idRW
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.idRW Rfe Fence.idRW Rfe
Observation LB+fence.is Never 0 1000
Time LB+fence.is 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/LB+fence.i+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.i+fence.r.rw
"Fence.idRW Rfe Fence.r.rwdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence.i     | fence r,rw  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.i+fence.r.rw Allowed
Histogram (3 states)
993   :>0:x5=0; 1:x5=0;
1     :>0:x5=1; 1:x5=0;
6     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=357e507241f5fa450089b707366c74f3
Cycle=Rfe Fence.idRW Rfe Fence.r.rwdRW
Relax LB+fence.i+fence.r.rw No Fence.idRW
Safe=Rfe Fence.r.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.idRW Rfe Fence.r.rwdRW Rfe
Observation LB+fence.i+fence.r.rw Never 0 1000
Time LB+fence.i+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/S+fence.w.w+fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+fence.i
"Fence.w.wdWW Rfe Fence.idRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence.i     ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+fence.i Allowed
Histogram (3 states)
993   :>1:x5=0; x=1;
2     :>1:x5=1; x=1;
5     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=e690e0ae158daaf08c7e93ef32f1d12a
Cycle=Rfe Fence.idRW Wse Fence.w.wdWW
Relax S+fence.w.w+fence.i No Fence.idRW
Safe=Rfe Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe Fence.idRW Wse
Observation S+fence.w.w+fence.i Never 0 1000
Time S+fence.w.w+fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/S+fence.rw.w+fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+fence.i
"Fence.rw.wdWW Rfe Fence.idRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence.i     ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+fence.i Allowed
Histogram (3 states)
990   :>1:x5=0; x=1;
4     :>1:x5=1; x=1;
6     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=4edc5e1965b88fa16bfe0232aab066ba
Cycle=Rfe Fence.idRW Wse Fence.rw.wdWW
Relax S+fence.rw.w+fence.i No Fence.idRW
Safe=Rfe Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe Fence.idRW Wse
Observation S+fence.rw.w+fence.i Never 0 1000
Time S+fence.rw.w+fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/LB+fence.i+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.i+fence.rw.w
"Fence.idRW Rfe Fence.rw.wdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence.i     | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.i+fence.rw.w Allowed
Histogram (3 states)
992   :>0:x5=0; 1:x5=0;
4     :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=6271a2eeda708eecef559a49f7bac7bb
Cycle=Rfe Fence.idRW Rfe Fence.rw.wdRW
Relax LB+fence.i+fence.rw.w No Fence.idRW
Safe=Rfe Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.idRW Rfe Fence.rw.wdRW Rfe
Observation LB+fence.i+fence.rw.w Never 0 1000
Time LB+fence.i+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/S+fence.rw.rw+fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+fence.i
"Fence.rw.rwdWW Rfe Fence.idRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence.i     ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+fence.i Allowed
Histogram (3 states)
991   :>1:x5=0; x=1;
4     :>1:x5=1; x=1;
5     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=996e68cb6f4466b29ff2eaa695b0500d
Cycle=Rfe Fence.idRW Wse Fence.rw.rwdWW
Relax S+fence.rw.rw+fence.i No Fence.idRW
Safe=Rfe Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe Fence.idRW Wse
Observation S+fence.rw.rw+fence.i Never 0 1000
Time S+fence.rw.rw+fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/LB+fence.i+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.i+fence.rw.rw
"Fence.idRW Rfe Fence.rw.rwdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence.i     | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.i+fence.rw.rw Allowed
Histogram (3 states)
992   :>0:x5=0; 1:x5=0;
3     :>0:x5=1; 1:x5=0;
5     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=d89a2d90623f5bd41f0921935f3351f7
Cycle=Rfe Fence.idRW Rfe Fence.rw.rwdRW
Relax LB+fence.i+fence.rw.rw No Fence.idRW
Safe=Rfe Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.idRW Rfe Fence.rw.rwdRW Rfe
Observation LB+fence.i+fence.rw.rw Never 0 1000
Time LB+fence.i+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/LB+fence.i+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.i+addr
"Fence.idRW Rfe DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 lw x5,0(x6) | lw x5,0(x6)   ;
 fence.i     | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
Test LB+fence.i+addr Allowed
Histogram (3 states)
743   :>0:x5=0; 1:x5=0;
253   :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=6083598eabeaf0587faab6699d84fe24
Cycle=Rfe Fence.idRW Rfe DpAddrdW
Relax LB+fence.i+addr No Fence.idRW
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.idRW Rfe DpAddrdW Rfe
Observation LB+fence.i+addr Never 0 1000
Time LB+fence.i+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/LB+fence.i+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.i+data
"Fence.idRW Rfe DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 lw x5,0(x6) | lw x5,0(x6)  ;
 fence.i     | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
Test LB+fence.i+data Allowed
Histogram (3 states)
887   :>0:x5=0; 1:x5=0;
110   :>0:x5=1; 1:x5=0;
3     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=9fc3348f584172d2bebd3a68281581b4
Cycle=Rfe Fence.idRW Rfe DpDatadW
Relax LB+fence.i+data No Fence.idRW
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.idRW Rfe DpDatadW Rfe
Observation LB+fence.i+data Never 0 1000
Time LB+fence.i+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/LB+fence.i+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.i+ctrl
"Fence.idRW Rfe DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence.i     | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
Test LB+fence.i+ctrl Allowed
Histogram (3 states)
705   :>0:x5=0; 1:x5=0;
289   :>0:x5=1; 1:x5=0;
6     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=9a19b3ea17938448e76133fdf09db559
Cycle=Rfe Fence.idRW Rfe DpCtrldW
Relax LB+fence.i+ctrl No Fence.idRW
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.idRW Rfe DpCtrldW Rfe
Observation LB+fence.i+ctrl Never 0 1000
Time LB+fence.i+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idRW/LB+fence.i+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.i+ctrlfencei
"Fence.idRW Rfe DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence.i     | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence.i
	sw s2,0(a4)
Test LB+fence.i+ctrlfencei Allowed
Histogram (3 states)
990   :>0:x5=0; 1:x5=0;
5     :>0:x5=1; 1:x5=0;
5     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=b1343538b383bf2f0caae7dfb24631f4
Cycle=Rfe Fence.idRW Rfe DpCtrlFenceIdW
Relax LB+fence.i+ctrlfencei No Fence.idRW
Safe=Rfe DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.idRW Rfe DpCtrlFenceIdW Rfe
Observation LB+fence.i+ctrlfencei Never 0 1000
Time LB+fence.i+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWR/SB+fence.is.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.is
"Fence.idWR Fre Fence.idWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.i     | fence.i     ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence.i
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence.i
	lw a3,0(a4)
Test SB+fence.is Allowed
Histogram (3 states)
10    :>0:x7=1; 1:x7=0;
6     :>0:x7=0; 1:x7=1;
984   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=2588de971438b5b24ebff6007c7b51a7
Cycle=Fre Fence.idWR Fre Fence.idWR
Relax SB+fence.is No Fence.idWR
Safe=Fre
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.idWR Fre Fence.idWR Fre
Observation SB+fence.is Never 0 1000
Time SB+fence.is 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWR/SB+fence.i+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.i+fence.rw.rw
"Fence.idWR Fre Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.i     | fence rw,rw ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence.i
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.i+fence.rw.rw Allowed
Histogram (3 states)
8     :>0:x7=1; 1:x7=0;
5     :>0:x7=0; 1:x7=1;
987   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=d063defd7d9ceafa8d82fb9a11cb3506
Cycle=Fre Fence.idWR Fre Fence.rw.rwdWR
Relax SB+fence.i+fence.rw.rw No Fence.idWR
Safe=Fre Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.idWR Fre Fence.rw.rwdWR Fre
Observation SB+fence.i+fence.rw.rw Never 0 1000
Time SB+fence.i+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWR/R+fence.w.w+fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+fence.i
"Fence.w.wdWW Wse Fence.idWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence.i     ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+fence.i Allowed
Histogram (3 states)
9     :>1:x7=0; y=1;
990   :>1:x7=1; y=1;
1     :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=f3788efe8ca399a309d00628481ecf85
Cycle=Fre Fence.w.wdWW Wse Fence.idWR
Relax R+fence.w.w+fence.i No Fence.idWR
Safe=Fre Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Fence.idWR Fre
Observation R+fence.w.w+fence.i Never 0 1000
Time R+fence.w.w+fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWR/R+fence.rw.w+fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+fence.i
"Fence.rw.wdWW Wse Fence.idWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | fence.i     ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+fence.i Allowed
Histogram (3 states)
9     :>1:x7=0; y=1;
986   :>1:x7=1; y=1;
5     :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=d51df8d7e1f7d75fffe9b9e2f97262ef
Cycle=Fre Fence.rw.wdWW Wse Fence.idWR
Relax R+fence.rw.w+fence.i No Fence.idWR
Safe=Fre Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Fence.idWR Fre
Observation R+fence.rw.w+fence.i Never 0 1000
Time R+fence.rw.w+fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWR/R+fence.rw.rw+fence.i.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+fence.i
"Fence.rw.rwdWW Wse Fence.idWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence.i     ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+fence.i Allowed
Histogram (3 states)
4     :>1:x7=0; y=1;
990   :>1:x7=1; y=1;
6     :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=f729afcaadcbfb7aa5c465e7542019db
Cycle=Fre Fence.rw.rwdWW Wse Fence.idWR
Relax R+fence.rw.rw+fence.i No Fence.idWR
Safe=Fre Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Fence.idWR Fre
Observation R+fence.rw.rw+fence.i Never 0 1000
Time R+fence.rw.rw+fence.i 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/MP+fence.i+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.i+fence.r.rw
"Fence.idWW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence.i     | fence r,rw  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s3,0(a4)
Test MP+fence.i+fence.r.rw Allowed
Histogram (3 states)
13    :>1:x5=0; 1:x7=0;
982   :>1:x5=0; 1:x7=1;
5     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=1053e918289a6b15d21bae26b00dbaf7
Cycle=Rfe Fence.r.rwdRR Fre Fence.idWW
Relax MP+fence.i+fence.r.rw No Fence.idWW
Safe=Rfe Fre Fence.r.rwdRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.idWW Rfe Fence.r.rwdRR Fre
Observation MP+fence.i+fence.r.rw Never 0 1000
Time MP+fence.i+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/R+fence.i+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.i+fence.rw.rw
"Fence.idWW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.i     | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s3,0(a4)
Test R+fence.i+fence.rw.rw Allowed
Histogram (3 states)
10    :>1:x7=0; y=1;
987   :>1:x7=1; y=1;
3     :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=1eb954ec27b1323217bbb0ed41274396
Cycle=Fre Fence.idWW Wse Fence.rw.rwdWR
Relax R+fence.i+fence.rw.rw No Fence.idWW
Safe=Fre Wse Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.idWW Wse Fence.rw.rwdWR Fre
Observation R+fence.i+fence.rw.rw Never 0 1000
Time R+fence.i+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/MP+fence.i+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.i+fence.rw.rw
"Fence.idWW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence.i     | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s3,0(a4)
Test MP+fence.i+fence.rw.rw Allowed
Histogram (3 states)
25    :>1:x5=0; 1:x7=0;
972   :>1:x5=0; 1:x7=1;
3     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=34231dff6df70e986496a85eeb5bdbb4
Cycle=Rfe Fence.rw.rwdRR Fre Fence.idWW
Relax MP+fence.i+fence.rw.rw No Fence.idWW
Safe=Rfe Fre Fence.rw.rwdRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.idWW Rfe Fence.rw.rwdRR Fre
Observation MP+fence.i+fence.rw.rw Never 0 1000
Time MP+fence.i+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/MP+fence.i+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.i+addr
"Fence.idWW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence.i     | xor x7,x5,x5  ;
 sw x5,0(x7) | add x10,x9,x7 ;
             | lw x8,0(x10)  ;

exists (1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s3,0(a4)
Test MP+fence.i+addr Allowed
Histogram (3 states)
794   :>1:x5=0; 1:x8=0;
204   :>1:x5=0; 1:x8=1;
2     :>1:x5=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0) is NOT validated
Hash=f442d85e2825db2001d6b6302eadaae5
Cycle=Rfe DpAddrdR Fre Fence.idWW
Relax MP+fence.i+addr No Fence.idWW
Safe=Rfe Fre DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.idWW Rfe DpAddrdR Fre
Observation MP+fence.i+addr Never 0 1000
Time MP+fence.i+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/MP+fence.i+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.i+ctrlfencei
"Fence.idWW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence.i     | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | fence.i        ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s3,0(a4)
Test MP+fence.i+ctrlfencei Allowed
Histogram (3 states)
28    :>1:x5=0; 1:x7=0;
969   :>1:x5=0; 1:x7=1;
3     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=a9b89ea286121020114a38d8f7835cda
Cycle=Rfe DpCtrlFenceIdR Fre Fence.idWW
Relax MP+fence.i+ctrlfencei No Fence.idWW
Safe=Rfe Fre DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.idWW Rfe DpCtrlFenceIdR Fre
Observation MP+fence.i+ctrlfencei Never 0 1000
Time MP+fence.i+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/2+2W+fence.is.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.is
"Fence.idWW Wse Fence.idWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.i     | fence.i     ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
Test 2+2W+fence.is Allowed
Histogram (3 states)
993   :>x=1; y=1;
6     :>x=2; y=1;
1     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=04baaafe47a7cd37831ae0a145e4432b
Cycle=Wse Fence.idWW Wse Fence.idWW
Relax 2+2W+fence.is No Fence.idWW
Safe=Wse
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.idWW Wse Fence.idWW Wse
Observation 2+2W+fence.is Never 0 1000
Time 2+2W+fence.is 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/S+fence.i+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.i+fence.r.rw
"Fence.idWW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence.i     | fence r,rw  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
Test S+fence.i+fence.r.rw Allowed
Histogram (3 states)
990   :>1:x5=0; x=1;
3     :>1:x5=1; x=1;
7     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=a9aed3208af43450b8d9b48063ef8c1d
Cycle=Rfe Fence.r.rwdRW Wse Fence.idWW
Relax S+fence.i+fence.r.rw No Fence.idWW
Safe=Rfe Wse Fence.r.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.idWW Rfe Fence.r.rwdRW Wse
Observation S+fence.i+fence.r.rw Never 0 1000
Time S+fence.i+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/2+2W+fence.i+fence.w.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.i+fence.w.w
"Fence.idWW Wse Fence.w.wdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.i     | fence w,w   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test 2+2W+fence.i+fence.w.w Allowed
Histogram (3 states)
993   :>x=1; y=1;
2     :>x=2; y=1;
5     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=224ef19c952a72d6b4348d2f0c30ef36
Cycle=Wse Fence.idWW Wse Fence.w.wdWW
Relax 2+2W+fence.i+fence.w.w No Fence.idWW
Safe=Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.idWW Wse Fence.w.wdWW Wse
Observation 2+2W+fence.i+fence.w.w Never 0 1000
Time 2+2W+fence.i+fence.w.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/2+2W+fence.i+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.i+fence.rw.w
"Fence.idWW Wse Fence.rw.wdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.i     | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test 2+2W+fence.i+fence.rw.w Allowed
Histogram (3 states)
992   :>x=1; y=1;
5     :>x=2; y=1;
3     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=3501d0a79c4cea7dad1a52d13ae6a854
Cycle=Wse Fence.idWW Wse Fence.rw.wdWW
Relax 2+2W+fence.i+fence.rw.w No Fence.idWW
Safe=Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.idWW Wse Fence.rw.wdWW Wse
Observation 2+2W+fence.i+fence.rw.w Never 0 1000
Time 2+2W+fence.i+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/S+fence.i+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.i+fence.rw.w
"Fence.idWW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence.i     | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
Test S+fence.i+fence.rw.w Allowed
Histogram (3 states)
993   :>1:x5=0; x=1;
4     :>1:x5=1; x=1;
3     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=27585829c222ea20c4beca405788afc1
Cycle=Rfe Fence.rw.wdRW Wse Fence.idWW
Relax S+fence.i+fence.rw.w No Fence.idWW
Safe=Rfe Wse Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.idWW Rfe Fence.rw.wdRW Wse
Observation S+fence.i+fence.rw.w Never 0 1000
Time S+fence.i+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/2+2W+fence.i+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.i+fence.rw.rw
"Fence.idWW Wse Fence.rw.rwdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.i     | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test 2+2W+fence.i+fence.rw.rw Allowed
Histogram (3 states)
994   :>x=1; y=1;
5     :>x=2; y=1;
1     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=fa4aa76d9df198bef35677f68a66038f
Cycle=Wse Fence.idWW Wse Fence.rw.rwdWW
Relax 2+2W+fence.i+fence.rw.rw No Fence.idWW
Safe=Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.idWW Wse Fence.rw.rwdWW Wse
Observation 2+2W+fence.i+fence.rw.rw Never 0 1000
Time 2+2W+fence.i+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/S+fence.i+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.i+fence.rw.rw
"Fence.idWW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence.i     | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
Test S+fence.i+fence.rw.rw Allowed
Histogram (3 states)
991   :>1:x5=0; x=1;
2     :>1:x5=1; x=1;
7     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=35e0b23204107aa96e6abf5c0550f532
Cycle=Rfe Fence.rw.rwdRW Wse Fence.idWW
Relax S+fence.i+fence.rw.rw No Fence.idWW
Safe=Rfe Wse Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.idWW Rfe Fence.rw.rwdRW Wse
Observation S+fence.i+fence.rw.rw Never 0 1000
Time S+fence.i+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/S+fence.i+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.i+addr
"Fence.idWW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence.i     | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
Test S+fence.i+addr Allowed
Histogram (3 states)
521   :>1:x5=0; x=1;
4     :>1:x5=1; x=1;
475   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=e3dc2bd7cabc2f818173f9032c6605c4
Cycle=Rfe DpAddrdW Wse Fence.idWW
Relax S+fence.i+addr No Fence.idWW
Safe=Rfe Wse DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.idWW Rfe DpAddrdW Wse
Observation S+fence.i+addr Never 0 1000
Time S+fence.i+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/S+fence.i+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.i+data
"Fence.idWW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 fence.i     | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
Test S+fence.i+data Allowed
Histogram (2 states)
503   :>1:x5=0; x=1;
497   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=a8619fe49016316dcc86697d14ef8b71
Cycle=Rfe DpDatadW Wse Fence.idWW
Relax S+fence.i+data No Fence.idWW
Safe=Rfe Wse DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.idWW Rfe DpDatadW Wse
Observation S+fence.i+data Never 0 1000
Time S+fence.i+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/S+fence.i+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.i+ctrl
"Fence.idWW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence.i     | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
Test S+fence.i+ctrl Allowed
Histogram (3 states)
508   :>1:x5=0; x=1;
2     :>1:x5=1; x=1;
490   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=c1c4992f5c2e2c3becd53ea173621259
Cycle=Rfe DpCtrldW Wse Fence.idWW
Relax S+fence.i+ctrl No Fence.idWW
Safe=Rfe Wse DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.idWW Rfe DpCtrldW Wse
Observation S+fence.i+ctrl Never 0 1000
Time S+fence.i+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.idWW/S+fence.i+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.i+ctrlfencei
"Fence.idWW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence.i     | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.i
	sw s2,0(a4)
Test S+fence.i+ctrlfencei Allowed
Histogram (2 states)
989   :>1:x5=0; x=1;
11    :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=24a81aa317e75a11c7bf359fbd3ff8b2
Cycle=Rfe DpCtrlFenceIdW Wse Fence.idWW
Relax S+fence.i+ctrlfencei No Fence.idWW
Safe=Rfe Wse DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.idWW Rfe DpCtrlFenceIdW Wse
Observation S+fence.i+ctrlfencei Never 0 1000
Time S+fence.i+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWR/SB+fence.r.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.r.rws
"Fence.r.rwdWR Fre Fence.r.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence r,rw  | fence r,rw  ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence r,rw
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence r,rw
	lw a3,0(a4)
Test SB+fence.r.rws Allowed
Histogram (3 states)
2     :>0:x7=1; 1:x7=0;
6     :>0:x7=0; 1:x7=1;
992   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=4d58e428f27da99854b8f12d02475bd9
Cycle=Fre Fence.r.rwdWR Fre Fence.r.rwdWR
Relax SB+fence.r.rws No Fence.r.rwdWR
Safe=Fre
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.r.rwdWR Fre Fence.r.rwdWR Fre
Observation SB+fence.r.rws Never 0 1000
Time SB+fence.r.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWR/SB+fence.r.rw+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.r.rw+fence.rw.rw
"Fence.r.rwdWR Fre Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence r,rw  | fence rw,rw ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence r,rw
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.r.rw+fence.rw.rw Allowed
Histogram (3 states)
3     :>0:x7=1; 1:x7=0;
4     :>0:x7=0; 1:x7=1;
993   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=20cb281a9255c3ff1d1054d8c96f2e3d
Cycle=Fre Fence.r.rwdWR Fre Fence.rw.rwdWR
Relax SB+fence.r.rw+fence.rw.rw No Fence.r.rwdWR
Safe=Fre Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.r.rwdWR Fre Fence.rw.rwdWR Fre
Observation SB+fence.r.rw+fence.rw.rw Never 0 1000
Time SB+fence.r.rw+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWR/R+fence.w.w+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+fence.r.rw
"Fence.w.wdWW Wse Fence.r.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence r,rw  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence r,rw
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+fence.r.rw Allowed
Histogram (2 states)
7     :>1:x7=0; y=1;
993   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=3e7a720b4ee7eb8c81992b747da45af7
Cycle=Fre Fence.w.wdWW Wse Fence.r.rwdWR
Relax R+fence.w.w+fence.r.rw No Fence.r.rwdWR
Safe=Fre Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Fence.r.rwdWR Fre
Observation R+fence.w.w+fence.r.rw Never 0 1000
Time R+fence.w.w+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWR/R+fence.rw.w+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+fence.r.rw
"Fence.rw.wdWW Wse Fence.r.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | fence r,rw  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence r,rw
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+fence.r.rw Allowed
Histogram (2 states)
8     :>1:x7=0; y=1;
992   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=cb9c16d28489407174d2c84d29f5dc9b
Cycle=Fre Fence.rw.wdWW Wse Fence.r.rwdWR
Relax R+fence.rw.w+fence.r.rw No Fence.r.rwdWR
Safe=Fre Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Fence.r.rwdWR Fre
Observation R+fence.rw.w+fence.r.rw Never 0 1000
Time R+fence.rw.w+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWR/R+fence.rw.rw+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+fence.r.rw
"Fence.rw.rwdWW Wse Fence.r.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence r,rw  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence r,rw
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+fence.r.rw Allowed
Histogram (2 states)
6     :>1:x7=0; y=1;
994   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=9066634a64ee19ef0460d806e17ad88a
Cycle=Fre Fence.rw.rwdWW Wse Fence.r.rwdWR
Relax R+fence.rw.rw+fence.r.rw No Fence.r.rwdWR
Safe=Fre Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Fence.r.rwdWR Fre
Observation R+fence.rw.rw+fence.r.rw Never 0 1000
Time R+fence.rw.rw+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/MP+fence.r.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.r.rws
"Fence.r.rwdWW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | fence r,rw  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s3,0(a4)
Test MP+fence.r.rws Allowed
Histogram (3 states)
15    :>1:x5=0; 1:x7=0;
983   :>1:x5=0; 1:x7=1;
2     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=fb890e134d99b5978b6e27085658c032
Cycle=Rfe Fence.r.rwdRR Fre Fence.r.rwdWW
Relax MP+fence.r.rws No Fence.r.rwdWW
Safe=Rfe Fre Fence.r.rwdRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.r.rwdWW Rfe Fence.r.rwdRR Fre
Observation MP+fence.r.rws Never 0 1000
Time MP+fence.r.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/R+fence.r.rw+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.r.rw+fence.rw.rw
"Fence.r.rwdWW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence r,rw  | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s3,0(a4)
Test R+fence.r.rw+fence.rw.rw Allowed
Histogram (2 states)
10    :>1:x7=0; y=1;
990   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=c748344ed283d48a218e08a5302e82d5
Cycle=Fre Fence.r.rwdWW Wse Fence.rw.rwdWR
Relax R+fence.r.rw+fence.rw.rw No Fence.r.rwdWW
Safe=Fre Wse Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.r.rwdWW Wse Fence.rw.rwdWR Fre
Observation R+fence.r.rw+fence.rw.rw Never 0 1000
Time R+fence.r.rw+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/MP+fence.r.rw+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.r.rw+fence.rw.rw
"Fence.r.rwdWW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | fence rw,rw ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s3,0(a4)
Test MP+fence.r.rw+fence.rw.rw Allowed
Histogram (2 states)
13    :>1:x5=0; 1:x7=0;
987   :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=3a3898e0375af69be7d5532e8cff1875
Cycle=Rfe Fence.rw.rwdRR Fre Fence.r.rwdWW
Relax MP+fence.r.rw+fence.rw.rw No Fence.r.rwdWW
Safe=Rfe Fre Fence.rw.rwdRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.r.rwdWW Rfe Fence.rw.rwdRR Fre
Observation MP+fence.r.rw+fence.rw.rw Never 0 1000
Time MP+fence.r.rw+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/MP+fence.r.rw+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.r.rw+addr
"Fence.r.rwdWW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence r,rw  | xor x7,x5,x5  ;
 sw x5,0(x7) | add x10,x9,x7 ;
             | lw x8,0(x10)  ;

exists (1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s3,0(a4)
Test MP+fence.r.rw+addr Allowed
Histogram (2 states)
699   :>1:x5=0; 1:x8=0;
301   :>1:x5=0; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0) is NOT validated
Hash=764aa123d24d6c87c4f6b58e52bf556b
Cycle=Rfe DpAddrdR Fre Fence.r.rwdWW
Relax MP+fence.r.rw+addr No Fence.r.rwdWW
Safe=Rfe Fre DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.r.rwdWW Rfe DpAddrdR Fre
Observation MP+fence.r.rw+addr Never 0 1000
Time MP+fence.r.rw+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/MP+fence.r.rw+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.r.rw+ctrlfencei
"Fence.r.rwdWW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | fence.i        ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s3,0(a4)
Test MP+fence.r.rw+ctrlfencei Allowed
Histogram (3 states)
18    :>1:x5=0; 1:x7=0;
981   :>1:x5=0; 1:x7=1;
1     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=ee2b86695f960d6c2f2f19de11db4d35
Cycle=Rfe DpCtrlFenceIdR Fre Fence.r.rwdWW
Relax MP+fence.r.rw+ctrlfencei No Fence.r.rwdWW
Safe=Rfe Fre DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.r.rwdWW Rfe DpCtrlFenceIdR Fre
Observation MP+fence.r.rw+ctrlfencei Never 0 1000
Time MP+fence.r.rw+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/2+2W+fence.r.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.r.rws
"Fence.r.rwdWW Wse Fence.r.rwdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence r,rw  | fence r,rw  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test 2+2W+fence.r.rws Allowed
Histogram (1 states)
1000  :>x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=c80d7cac9c074d1688b14a12403152ad
Cycle=Wse Fence.r.rwdWW Wse Fence.r.rwdWW
Relax 2+2W+fence.r.rws No Fence.r.rwdWW
Safe=Wse
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.r.rwdWW Wse Fence.r.rwdWW Wse
Observation 2+2W+fence.r.rws Never 0 1000
Time 2+2W+fence.r.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/S+fence.r.rws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.r.rws
"Fence.r.rwdWW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | fence r,rw  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+fence.r.rws Allowed
Histogram (2 states)
994   :>1:x5=0; x=1;
6     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=0830f70397d20b275a5441b10a172165
Cycle=Rfe Fence.r.rwdRW Wse Fence.r.rwdWW
Relax S+fence.r.rws No Fence.r.rwdWW
Safe=Rfe Wse Fence.r.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.r.rwdWW Rfe Fence.r.rwdRW Wse
Observation S+fence.r.rws Never 0 1000
Time S+fence.r.rws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/2+2W+fence.r.rw+fence.w.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.r.rw+fence.w.w
"Fence.r.rwdWW Wse Fence.w.wdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence r,rw  | fence w,w   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test 2+2W+fence.r.rw+fence.w.w Allowed
Histogram (1 states)
1000  :>x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=6debde3cf1455890788ef1500430666b
Cycle=Wse Fence.r.rwdWW Wse Fence.w.wdWW
Relax 2+2W+fence.r.rw+fence.w.w No Fence.r.rwdWW
Safe=Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.r.rwdWW Wse Fence.w.wdWW Wse
Observation 2+2W+fence.r.rw+fence.w.w Never 0 1000
Time 2+2W+fence.r.rw+fence.w.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/2+2W+fence.r.rw+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.r.rw+fence.rw.w
"Fence.r.rwdWW Wse Fence.rw.wdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence r,rw  | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test 2+2W+fence.r.rw+fence.rw.w Allowed
Histogram (1 states)
1000  :>x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=f5901720f28c5dd1ae44044c2cee8f6b
Cycle=Wse Fence.r.rwdWW Wse Fence.rw.wdWW
Relax 2+2W+fence.r.rw+fence.rw.w No Fence.r.rwdWW
Safe=Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.r.rwdWW Wse Fence.rw.wdWW Wse
Observation 2+2W+fence.r.rw+fence.rw.w Never 0 1000
Time 2+2W+fence.r.rw+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/S+fence.r.rw+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.r.rw+fence.rw.w
"Fence.r.rwdWW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+fence.r.rw+fence.rw.w Allowed
Histogram (2 states)
993   :>1:x5=0; x=1;
7     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=9f06be9f9be641e120c362b1f37b4993
Cycle=Rfe Fence.rw.wdRW Wse Fence.r.rwdWW
Relax S+fence.r.rw+fence.rw.w No Fence.r.rwdWW
Safe=Rfe Wse Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.r.rwdWW Rfe Fence.rw.wdRW Wse
Observation S+fence.r.rw+fence.rw.w Never 0 1000
Time S+fence.r.rw+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/2+2W+fence.r.rw+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.r.rw+fence.rw.rw
"Fence.r.rwdWW Wse Fence.rw.rwdWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence r,rw  | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test 2+2W+fence.r.rw+fence.rw.rw Allowed
Histogram (1 states)
1000  :>x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=a7509a533addb42e9842c4cdfd0b6daf
Cycle=Wse Fence.r.rwdWW Wse Fence.rw.rwdWW
Relax 2+2W+fence.r.rw+fence.rw.rw No Fence.r.rwdWW
Safe=Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.r.rwdWW Wse Fence.rw.rwdWW Wse
Observation 2+2W+fence.r.rw+fence.rw.rw Never 0 1000
Time 2+2W+fence.r.rw+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/S+fence.r.rw+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.r.rw+fence.rw.rw
"Fence.r.rwdWW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+fence.r.rw+fence.rw.rw Allowed
Histogram (2 states)
999   :>1:x5=0; x=1;
1     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=bbdc7f77578f84739562fe1f6af926eb
Cycle=Rfe Fence.rw.rwdRW Wse Fence.r.rwdWW
Relax S+fence.r.rw+fence.rw.rw No Fence.r.rwdWW
Safe=Rfe Wse Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.r.rwdWW Rfe Fence.rw.rwdRW Wse
Observation S+fence.r.rw+fence.rw.rw Never 0 1000
Time S+fence.r.rw+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/S+fence.r.rw+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.r.rw+addr
"Fence.r.rwdWW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence r,rw  | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+fence.r.rw+addr Allowed
Histogram (2 states)
504   :>1:x5=0; x=1;
496   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=25fb9933403682c12fd4820b7c8fe82d
Cycle=Rfe DpAddrdW Wse Fence.r.rwdWW
Relax S+fence.r.rw+addr No Fence.r.rwdWW
Safe=Rfe Wse DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.r.rwdWW Rfe DpAddrdW Wse
Observation S+fence.r.rw+addr Never 0 1000
Time S+fence.r.rw+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/S+fence.r.rw+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.r.rw+data
"Fence.r.rwdWW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 fence r,rw  | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+fence.r.rw+data Allowed
Histogram (2 states)
526   :>1:x5=0; x=1;
474   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=8767ca446075b194b3b5876fbe98fc4f
Cycle=Rfe DpDatadW Wse Fence.r.rwdWW
Relax S+fence.r.rw+data No Fence.r.rwdWW
Safe=Rfe Wse DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.r.rwdWW Rfe DpDatadW Wse
Observation S+fence.r.rw+data Never 0 1000
Time S+fence.r.rw+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/S+fence.r.rw+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.r.rw+ctrl
"Fence.r.rwdWW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+fence.r.rw+ctrl Allowed
Histogram (3 states)
467   :>1:x5=0; x=1;
3     :>1:x5=1; x=1;
530   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=1c7ec880edcd11e3189cb2f75e4f2dfb
Cycle=Rfe DpCtrldW Wse Fence.r.rwdWW
Relax S+fence.r.rw+ctrl No Fence.r.rwdWW
Safe=Rfe Wse DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.r.rwdWW Rfe DpCtrldW Wse
Observation S+fence.r.rw+ctrl Never 0 1000
Time S+fence.r.rw+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.r.rwdWW/S+fence.r.rw+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.r.rw+ctrlfencei
"Fence.r.rwdWW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+fence.r.rw+ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=531d396deacacb7baf6cc540a5774f51
Cycle=Rfe DpCtrlFenceIdW Wse Fence.r.rwdWW
Relax S+fence.r.rw+ctrlfencei No Fence.r.rwdWW
Safe=Rfe Wse DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.r.rwdWW Rfe DpCtrlFenceIdW Wse
Observation S+fence.r.rw+ctrlfencei Never 0 1000
Time S+fence.r.rw+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.rw.wdRR/MP+fence.w.w+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+fence.rw.w
"Fence.w.wdWW Rfe Fence.rw.wdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence rw,w  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+fence.rw.w Allowed
Histogram (3 states)
22    :>1:x5=0; 1:x7=0;
976   :>1:x5=0; 1:x7=1;
2     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=2603587749bc252e867e204c8ee2bd41
Cycle=Rfe Fence.rw.wdRR Fre Fence.w.wdWW
Relax MP+fence.w.w+fence.rw.w No Fence.rw.wdRR
Safe=Rfe Fre Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe Fence.rw.wdRR Fre
Observation MP+fence.w.w+fence.rw.w Never 0 1000
Time MP+fence.w.w+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.rw.wdRR/MP+fence.rw.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.ws
"Fence.rw.wdWW Rfe Fence.rw.wdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence rw,w  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.ws Allowed
Histogram (2 states)
6     :>1:x5=0; 1:x7=0;
994   :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=1969416413b3dc01cc320793585eb336
Cycle=Rfe Fence.rw.wdRR Fre Fence.rw.wdWW
Relax MP+fence.rw.ws No Fence.rw.wdRR
Safe=Rfe Fre Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe Fence.rw.wdRR Fre
Observation MP+fence.rw.ws Never 0 1000
Time MP+fence.rw.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.rw.wdRR/MP+fence.rw.rw+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+fence.rw.w
"Fence.rw.rwdWW Rfe Fence.rw.wdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence rw,w  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+fence.rw.w Allowed
Histogram (2 states)
15    :>1:x5=0; 1:x7=0;
985   :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=53e8f3f64ca614ec4aea6b61fa45d1fc
Cycle=Rfe Fence.rw.wdRR Fre Fence.rw.rwdWW
Relax MP+fence.rw.rw+fence.rw.w No Fence.rw.wdRR
Safe=Rfe Fre Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Fence.rw.wdRR Fre
Observation MP+fence.rw.rw+fence.rw.w Never 0 1000
Time MP+fence.rw.rw+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.rw.wdWR/SB+fence.rw.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.ws
"Fence.rw.wdWR Fre Fence.rw.wdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | fence rw,w  ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence rw,w
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,w
	lw a3,0(a4)
Test SB+fence.rw.ws Allowed
Histogram (3 states)
5     :>0:x7=1; 1:x7=0;
5     :>0:x7=0; 1:x7=1;
990   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=4cdf3c7af33d70faebe970bd8a8d312a
Cycle=Fre Fence.rw.wdWR Fre Fence.rw.wdWR
Relax SB+fence.rw.ws No Fence.rw.wdWR
Safe=Fre
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.wdWR Fre Fence.rw.wdWR Fre
Observation SB+fence.rw.ws Never 0 1000
Time SB+fence.rw.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.rw.wdWR/SB+fence.rw.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.w+fence.rw.rw
"Fence.rw.wdWR Fre Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | fence rw,rw ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence rw,w
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.w+fence.rw.rw Allowed
Histogram (1 states)
1000  :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=236d0d5fabae476364ea120be22b7b98
Cycle=Fre Fence.rw.wdWR Fre Fence.rw.rwdWR
Relax SB+fence.rw.w+fence.rw.rw No Fence.rw.wdWR
Safe=Fre Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.wdWR Fre Fence.rw.rwdWR Fre
Observation SB+fence.rw.w+fence.rw.rw Never 0 1000
Time SB+fence.rw.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.rw.wdWR/R+fence.w.w+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+fence.rw.w
"Fence.w.wdWW Wse Fence.rw.wdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence rw,w  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,w
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+fence.rw.w Allowed
Histogram (2 states)
12    :>1:x7=0; y=1;
988   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=e4077fef403a7810411e79c2b9799d5f
Cycle=Fre Fence.w.wdWW Wse Fence.rw.wdWR
Relax R+fence.w.w+fence.rw.w No Fence.rw.wdWR
Safe=Fre Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Fence.rw.wdWR Fre
Observation R+fence.w.w+fence.rw.w Never 0 1000
Time R+fence.w.w+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.rw.wdWR/R+fence.rw.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.ws
"Fence.rw.wdWW Wse Fence.rw.wdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | fence rw,w  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,w
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.ws Allowed
Histogram (2 states)
10    :>1:x7=0; y=1;
990   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=e7c4754b2bf1f495bc697c144d86202e
Cycle=Fre Fence.rw.wdWW Wse Fence.rw.wdWR
Relax R+fence.rw.ws No Fence.rw.wdWR
Safe=Fre Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Fence.rw.wdWR Fre
Observation R+fence.rw.ws Never 0 1000
Time R+fence.rw.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.rw.wdWR/R+fence.rw.rw+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+fence.rw.w
"Fence.rw.rwdWW Wse Fence.rw.wdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence rw,w  ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,w
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+fence.rw.w Allowed
Histogram (2 states)
6     :>1:x7=0; y=1;
994   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=56fbae85a03085a30fbb27794a5d6e30
Cycle=Fre Fence.rw.rwdWW Wse Fence.rw.wdWR
Relax R+fence.rw.rw+fence.rw.w No Fence.rw.wdWR
Safe=Fre Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Fence.rw.wdWR Fre
Observation R+fence.rw.rw+fence.rw.w Never 0 1000
Time R+fence.rw.rw+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRR/MP+fence.w.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.ws
"Fence.w.wdWW Rfe Fence.w.wdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence w,w   ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence w,w
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.ws Allowed
Histogram (2 states)
19    :>1:x5=0; 1:x7=0;
981   :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=7d2514fbfb5c75d6ec6dc40b983a93f9
Cycle=Rfe Fence.w.wdRR Fre Fence.w.wdWW
Relax MP+fence.w.ws No Fence.w.wdRR
Safe=Rfe Fre Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe Fence.w.wdRR Fre
Observation MP+fence.w.ws Never 0 1000
Time MP+fence.w.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRR/MP+fence.rw.w+fence.w.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+fence.w.w
"Fence.rw.wdWW Rfe Fence.w.wdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence w,w   ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence w,w
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+fence.w.w Allowed
Histogram (2 states)
8     :>1:x5=0; 1:x7=0;
992   :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=cad38e666fc19d80f1ec172d92228769
Cycle=Rfe Fence.w.wdRR Fre Fence.rw.wdWW
Relax MP+fence.rw.w+fence.w.w No Fence.w.wdRR
Safe=Rfe Fre Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe Fence.w.wdRR Fre
Observation MP+fence.rw.w+fence.w.w Never 0 1000
Time MP+fence.rw.w+fence.w.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRR/MP+fence.rw.rw+fence.w.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+fence.w.w
"Fence.rw.rwdWW Rfe Fence.w.wdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence w,w   ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence w,w
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+fence.w.w Allowed
Histogram (3 states)
16    :>1:x5=0; 1:x7=0;
983   :>1:x5=0; 1:x7=1;
1     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=2662dcfe95e9188e8cd3281f095d2f5d
Cycle=Rfe Fence.w.wdRR Fre Fence.rw.rwdWW
Relax MP+fence.rw.rw+fence.w.w No Fence.w.wdRR
Safe=Rfe Fre Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Fence.w.wdRR Fre
Observation MP+fence.rw.rw+fence.w.w Never 0 1000
Time MP+fence.rw.rw+fence.w.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/LB+fence.w.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.w.ws
"Fence.w.wdRW Rfe Fence.w.wdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence w,w   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
Test LB+fence.w.ws Allowed
Histogram (1 states)
1000  :>0:x5=0; 1:x5=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=92f66eecd2702c8f57935df21405f596
Cycle=Rfe Fence.w.wdRW Rfe Fence.w.wdRW
Relax LB+fence.w.ws No Fence.w.wdRW
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.w.wdRW Rfe Fence.w.wdRW Rfe
Observation LB+fence.w.ws Never 0 1000
Time LB+fence.w.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/LB+fence.r.rw+fence.w.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+fence.w.w
"Fence.r.rwdRW Rfe Fence.w.wdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | fence w,w   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
Test LB+fence.r.rw+fence.w.w Allowed
Histogram (2 states)
999   :>0:x5=0; 1:x5=0;
1     :>0:x5=1; 1:x5=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=72ae45a25b9715155f696d58418e52f6
Cycle=Rfe Fence.r.rwdRW Rfe Fence.w.wdRW
Relax LB+fence.r.rw+fence.w.w No Fence.w.wdRW
Safe=Rfe Fence.r.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe Fence.w.wdRW Rfe
Observation LB+fence.r.rw+fence.w.w Never 0 1000
Time LB+fence.r.rw+fence.w.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/S+fence.w.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.ws
"Fence.w.wdWW Rfe Fence.w.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence w,w   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.ws Allowed
Histogram (2 states)
992   :>1:x5=0; x=1;
8     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=4eb3767d375989211f8560ce771f050b
Cycle=Rfe Fence.w.wdRW Wse Fence.w.wdWW
Relax S+fence.w.ws No Fence.w.wdRW
Safe=Rfe Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe Fence.w.wdRW Wse
Observation S+fence.w.ws Never 0 1000
Time S+fence.w.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/S+fence.rw.w+fence.w.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+fence.w.w
"Fence.rw.wdWW Rfe Fence.w.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | fence w,w   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+fence.w.w Allowed
Histogram (3 states)
993   :>1:x5=0; x=1;
1     :>1:x5=1; x=1;
6     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=d84aeef7e4115b6a917599baea9dc41a
Cycle=Rfe Fence.w.wdRW Wse Fence.rw.wdWW
Relax S+fence.rw.w+fence.w.w No Fence.w.wdRW
Safe=Rfe Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe Fence.w.wdRW Wse
Observation S+fence.rw.w+fence.w.w Never 0 1000
Time S+fence.rw.w+fence.w.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/LB+fence.w.w+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.w.w+fence.rw.w
"Fence.w.wdRW Rfe Fence.rw.wdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence rw,w  ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.w.w+fence.rw.w Allowed
Histogram (3 states)
998   :>0:x5=0; 1:x5=0;
1     :>0:x5=1; 1:x5=0;
1     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=f232fac7811961b0aa79d89036a60011
Cycle=Rfe Fence.w.wdRW Rfe Fence.rw.wdRW
Relax LB+fence.w.w+fence.rw.w No Fence.w.wdRW
Safe=Rfe Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.w.wdRW Rfe Fence.rw.wdRW Rfe
Observation LB+fence.w.w+fence.rw.w Never 0 1000
Time LB+fence.w.w+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/S+fence.rw.rw+fence.w.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+fence.w.w
"Fence.rw.rwdWW Rfe Fence.w.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | fence w,w   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+fence.w.w Allowed
Histogram (2 states)
995   :>1:x5=0; x=1;
5     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=965c7026a3abc49e46b1439d43cdf2d4
Cycle=Rfe Fence.w.wdRW Wse Fence.rw.rwdWW
Relax S+fence.rw.rw+fence.w.w No Fence.w.wdRW
Safe=Rfe Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe Fence.w.wdRW Wse
Observation S+fence.rw.rw+fence.w.w Never 0 1000
Time S+fence.rw.rw+fence.w.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/LB+fence.w.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.w.w+fence.rw.rw
"Fence.w.wdRW Rfe Fence.rw.rwdRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | fence rw,rw ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.w.w+fence.rw.rw Allowed
Histogram (3 states)
998   :>0:x5=0; 1:x5=0;
1     :>0:x5=1; 1:x5=0;
1     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=acc43bbbfed7fca120cf6ce690e85afa
Cycle=Rfe Fence.w.wdRW Rfe Fence.rw.rwdRW
Relax LB+fence.w.w+fence.rw.rw No Fence.w.wdRW
Safe=Rfe Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.w.wdRW Rfe Fence.rw.rwdRW Rfe
Observation LB+fence.w.w+fence.rw.rw Never 0 1000
Time LB+fence.w.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/LB+fence.w.w+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.w.w+addr
"Fence.w.wdRW Rfe DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 lw x5,0(x6) | lw x5,0(x6)   ;
 fence w,w   | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
Test LB+fence.w.w+addr Allowed
Histogram (3 states)
756   :>0:x5=0; 1:x5=0;
241   :>0:x5=1; 1:x5=0;
3     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=1ad6ba15e8c8ee7d274479d3bfa61d57
Cycle=Rfe Fence.w.wdRW Rfe DpAddrdW
Relax LB+fence.w.w+addr No Fence.w.wdRW
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.w.wdRW Rfe DpAddrdW Rfe
Observation LB+fence.w.w+addr Never 0 1000
Time LB+fence.w.w+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/LB+fence.w.w+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.w.w+data
"Fence.w.wdRW Rfe DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 lw x5,0(x6) | lw x5,0(x6)  ;
 fence w,w   | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
Test LB+fence.w.w+data Allowed
Histogram (3 states)
968   :>0:x5=0; 1:x5=0;
31    :>0:x5=1; 1:x5=0;
1     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=a6a6585714844d25f768fdee9626abd8
Cycle=Rfe Fence.w.wdRW Rfe DpDatadW
Relax LB+fence.w.w+data No Fence.w.wdRW
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.w.wdRW Rfe DpDatadW Rfe
Observation LB+fence.w.w+data Never 0 1000
Time LB+fence.w.w+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/LB+fence.w.w+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.w.w+ctrl
"Fence.w.wdRW Rfe DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
Test LB+fence.w.w+ctrl Allowed
Histogram (3 states)
587   :>0:x5=0; 1:x5=0;
412   :>0:x5=1; 1:x5=0;
1     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=821d9ae6daf8ec20cd6af0e196e01319
Cycle=Rfe Fence.w.wdRW Rfe DpCtrldW
Relax LB+fence.w.w+ctrl No Fence.w.wdRW
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.w.wdRW Rfe DpCtrldW Rfe
Observation LB+fence.w.w+ctrl Never 0 1000
Time LB+fence.w.w+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdRW/LB+fence.w.w+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.w.w+ctrlfencei
"Fence.w.wdRW Rfe DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence w,w
	sw s2,0(a4)
Test LB+fence.w.w+ctrlfencei Allowed
Histogram (1 states)
1000  :>0:x5=0; 1:x5=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=7405487618e65faca7428e124747d7aa
Cycle=Rfe Fence.w.wdRW Rfe DpCtrlFenceIdW
Relax LB+fence.w.w+ctrlfencei No Fence.w.wdRW
Safe=Rfe DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.w.wdRW Rfe DpCtrlFenceIdW Rfe
Observation LB+fence.w.w+ctrlfencei Never 0 1000
Time LB+fence.w.w+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdWR/SB+fence.w.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.w.ws
"Fence.w.wdWR Fre Fence.w.wdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence w,w   ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence w,w
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence w,w
	lw a3,0(a4)
Test SB+fence.w.ws Allowed
Histogram (3 states)
2     :>0:x7=1; 1:x7=0;
5     :>0:x7=0; 1:x7=1;
993   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=465658aa282b4962295d4140dd9be4de
Cycle=Fre Fence.w.wdWR Fre Fence.w.wdWR
Relax SB+fence.w.ws No Fence.w.wdWR
Safe=Fre
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.w.wdWR Fre Fence.w.wdWR Fre
Observation SB+fence.w.ws Never 0 1000
Time SB+fence.w.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdWR/SB+fence.w.w+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.w.w+fence.rw.rw
"Fence.w.wdWR Fre Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence rw,rw ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence w,w
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.w.w+fence.rw.rw Allowed
Histogram (2 states)
1     :>0:x7=1; 1:x7=0;
999   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=2e18c272d0fd8ac85ffdc0264eecf6e2
Cycle=Fre Fence.w.wdWR Fre Fence.rw.rwdWR
Relax SB+fence.w.w+fence.rw.rw No Fence.w.wdWR
Safe=Fre Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.w.wdWR Fre Fence.rw.rwdWR Fre
Observation SB+fence.w.w+fence.rw.rw Never 0 1000
Time SB+fence.w.w+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdWR/R+fence.w.ws.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.ws
"Fence.w.wdWW Wse Fence.w.wdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | fence w,w   ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence w,w
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.ws Allowed
Histogram (2 states)
11    :>1:x7=0; y=1;
989   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=72c007da687c6c9266e68cba4be533fc
Cycle=Fre Fence.w.wdWW Wse Fence.w.wdWR
Relax R+fence.w.ws No Fence.w.wdWR
Safe=Fre Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Fence.w.wdWR Fre
Observation R+fence.w.ws Never 0 1000
Time R+fence.w.ws 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdWR/R+fence.rw.w+fence.w.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+fence.w.w
"Fence.rw.wdWW Wse Fence.w.wdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | fence w,w   ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence w,w
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+fence.w.w Allowed
Histogram (2 states)
11    :>1:x7=0; y=1;
989   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=831e9b269c67649636d40cd7d1b08da2
Cycle=Fre Fence.rw.wdWW Wse Fence.w.wdWR
Relax R+fence.rw.w+fence.w.w No Fence.w.wdWR
Safe=Fre Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Fence.w.wdWR Fre
Observation R+fence.rw.w+fence.w.w Never 0 1000
Time R+fence.rw.w+fence.w.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fence.w.wdWR/R+fence.rw.rw+fence.w.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+fence.w.w
"Fence.rw.rwdWW Wse Fence.w.wdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | fence w,w   ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence w,w
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+fence.w.w Allowed
Histogram (2 states)
13    :>1:x7=0; y=1;
987   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=8fac58170dbd0db6600c04d30e8ec406
Cycle=Fre Fence.rw.rwdWW Wse Fence.w.wdWR
Relax R+fence.rw.rw+fence.w.w No Fence.w.wdWR
Safe=Fre Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Fence.w.wdWR Fre
Observation R+fence.rw.rw+fence.w.w Never 0 1000
Time R+fence.rw.rw+fence.w.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr-rfis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr-rfis
"Rfi DpAddrdW Rfi Fre Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | xor x8,x7,x7   ;
 add x11,x10,x8 | add x11,x10,x8 ;
 sw x9,0(x11)   | sw x9,0(x11)   ;
 lw x12,0(x10)  | lw x12,0(x10)  ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x12=1 /\ 1:x7=2 /\ 1:x12=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
Test SB+rfi-addr-rfis Allowed
Histogram (3 states)
18    :>0:x7=2; 0:x12=1; 1:x7=2; 1:x12=1; x=1; y=1;
489   :>0:x7=2; 0:x12=1; 1:x7=2; 1:x12=1; x=2; y=1;
493   :>0:x7=2; 0:x12=1; 1:x7=2; 1:x12=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x12=1 /\ 1:x7=2 /\ 1:x12=1) is NOT validated
Hash=af3cff66fadc56023779493a7aca770a
Cycle=Rfi Fre Rfi DpAddrdW Rfi Fre Rfi DpAddrdW
Relax SB+rfi-addr-rfis No Rfi
Safe=Fre DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdW Rfi Fre Rfi DpAddrdW Rfi Fre
Observation SB+rfi-addr-rfis Never 0 1000
Time SB+rfi-addr-rfis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr-rfi+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr-rfi+rfi-data-rfi
"Rfi DpAddrdW Rfi Fre Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1           ;
 sw x5,0(x6)    | sw x5,0(x6)  ;
 lw x7,0(x6)    | lw x7,0(x6)  ;
 xor x8,x7,x7   | xor x8,x7,x7 ;
 add x11,x10,x8 | ori x8,x8,1  ;
 sw x9,0(x11)   | sw x8,0(x9)  ;
 lw x12,0(x10)  | lw x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x12=1 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
Test SB+rfi-addr-rfi+rfi-data-rfi Allowed
Histogram (4 states)
8     :>0:x7=2; 0:x12=1; 1:x7=2; 1:x10=1; x=1; y=1;
505   :>0:x7=2; 0:x12=1; 1:x7=2; 1:x10=1; x=2; y=1;
486   :>0:x7=2; 0:x12=1; 1:x7=2; 1:x10=1; x=1; y=2;
1     *>0:x7=2; 0:x12=1; 1:x7=2; 1:x10=1; x=2; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x12=1 /\ 1:x7=2 /\ 1:x10=1) is validated
Hash=f08c27f8a97f1d424f43dada1673a659
Cycle=Rfi Fre Rfi DpAddrdW Rfi Fre Rfi DpDatadW
Relax SB+rfi-addr-rfi+rfi-data-rfi Ok Rfi
Safe=Fre DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdW Rfi Fre Rfi DpDatadW Rfi Fre
Observation SB+rfi-addr-rfi+rfi-data-rfi Sometimes 1 999
Time SB+rfi-addr-rfi+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr-rfi+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr-rfi+rfi-ctrl-rfi
"Rfi DpAddrdW Rfi Fre Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 sw x9,0(x11)   | sw x8,0(x9)    ;
 lw x12,0(x10)  | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x12=1 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
Test SB+rfi-addr-rfi+rfi-ctrl-rfi Allowed
Histogram (3 states)
6     :>0:x7=2; 0:x12=1; 1:x7=2; 1:x10=1; x=1; y=1;
504   :>0:x7=2; 0:x12=1; 1:x7=2; 1:x10=1; x=2; y=1;
490   :>0:x7=2; 0:x12=1; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x12=1 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=3818d789f0553825f5814bf85f6951e4
Cycle=Rfi Fre Rfi DpAddrdW Rfi Fre Rfi DpCtrldW
Relax SB+rfi-addr-rfi+rfi-ctrl-rfi No Rfi
Safe=Fre DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdW Rfi Fre Rfi DpCtrldW Rfi Fre
Observation SB+rfi-addr-rfi+rfi-ctrl-rfi Never 0 1000
Time SB+rfi-addr-rfi+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr-rfi+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr-rfi+rfi-ctrlfencei-rfi
"Rfi DpAddrdW Rfi Fre Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 sw x9,0(x11)   | fence.i        ;
 lw x12,0(x10)  | sw x8,0(x9)    ;
                | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x12=1 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
Test SB+rfi-addr-rfi+rfi-ctrlfencei-rfi Allowed
Histogram (2 states)
279   :>0:x7=2; 0:x12=1; 1:x7=2; 1:x10=1; x=1; y=1;
721   :>0:x7=2; 0:x12=1; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x12=1 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=c802ea3d02d01209dc4068c1b9a7058c
Cycle=Rfi Fre Rfi DpAddrdW Rfi Fre Rfi DpCtrlFenceIdW
Relax SB+rfi-addr-rfi+rfi-ctrlfencei-rfi No Rfi
Safe=Fre DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdW Rfi Fre Rfi DpCtrlFenceIdW Rfi Fre
Observation SB+rfi-addr-rfi+rfi-ctrlfencei-rfi Never 0 1000
Time SB+rfi-addr-rfi+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr+rfi-addr-rfi
"Rfi DpAddrdR Fre Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | sw x5,0(x6)   ;
 lw x7,0(x6)    | lw x7,0(x6)   ;
 xor x8,x7,x7   | xor x8,x7,x7  ;
 add x11,x10,x8 | add x10,x9,x8 ;
 lw x9,0(x11)   | sw x5,0(x10)  ;
                | lw x11,0(x9)  ;

exists (x=2 /\ 0:x7=2 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test SB+rfi-addr+rfi-addr-rfi Allowed
Histogram (3 states)
502   :>0:x7=2; 0:x9=0; 1:x7=1; 1:x11=1; x=1;
68    *>0:x7=2; 0:x9=0; 1:x7=1; 1:x11=1; x=2;
430   :>0:x7=2; 0:x9=1; 1:x7=1; 1:x11=1; x=2;
Ok

Witnesses
Positive: 68, Negative: 932
Condition exists (x=2 /\ 0:x7=2 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x11=1) is validated
Hash=e56c11677db59dc63d753aac17949f7b
Cycle=Rfi Fre Rfi DpAddrdR Fre Rfi DpAddrdW
Relax SB+rfi-addr+rfi-addr-rfi Ok Rfi
Safe=Fre DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdR Fre Rfi DpAddrdW Rfi Fre
Observation SB+rfi-addr+rfi-addr-rfi Sometimes 68 932
Time SB+rfi-addr+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrlfencei+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrlfencei+rfi-addr-rfi
"Rfi DpCtrlFenceIdR Fre Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | sw x5,0(x6)   ;
 lw x7,0(x6)    | lw x7,0(x6)   ;
 bne x7,x0,LC00 | xor x8,x7,x7  ;
 LC00:          | add x10,x9,x8 ;
 fence.i        | sw x5,0(x10)  ;
 lw x8,0(x9)    | lw x11,0(x9)  ;

exists (x=2 /\ 0:x7=2 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
Test SB+rfi-ctrlfencei+rfi-addr-rfi Allowed
Histogram (3 states)
4     :>0:x7=2; 0:x8=0; 1:x7=1; 1:x11=1; x=1;
222   :>0:x7=2; 0:x8=1; 1:x7=1; 1:x11=1; x=1;
774   :>0:x7=2; 0:x8=1; 1:x7=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x11=1) is NOT validated
Hash=3bfa50fe59d6043313cccb8524894957
Cycle=Rfi Fre Rfi DpCtrlFenceIdR Fre Rfi DpAddrdW
Relax SB+rfi-ctrlfencei+rfi-addr-rfi No Rfi
Safe=Fre DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrlFenceIdR Fre Rfi DpAddrdW Rfi Fre
Observation SB+rfi-ctrlfencei+rfi-addr-rfi Never 0 1000
Time SB+rfi-ctrlfencei+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-addr+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-addr+rfi-addr-rfi
"Rfi DpAddrdW Wse Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | xor x8,x7,x7   ;
 add x11,x10,x8 | add x11,x10,x8 ;
 sw x9,0(x11)   | sw x9,0(x11)   ;
                | lw x12,0(x10)  ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test R+rfi-addr+rfi-addr-rfi Allowed
Histogram (4 states)
17    :>0:x7=2; 1:x7=2; 1:x12=1; x=1; y=1;
485   :>0:x7=2; 1:x7=2; 1:x12=1; x=2; y=1;
496   :>0:x7=2; 1:x7=2; 1:x12=1; x=1; y=2;
2     *>0:x7=2; 1:x7=2; 1:x12=1; x=2; y=2;
Ok

Witnesses
Positive: 2, Negative: 998
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x12=1) is validated
Hash=19d11a34d1c00c7426dc818979b34178
Cycle=Rfi Fre Rfi DpAddrdW Wse Rfi DpAddrdW
Relax R+rfi-addr+rfi-addr-rfi Ok Rfi
Safe=Fre Wse DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpAddrdW Wse Rfi DpAddrdW Rfi Fre
Observation R+rfi-addr+rfi-addr-rfi Sometimes 2 998
Time R+rfi-addr+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-data+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-data+rfi-addr-rfi
"Rfi DpDatadW Wse Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 lw x7,0(x6)  | lw x7,0(x6)    ;
 xor x8,x7,x7 | xor x8,x7,x7   ;
 ori x8,x8,1  | add x11,x10,x8 ;
 sw x8,0(x9)  | sw x9,0(x11)   ;
              | lw x12,0(x10)  ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test R+rfi-data+rfi-addr-rfi Allowed
Histogram (4 states)
9     :>0:x7=2; 1:x7=2; 1:x12=1; x=1; y=1;
480   :>0:x7=2; 1:x7=2; 1:x12=1; x=2; y=1;
1     :>0:x7=2; 1:x7=2; 1:x12=2; x=2; y=1;
510   :>0:x7=2; 1:x7=2; 1:x12=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x12=1) is NOT validated
Hash=30e453616a558dc17283b4a57b327e38
Cycle=Rfi Fre Rfi DpDatadW Wse Rfi DpAddrdW
Relax R+rfi-data+rfi-addr-rfi No Rfi
Safe=Fre Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpDatadW Wse Rfi DpAddrdW Rfi Fre
Observation R+rfi-data+rfi-addr-rfi Never 0 1000
Time R+rfi-data+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrl+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrl+rfi-addr-rfi
"Rfi DpCtrldW Wse Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | xor x8,x7,x7   ;
 LC00:          | add x11,x10,x8 ;
 sw x8,0(x9)    | sw x9,0(x11)   ;
                | lw x12,0(x10)  ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test R+rfi-ctrl+rfi-addr-rfi Allowed
Histogram (4 states)
15    :>0:x7=2; 1:x7=2; 1:x12=1; x=1; y=1;
491   :>0:x7=2; 1:x7=2; 1:x12=1; x=2; y=1;
490   :>0:x7=2; 1:x7=2; 1:x12=1; x=1; y=2;
4     *>0:x7=2; 1:x7=2; 1:x12=1; x=2; y=2;
Ok

Witnesses
Positive: 4, Negative: 996
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x12=1) is validated
Hash=4e59897997af46b7a892687cc1696dd6
Cycle=Rfi Fre Rfi DpCtrldW Wse Rfi DpAddrdW
Relax R+rfi-ctrl+rfi-addr-rfi Ok Rfi
Safe=Fre Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrldW Wse Rfi DpAddrdW Rfi Fre
Observation R+rfi-ctrl+rfi-addr-rfi Sometimes 4 996
Time R+rfi-ctrl+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrlfencei+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrlfencei+rfi-addr-rfi
"Rfi DpCtrlFenceIdW Wse Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | xor x8,x7,x7   ;
 LC00:          | add x11,x10,x8 ;
 fence.i        | sw x9,0(x11)   ;
 sw x8,0(x9)    | lw x12,0(x10)  ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test R+rfi-ctrlfencei+rfi-addr-rfi Allowed
Histogram (3 states)
311   :>0:x7=2; 1:x7=2; 1:x12=1; x=1; y=1;
688   :>0:x7=2; 1:x7=2; 1:x12=1; x=2; y=1;
1     :>0:x7=2; 1:x7=2; 1:x12=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x12=1) is NOT validated
Hash=d22319ca10c463f4d10911ea74b7d0da
Cycle=Rfi Fre Rfi DpCtrlFenceIdW Wse Rfi DpAddrdW
Relax R+rfi-ctrlfencei+rfi-addr-rfi No Rfi
Safe=Fre Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrlFenceIdW Wse Rfi DpAddrdW Rfi Fre
Observation R+rfi-ctrlfencei+rfi-addr-rfi Never 0 1000
Time R+rfi-ctrlfencei+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+addr-rfi
"Rfi DpAddrdW Rfe DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 xor x8,x7,x7   | add x10,x9,x7 ;
 add x11,x10,x8 | sw x8,0(x10)  ;
 sw x9,0(x11)   | lw x11,0(x9)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+addr-rfi Allowed
Histogram (3 states)
354   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
151   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
495   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=03ffd156d512e037ab706aa34e033cb5
Cycle=Rfi Fre Rfi DpAddrdW Rfe DpAddrdW
Relax MP+rfi-addr+addr-rfi No Rfi
Safe=Rfe Fre DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpAddrdW Rfi Fre
Observation MP+rfi-addr+addr-rfi Never 0 1000
Time MP+rfi-addr+addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+addr-rfi
"Rfi DpDatadW Rfe DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1            ;
 sw x5,0(x6)  | lw x5,0(x6)   ;
 lw x7,0(x6)  | xor x7,x5,x5  ;
 xor x8,x7,x7 | add x10,x9,x7 ;
 ori x8,x8,1  | sw x8,0(x10)  ;
 sw x8,0(x9)  | lw x11,0(x9)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+addr-rfi Allowed
Histogram (3 states)
491   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
28    :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
481   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=c0bbc289d6bcde003928353e5cc2b0f1
Cycle=Rfi Fre Rfi DpDatadW Rfe DpAddrdW
Relax MP+rfi-data+addr-rfi No Rfi
Safe=Rfe Fre DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpAddrdW Rfi Fre
Observation MP+rfi-data+addr-rfi Never 0 1000
Time MP+rfi-data+addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+addr-rfi
"Rfi DpCtrldW Rfe DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 bne x7,x0,LC00 | add x10,x9,x7 ;
 LC00:          | sw x8,0(x10)  ;
 sw x8,0(x9)    | lw x11,0(x9)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+addr-rfi Allowed
Histogram (3 states)
363   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
150   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
487   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=38122a085e04bf3cbedf6d4f833b3826
Cycle=Rfi Fre Rfi DpCtrldW Rfe DpAddrdW
Relax MP+rfi-ctrl+addr-rfi No Rfi
Safe=Rfe Fre DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpAddrdW Rfi Fre
Observation MP+rfi-ctrl+addr-rfi Never 0 1000
Time MP+rfi-ctrl+addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+addr-rfi
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 bne x7,x0,LC00 | add x10,x9,x7 ;
 LC00:          | sw x8,0(x10)  ;
 fence.i        | lw x11,0(x9)  ;
 sw x8,0(x9)    |               ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
Test MP+rfi-ctrlfencei+addr-rfi Allowed
Histogram (3 states)
89    :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
1     :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
910   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=bf7c47fef001b462c55c7a4d383d302c
Cycle=Rfi Fre Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax MP+rfi-ctrlfencei+addr-rfi No Rfi
Safe=Rfe Fre DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi Fre
Observation MP+rfi-ctrlfencei+addr-rfi Never 0 1000
Time MP+rfi-ctrlfencei+addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-data-rfis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-data-rfis
"Rfi DpDatadW Rfi Fre Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0           | P1           ;
 sw x5,0(x6)  | sw x5,0(x6)  ;
 lw x7,0(x6)  | lw x7,0(x6)  ;
 xor x8,x7,x7 | xor x8,x7,x7 ;
 ori x8,x8,1  | ori x8,x8,1  ;
 sw x8,0(x9)  | sw x8,0(x9)  ;
 lw x10,0(x9) | lw x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
Test SB+rfi-data-rfis Allowed
Histogram (3 states)
6     :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=1;
499   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=2; y=1;
495   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=751795f80e775bf08f085a8a203ec751
Cycle=Rfi Fre Rfi DpDatadW Rfi Fre Rfi DpDatadW
Relax SB+rfi-data-rfis No Rfi
Safe=Fre DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpDatadW Rfi Fre Rfi DpDatadW Rfi Fre
Observation SB+rfi-data-rfis Never 0 1000
Time SB+rfi-data-rfis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-data-rfi+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-data-rfi+rfi-ctrl-rfi
"Rfi DpDatadW Rfi Fre Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 lw x7,0(x6)  | lw x7,0(x6)    ;
 xor x8,x7,x7 | bne x7,x0,LC00 ;
 ori x8,x8,1  | LC00:          ;
 sw x8,0(x9)  | sw x8,0(x9)    ;
 lw x10,0(x9) | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
Test SB+rfi-data-rfi+rfi-ctrl-rfi Allowed
Histogram (3 states)
12    :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=1;
486   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=2; y=1;
502   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=f229fdca533ab4a6a79db705e06ff4b2
Cycle=Rfi Fre Rfi DpDatadW Rfi Fre Rfi DpCtrldW
Relax SB+rfi-data-rfi+rfi-ctrl-rfi No Rfi
Safe=Fre DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpDatadW Rfi Fre Rfi DpCtrldW Rfi Fre
Observation SB+rfi-data-rfi+rfi-ctrl-rfi Never 0 1000
Time SB+rfi-data-rfi+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-data-rfi+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-data-rfi+rfi-ctrlfencei-rfi
"Rfi DpDatadW Rfi Fre Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 lw x7,0(x6)  | lw x7,0(x6)    ;
 xor x8,x7,x7 | bne x7,x0,LC00 ;
 ori x8,x8,1  | LC00:          ;
 sw x8,0(x9)  | fence.i        ;
 lw x10,0(x9) | sw x8,0(x9)    ;
              | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
Test SB+rfi-data-rfi+rfi-ctrlfencei-rfi Allowed
Histogram (2 states)
295   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=1;
705   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=4223f8bd689035e136b1ed64d0d1efc9
Cycle=Rfi Fre Rfi DpDatadW Rfi Fre Rfi DpCtrlFenceIdW
Relax SB+rfi-data-rfi+rfi-ctrlfencei-rfi No Rfi
Safe=Fre DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpDatadW Rfi Fre Rfi DpCtrlFenceIdW Rfi Fre
Observation SB+rfi-data-rfi+rfi-ctrlfencei-rfi Never 0 1000
Time SB+rfi-data-rfi+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr+rfi-data-rfi
"Rfi DpAddrdR Fre Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0             | P1           ;
 sw x5,0(x6)    | sw x5,0(x6)  ;
 lw x7,0(x6)    | lw x7,0(x6)  ;
 xor x8,x7,x7   | xor x8,x7,x7 ;
 add x11,x10,x8 | ori x8,x8,1  ;
 lw x9,0(x11)   | sw x8,0(x9)  ;
                | lw x10,0(x9) ;

exists (x=2 /\ 0:x7=2 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test SB+rfi-addr+rfi-data-rfi Allowed
Histogram (3 states)
503   :>0:x7=2; 0:x9=0; 1:x7=1; 1:x10=1; x=1;
54    *>0:x7=2; 0:x9=0; 1:x7=1; 1:x10=1; x=2;
443   :>0:x7=2; 0:x9=1; 1:x7=1; 1:x10=1; x=2;
Ok

Witnesses
Positive: 54, Negative: 946
Condition exists (x=2 /\ 0:x7=2 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x10=1) is validated
Hash=1725bf45fd057871181e97986059d7f0
Cycle=Rfi Fre Rfi DpAddrdR Fre Rfi DpDatadW
Relax SB+rfi-addr+rfi-data-rfi Ok Rfi
Safe=Fre DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdR Fre Rfi DpDatadW Rfi Fre
Observation SB+rfi-addr+rfi-data-rfi Sometimes 54 946
Time SB+rfi-addr+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrlfencei+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrlfencei+rfi-data-rfi
"Rfi DpCtrlFenceIdR Fre Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0             | P1           ;
 sw x5,0(x6)    | sw x5,0(x6)  ;
 lw x7,0(x6)    | lw x7,0(x6)  ;
 bne x7,x0,LC00 | xor x8,x7,x7 ;
 LC00:          | ori x8,x8,1  ;
 fence.i        | sw x8,0(x9)  ;
 lw x8,0(x9)    | lw x10,0(x9) ;

exists (x=2 /\ 0:x7=2 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
Test SB+rfi-ctrlfencei+rfi-data-rfi Allowed
Histogram (3 states)
10    :>0:x7=2; 0:x8=0; 1:x7=1; 1:x10=1; x=1;
236   :>0:x7=2; 0:x8=1; 1:x7=1; 1:x10=1; x=1;
754   :>0:x7=2; 0:x8=1; 1:x7=1; 1:x10=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x10=1) is NOT validated
Hash=771373926828b54c6ada08b3f950fde5
Cycle=Rfi Fre Rfi DpCtrlFenceIdR Fre Rfi DpDatadW
Relax SB+rfi-ctrlfencei+rfi-data-rfi No Rfi
Safe=Fre DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrlFenceIdR Fre Rfi DpDatadW Rfi Fre
Observation SB+rfi-ctrlfencei+rfi-data-rfi Never 0 1000
Time SB+rfi-ctrlfencei+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-addr+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-addr+rfi-data-rfi
"Rfi DpAddrdW Wse Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1           ;
 sw x5,0(x6)    | sw x5,0(x6)  ;
 lw x7,0(x6)    | lw x7,0(x6)  ;
 xor x8,x7,x7   | xor x8,x7,x7 ;
 add x11,x10,x8 | ori x8,x8,1  ;
 sw x9,0(x11)   | sw x8,0(x9)  ;
                | lw x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test R+rfi-addr+rfi-data-rfi Allowed
Histogram (4 states)
5     :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
495   :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
499   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
1     *>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is validated
Hash=74dce3c7b98b1e3cd978072e4da3c4ff
Cycle=Rfi Fre Rfi DpAddrdW Wse Rfi DpDatadW
Relax R+rfi-addr+rfi-data-rfi Ok Rfi
Safe=Fre Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpAddrdW Wse Rfi DpDatadW Rfi Fre
Observation R+rfi-addr+rfi-data-rfi Sometimes 1 999
Time R+rfi-addr+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-data+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-data+rfi-data-rfi
"Rfi DpDatadW Wse Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0           | P1           ;
 sw x5,0(x6)  | sw x5,0(x6)  ;
 lw x7,0(x6)  | lw x7,0(x6)  ;
 xor x8,x7,x7 | xor x8,x7,x7 ;
 ori x8,x8,1  | ori x8,x8,1  ;
 sw x8,0(x9)  | sw x8,0(x9)  ;
              | lw x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test R+rfi-data+rfi-data-rfi Allowed
Histogram (4 states)
11    :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
496   :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
492   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
1     *>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is validated
Hash=1440ed0f1fcf5613c2142a3f65a52ba5
Cycle=Rfi Fre Rfi DpDatadW Wse Rfi DpDatadW
Relax R+rfi-data+rfi-data-rfi Ok Rfi
Safe=Fre Wse DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpDatadW Wse Rfi DpDatadW Rfi Fre
Observation R+rfi-data+rfi-data-rfi Sometimes 1 999
Time R+rfi-data+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrl+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrl+rfi-data-rfi
"Rfi DpCtrldW Wse Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1           ;
 sw x5,0(x6)    | sw x5,0(x6)  ;
 lw x7,0(x6)    | lw x7,0(x6)  ;
 bne x7,x0,LC00 | xor x8,x7,x7 ;
 LC00:          | ori x8,x8,1  ;
 sw x8,0(x9)    | sw x8,0(x9)  ;
                | lw x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test R+rfi-ctrl+rfi-data-rfi Allowed
Histogram (4 states)
15    :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
495   :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
489   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
1     *>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is validated
Hash=1c0225169a3a3e3cb9352632171fd02d
Cycle=Rfi Fre Rfi DpCtrldW Wse Rfi DpDatadW
Relax R+rfi-ctrl+rfi-data-rfi Ok Rfi
Safe=Fre Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrldW Wse Rfi DpDatadW Rfi Fre
Observation R+rfi-ctrl+rfi-data-rfi Sometimes 1 999
Time R+rfi-ctrl+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrlfencei+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrlfencei+rfi-data-rfi
"Rfi DpCtrlFenceIdW Wse Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1           ;
 sw x5,0(x6)    | sw x5,0(x6)  ;
 lw x7,0(x6)    | lw x7,0(x6)  ;
 bne x7,x0,LC00 | xor x8,x7,x7 ;
 LC00:          | ori x8,x8,1  ;
 fence.i        | sw x8,0(x9)  ;
 sw x8,0(x9)    | lw x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test R+rfi-ctrlfencei+rfi-data-rfi Allowed
Histogram (3 states)
295   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
704   :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
1     :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=297630c9965259a80cee79c6f50a1aeb
Cycle=Rfi Fre Rfi DpCtrlFenceIdW Wse Rfi DpDatadW
Relax R+rfi-ctrlfencei+rfi-data-rfi No Rfi
Safe=Fre Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrlFenceIdW Wse Rfi DpDatadW Rfi Fre
Observation R+rfi-ctrlfencei+rfi-data-rfi Never 0 1000
Time R+rfi-ctrlfencei+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+data-rfi
"Rfi DpAddrdW Rfe DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0             | P1           ;
 sw x5,0(x6)    | lw x5,0(x6)  ;
 lw x7,0(x6)    | xor x7,x5,x5 ;
 xor x8,x7,x7   | ori x7,x7,1  ;
 add x11,x10,x8 | sw x7,0(x8)  ;
 sw x9,0(x11)   | lw x9,0(x8)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	ori a1,a1,1
	sw a1,0(a4)
	lw a2,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+data-rfi Allowed
Histogram (3 states)
337   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
181   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
482   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=5afcc9364960bd531f3a9a174d94376a
Cycle=Rfi Fre Rfi DpAddrdW Rfe DpDatadW
Relax MP+rfi-addr+data-rfi No Rfi
Safe=Rfe Fre DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpDatadW Rfi Fre
Observation MP+rfi-addr+data-rfi Never 0 1000
Time MP+rfi-addr+data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+data-rfi
"Rfi DpDatadW Rfe DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0           | P1           ;
 sw x5,0(x6)  | lw x5,0(x6)  ;
 lw x7,0(x6)  | xor x7,x5,x5 ;
 xor x8,x7,x7 | ori x7,x7,1  ;
 ori x8,x8,1  | sw x7,0(x8)  ;
 sw x8,0(x9)  | lw x9,0(x8)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	ori a1,a1,1
	sw a1,0(a4)
	lw a2,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+data-rfi Allowed
Histogram (3 states)
435   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
76    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
489   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ec9893a3f06ca0fb7ffc5845386ba3bd
Cycle=Rfi Fre Rfi DpDatadW Rfe DpDatadW
Relax MP+rfi-data+data-rfi No Rfi
Safe=Rfe Fre DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpDatadW Rfi Fre
Observation MP+rfi-data+data-rfi Never 0 1000
Time MP+rfi-data+data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+data-rfi
"Rfi DpCtrldW Rfe DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1           ;
 sw x5,0(x6)    | lw x5,0(x6)  ;
 lw x7,0(x6)    | xor x7,x5,x5 ;
 bne x7,x0,LC00 | ori x7,x7,1  ;
 LC00:          | sw x7,0(x8)  ;
 sw x8,0(x9)    | lw x9,0(x8)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	ori a1,a1,1
	sw a1,0(a4)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+data-rfi Allowed
Histogram (3 states)
305   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
197   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
498   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1edd150eb5fc154579949cf9d4b58349
Cycle=Rfi Fre Rfi DpCtrldW Rfe DpDatadW
Relax MP+rfi-ctrl+data-rfi No Rfi
Safe=Rfe Fre DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpDatadW Rfi Fre
Observation MP+rfi-ctrl+data-rfi Never 0 1000
Time MP+rfi-ctrl+data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+data-rfi
"Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1           ;
 sw x5,0(x6)    | lw x5,0(x6)  ;
 lw x7,0(x6)    | xor x7,x5,x5 ;
 bne x7,x0,LC00 | ori x7,x7,1  ;
 LC00:          | sw x7,0(x8)  ;
 fence.i        | lw x9,0(x8)  ;
 sw x8,0(x9)    |              ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	ori a1,a1,1
	sw a1,0(a4)
	lw a2,0(a4)
Test MP+rfi-ctrlfencei+data-rfi Allowed
Histogram (2 states)
24    :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
976   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=35ab6ce3edb95f6a6258aba2d9e948eb
Cycle=Rfi Fre Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax MP+rfi-ctrlfencei+data-rfi No Rfi
Safe=Rfe Fre DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi Fre
Observation MP+rfi-ctrlfencei+data-rfi Never 0 1000
Time MP+rfi-ctrlfencei+data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrl-rfis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrl-rfis
"Rfi DpCtrldW Rfi Fre Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x8,0(x9)    | sw x8,0(x9)    ;
 lw x10,0(x9)   | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
Test SB+rfi-ctrl-rfis Allowed
Histogram (5 states)
11    :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=1;
484   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=2; y=1;
498   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=2;
1     :>0:x7=2; 0:x10=2; 1:x7=2; 1:x10=1; x=1; y=2;
6     *>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=2; y=2;
Ok

Witnesses
Positive: 6, Negative: 994
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1) is validated
Hash=1667634fe02f10494c933fd33d4720db
Cycle=Rfi Fre Rfi DpCtrldW Rfi Fre Rfi DpCtrldW
Relax SB+rfi-ctrl-rfis Ok Rfi
Safe=Fre DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrldW Rfi Fre Rfi DpCtrldW Rfi Fre
Observation SB+rfi-ctrl-rfis Sometimes 6 994
Time SB+rfi-ctrl-rfis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrl-rfi+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrl-rfi+rfi-ctrlfencei-rfi
"Rfi DpCtrldW Rfi Fre Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x8,0(x9)    | fence.i        ;
 lw x10,0(x9)   | sw x8,0(x9)    ;
                | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
Test SB+rfi-ctrl-rfi+rfi-ctrlfencei-rfi Allowed
Histogram (3 states)
212   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=1;
5     :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=2; y=1;
783   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=3ca20ccf744e89d64575615ce43b7ee8
Cycle=Rfi Fre Rfi DpCtrldW Rfi Fre Rfi DpCtrlFenceIdW
Relax SB+rfi-ctrl-rfi+rfi-ctrlfencei-rfi No Rfi
Safe=Fre DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrldW Rfi Fre Rfi DpCtrlFenceIdW Rfi Fre
Observation SB+rfi-ctrl-rfi+rfi-ctrlfencei-rfi Never 0 1000
Time SB+rfi-ctrl-rfi+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr+rfi-ctrl-rfi
"Rfi DpAddrdR Fre Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 lw x9,0(x11)   | sw x5,0(x8)    ;
                | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test SB+rfi-addr+rfi-ctrl-rfi Allowed
Histogram (3 states)
496   :>0:x7=2; 0:x9=0; 1:x7=1; 1:x9=1; x=1;
126   *>0:x7=2; 0:x9=0; 1:x7=1; 1:x9=1; x=2;
378   :>0:x7=2; 0:x9=1; 1:x7=1; 1:x9=1; x=2;
Ok

Witnesses
Positive: 126, Negative: 874
Condition exists (x=2 /\ 0:x7=2 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x9=1) is validated
Hash=298c6a3557a548f48b699ec5dffe1aaf
Cycle=Rfi Fre Rfi DpAddrdR Fre Rfi DpCtrldW
Relax SB+rfi-addr+rfi-ctrl-rfi Ok Rfi
Safe=Fre DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdR Fre Rfi DpCtrldW Rfi Fre
Observation SB+rfi-addr+rfi-ctrl-rfi Sometimes 126 874
Time SB+rfi-addr+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrlfencei+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrlfencei+rfi-ctrl-rfi
"Rfi DpCtrlFenceIdR Fre Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | sw x5,0(x8)    ;
 lw x8,0(x9)    | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
Test SB+rfi-ctrlfencei+rfi-ctrl-rfi Allowed
Histogram (3 states)
9     :>0:x7=2; 0:x8=0; 1:x7=1; 1:x9=1; x=1;
122   :>0:x7=2; 0:x8=1; 1:x7=1; 1:x9=1; x=1;
869   :>0:x7=2; 0:x8=1; 1:x7=1; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x9=1) is NOT validated
Hash=fa7987c6db0baaeeef8bb232be832c54
Cycle=Rfi Fre Rfi DpCtrlFenceIdR Fre Rfi DpCtrldW
Relax SB+rfi-ctrlfencei+rfi-ctrl-rfi No Rfi
Safe=Fre DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrlFenceIdR Fre Rfi DpCtrldW Rfi Fre
Observation SB+rfi-ctrlfencei+rfi-ctrl-rfi Never 0 1000
Time SB+rfi-ctrlfencei+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-addr+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-addr+rfi-ctrl-rfi
"Rfi DpAddrdW Wse Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 sw x9,0(x11)   | sw x8,0(x9)    ;
                | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test R+rfi-addr+rfi-ctrl-rfi Allowed
Histogram (4 states)
16    :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
486   :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
497   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
1     *>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is validated
Hash=613ba529c7cc8bb9a0951070ba62164c
Cycle=Rfi Fre Rfi DpAddrdW Wse Rfi DpCtrldW
Relax R+rfi-addr+rfi-ctrl-rfi Ok Rfi
Safe=Fre Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpAddrdW Wse Rfi DpCtrldW Rfi Fre
Observation R+rfi-addr+rfi-ctrl-rfi Sometimes 1 999
Time R+rfi-addr+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-data+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-data+rfi-ctrl-rfi
"Rfi DpDatadW Wse Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 lw x7,0(x6)  | lw x7,0(x6)    ;
 xor x8,x7,x7 | bne x7,x0,LC00 ;
 ori x8,x8,1  | LC00:          ;
 sw x8,0(x9)  | sw x8,0(x9)    ;
              | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test R+rfi-data+rfi-ctrl-rfi Allowed
Histogram (4 states)
17    :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
485   :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
495   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
3     *>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=2;
Ok

Witnesses
Positive: 3, Negative: 997
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is validated
Hash=200cc287c85aa5d14ca99f48120894b3
Cycle=Rfi Fre Rfi DpDatadW Wse Rfi DpCtrldW
Relax R+rfi-data+rfi-ctrl-rfi Ok Rfi
Safe=Fre Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpDatadW Wse Rfi DpCtrldW Rfi Fre
Observation R+rfi-data+rfi-ctrl-rfi Sometimes 3 997
Time R+rfi-data+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrl+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrl+rfi-ctrl-rfi
"Rfi DpCtrldW Wse Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x8,0(x9)    | sw x8,0(x9)    ;
                | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test R+rfi-ctrl+rfi-ctrl-rfi Allowed
Histogram (4 states)
48    :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
474   :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
476   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
2     *>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=2;
Ok

Witnesses
Positive: 2, Negative: 998
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is validated
Hash=8d34c4c7be9bfdd230d8bea5e4f36080
Cycle=Rfi Fre Rfi DpCtrldW Wse Rfi DpCtrldW
Relax R+rfi-ctrl+rfi-ctrl-rfi Ok Rfi
Safe=Fre Wse DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrldW Wse Rfi DpCtrldW Rfi Fre
Observation R+rfi-ctrl+rfi-ctrl-rfi Sometimes 2 998
Time R+rfi-ctrl+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrlfencei+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrlfencei+rfi-ctrl-rfi
"Rfi DpCtrlFenceIdW Wse Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | sw x8,0(x9)    ;
 sw x8,0(x9)    | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test R+rfi-ctrlfencei+rfi-ctrl-rfi Allowed
Histogram (3 states)
46    :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
950   :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
4     :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=f5088e0e89df83219081f647cc824e94
Cycle=Rfi Fre Rfi DpCtrlFenceIdW Wse Rfi DpCtrldW
Relax R+rfi-ctrlfencei+rfi-ctrl-rfi No Rfi
Safe=Fre Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrlFenceIdW Wse Rfi DpCtrldW Rfi Fre
Observation R+rfi-ctrlfencei+rfi-ctrl-rfi Never 0 1000
Time R+rfi-ctrlfencei+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrl-rfi
"Rfi DpAddrdW Rfe DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+ctrl-rfi Allowed
Histogram (3 states)
410   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
297   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
293   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=5c762c88ce8579011c5321fc1ba7df37
Cycle=Rfi Fre Rfi DpAddrdW Rfe DpCtrldW
Relax MP+rfi-addr+ctrl-rfi No Rfi
Safe=Rfe Fre DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrldW Rfi Fre
Observation MP+rfi-addr+ctrl-rfi Never 0 1000
Time MP+rfi-addr+ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrl-rfi
"Rfi DpDatadW Rfe DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrl-rfi Allowed
Histogram (3 states)
482   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
196   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
322   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6f3f028f0474610002f8d140722f0e49
Cycle=Rfi Fre Rfi DpDatadW Rfe DpCtrldW
Relax MP+rfi-data+ctrl-rfi No Rfi
Safe=Rfe Fre DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrldW Rfi Fre
Observation MP+rfi-data+ctrl-rfi Never 0 1000
Time MP+rfi-data+ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrl-rfi
"Rfi DpCtrldW Rfe DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrl-rfi Allowed
Histogram (3 states)
337   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
242   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
421   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7bc17f452cba43f785e1b2761a13694e
Cycle=Rfi Fre Rfi DpCtrldW Rfe DpCtrldW
Relax MP+rfi-ctrl+ctrl-rfi No Rfi
Safe=Rfe Fre DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrldW Rfi Fre
Observation MP+rfi-ctrl+ctrl-rfi Never 0 1000
Time MP+rfi-ctrl+ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrl-rfi
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    |                ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
Test MP+rfi-ctrlfencei+ctrl-rfi Allowed
Histogram (3 states)
67    :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
1     :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
932   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8cb5d429792583c9314141c05574c6ac
Cycle=Rfi Fre Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax MP+rfi-ctrlfencei+ctrl-rfi No Rfi
Safe=Rfe Fre DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi Fre
Observation MP+rfi-ctrlfencei+ctrl-rfi Never 0 1000
Time MP+rfi-ctrlfencei+ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrlfencei-rfis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrlfencei-rfis
"Rfi DpCtrlFenceIdW Rfi Fre Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x8,0(x9)    | sw x8,0(x9)    ;
 lw x10,0(x9)   | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
Test SB+rfi-ctrlfencei-rfis Allowed
Histogram (3 states)
993   :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=1;
3     :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=2; y=1;
4     :>0:x7=2; 0:x10=1; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 0:x10=1 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=0534f605df82906c234aa5387d6811d8
Cycle=Rfi Fre Rfi DpCtrlFenceIdW Rfi Fre Rfi DpCtrlFenceIdW
Relax SB+rfi-ctrlfencei-rfis No Rfi
Safe=Fre DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrlFenceIdW Rfi Fre Rfi DpCtrlFenceIdW Rfi Fre
Observation SB+rfi-ctrlfencei-rfis Never 0 1000
Time SB+rfi-ctrlfencei-rfis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr+rfi-ctrlfencei-rfi
"Rfi DpAddrdR Fre Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 lw x9,0(x11)   | fence.i        ;
                | sw x5,0(x8)    ;
                | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test SB+rfi-addr+rfi-ctrlfencei-rfi Allowed
Histogram (3 states)
968   :>0:x7=2; 0:x9=0; 1:x7=1; 1:x9=1; x=1;
28    :>0:x7=2; 0:x9=1; 1:x7=1; 1:x9=1; x=1;
4     :>0:x7=2; 0:x9=1; 1:x7=1; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x9=1) is NOT validated
Hash=5eb9e4ab9cd1ccd387c8cd75790bdc38
Cycle=Rfi Fre Rfi DpAddrdR Fre Rfi DpCtrlFenceIdW
Relax SB+rfi-addr+rfi-ctrlfencei-rfi No Rfi
Safe=Fre DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdR Fre Rfi DpCtrlFenceIdW Rfi Fre
Observation SB+rfi-addr+rfi-ctrlfencei-rfi Never 0 1000
Time SB+rfi-addr+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrlfencei+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrlfencei+rfi-ctrlfencei-rfi
"Rfi DpCtrlFenceIdR Fre Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x8,0(x9)    | sw x5,0(x8)    ;
                | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
Test SB+rfi-ctrlfencei+rfi-ctrlfencei-rfi Allowed
Histogram (3 states)
13    :>0:x7=2; 0:x8=0; 1:x7=1; 1:x9=1; x=1;
986   :>0:x7=2; 0:x8=1; 1:x7=1; 1:x9=1; x=1;
1     :>0:x7=2; 0:x8=1; 1:x7=1; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x9=1) is NOT validated
Hash=e82824572af1d7b1786d65b004acf77a
Cycle=Rfi Fre Rfi DpCtrlFenceIdR Fre Rfi DpCtrlFenceIdW
Relax SB+rfi-ctrlfencei+rfi-ctrlfencei-rfi No Rfi
Safe=Fre DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrlFenceIdR Fre Rfi DpCtrlFenceIdW Rfi Fre
Observation SB+rfi-ctrlfencei+rfi-ctrlfencei-rfi Never 0 1000
Time SB+rfi-ctrlfencei+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-addr+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-addr+rfi-ctrlfencei-rfi
"Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 sw x9,0(x11)   | fence.i        ;
                | sw x8,0(x9)    ;
                | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test R+rfi-addr+rfi-ctrlfencei-rfi Allowed
Histogram (3 states)
490   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
1     :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
509   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=73a34f38e06d84faf66c681b676aac0d
Cycle=Rfi Fre Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW
Relax R+rfi-addr+rfi-ctrlfencei-rfi No Rfi
Safe=Fre Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW Rfi Fre
Observation R+rfi-addr+rfi-ctrlfencei-rfi Never 0 1000
Time R+rfi-addr+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-data+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-data+rfi-ctrlfencei-rfi
"Rfi DpDatadW Wse Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 lw x7,0(x6)  | lw x7,0(x6)    ;
 xor x8,x7,x7 | bne x7,x0,LC00 ;
 ori x8,x8,1  | LC00:          ;
 sw x8,0(x9)  | fence.i        ;
              | sw x8,0(x9)    ;
              | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test R+rfi-data+rfi-ctrlfencei-rfi Allowed
Histogram (3 states)
499   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
1     :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
500   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=3dd97b53ac32868ed965c49ed5ed1f1c
Cycle=Rfi Fre Rfi DpDatadW Wse Rfi DpCtrlFenceIdW
Relax R+rfi-data+rfi-ctrlfencei-rfi No Rfi
Safe=Fre Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpDatadW Wse Rfi DpCtrlFenceIdW Rfi Fre
Observation R+rfi-data+rfi-ctrlfencei-rfi Never 0 1000
Time R+rfi-data+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrl+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrl+rfi-ctrlfencei-rfi
"Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x8,0(x9)    | fence.i        ;
                | sw x8,0(x9)    ;
                | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test R+rfi-ctrl+rfi-ctrlfencei-rfi Allowed
Histogram (3 states)
548   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
1     :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
451   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=5896349e6b7590f55d88a8eba0cc5014
Cycle=Rfi Fre Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW
Relax R+rfi-ctrl+rfi-ctrlfencei-rfi No Rfi
Safe=Fre Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW Rfi Fre
Observation R+rfi-ctrl+rfi-ctrlfencei-rfi Never 0 1000
Time R+rfi-ctrl+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrlfencei+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrlfencei+rfi-ctrlfencei-rfi
"Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x8,0(x9)    | sw x8,0(x9)    ;
                | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test R+rfi-ctrlfencei+rfi-ctrlfencei-rfi Allowed
Histogram (3 states)
994   :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=1;
4     :>0:x7=2; 1:x7=2; 1:x10=1; x=2; y=1;
2     :>0:x7=2; 1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=c65aa840f07badd95032812bb947dab1
Cycle=Rfi Fre Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdW
Relax R+rfi-ctrlfencei+rfi-ctrlfencei-rfi No Rfi
Safe=Fre Wse DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdW Rfi Fre
Observation R+rfi-ctrlfencei+rfi-ctrlfencei-rfi Never 0 1000
Time R+rfi-ctrlfencei+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrlfencei-rfi
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | fence.i        ;
 sw x9,0(x11)   | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+ctrlfencei-rfi Allowed
Histogram (3 states)
776   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
222   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
2     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3c1b7e62d2b5f2334ed4614ed6d39f93
Cycle=Rfi Fre Rfi DpAddrdW Rfe DpCtrlFenceIdW
Relax MP+rfi-addr+ctrlfencei-rfi No Rfi
Safe=Rfe Fre DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi Fre
Observation MP+rfi-addr+ctrlfencei-rfi Never 0 1000
Time MP+rfi-addr+ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrlfencei-rfi
"Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | fence.i        ;
 sw x8,0(x9)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrlfencei-rfi Allowed
Histogram (3 states)
913   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
84    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
3     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c6a97cdcc412bfb285af6384f4fbcf3d
Cycle=Rfi Fre Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax MP+rfi-data+ctrlfencei-rfi No Rfi
Safe=Rfe Fre DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi Fre
Observation MP+rfi-data+ctrlfencei-rfi Never 0 1000
Time MP+rfi-data+ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrlfencei-rfi
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x8,0(x9)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrlfencei-rfi Allowed
Histogram (3 states)
746   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
246   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
8     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=d4b173b92060ade351e48f7174884785
Cycle=Rfi Fre Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax MP+rfi-ctrl+ctrlfencei-rfi No Rfi
Safe=Rfe Fre DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi Fre
Observation MP+rfi-ctrl+ctrlfencei-rfi Never 0 1000
Time MP+rfi-ctrl+ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrlfencei-rfi
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+ctrlfencei-rfi Allowed
Histogram (2 states)
990   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
10    :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=eb18643261edb06f12cd203e7c505874
Cycle=Rfi Fre Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax MP+rfi-ctrlfencei+ctrlfencei-rfi No Rfi
Safe=Rfe Fre DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi Fre
Observation MP+rfi-ctrlfencei+ctrlfencei-rfi Never 0 1000
Time MP+rfi-ctrlfencei+ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+fence.r.rw
"Rfi DpAddrdW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0            | P1          ;
 sw x5,0(x6)   | lw x5,0(x6) ;
 lw x7,0(x6)   | fence r,rw  ;
 xor x8,x7,x7  | lw x7,0(x8) ;
 add x10,x9,x8 |             ;
 sw x5,0(x10)  |             ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
Test MP+rfi-addr+fence.r.rw Allowed
Histogram (3 states)
22    :>0:x7=1; 1:x5=0; 1:x7=0;
810   :>0:x7=1; 1:x5=0; 1:x7=1;
168   :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=ba2dc6cd6fb0cd386e6df7fba75e8043
Cycle=Rfi DpAddrdW Rfe Fence.r.rwdRR Fre
Relax MP+rfi-addr+fence.r.rw No Rfi
Safe=Rfe Fre Fence.r.rwdRR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe Fence.r.rwdRR Fre
Observation MP+rfi-addr+fence.r.rw Never 0 1000
Time MP+rfi-addr+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+fence.r.rw
"Rfi DpDatadW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | lw x5,0(x6) ;
 lw x7,0(x6)  | fence r,rw  ;
 xor x8,x7,x7 | lw x7,0(x8) ;
 ori x8,x8,1  |             ;
 sw x8,0(x9)  |             ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
Test MP+rfi-data+fence.r.rw Allowed
Histogram (3 states)
25    :>0:x7=1; 1:x5=0; 1:x7=0;
805   :>0:x7=1; 1:x5=0; 1:x7=1;
170   :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=4cacb25c757a24e5f7d61aecdcd8c846
Cycle=Rfi DpDatadW Rfe Fence.r.rwdRR Fre
Relax MP+rfi-data+fence.r.rw No Rfi
Safe=Rfe Fre Fence.r.rwdRR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe Fence.r.rwdRR Fre
Observation MP+rfi-data+fence.r.rw Never 0 1000
Time MP+rfi-data+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+fence.r.rw
"Rfi DpCtrldW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence r,rw  ;
 bne x7,x0,LC00 | lw x7,0(x8) ;
 LC00:          |             ;
 sw x5,0(x8)    |             ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
Test MP+rfi-ctrl+fence.r.rw Allowed
Histogram (3 states)
38    :>0:x7=1; 1:x5=0; 1:x7=0;
753   :>0:x7=1; 1:x5=0; 1:x7=1;
209   :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=676eb8df283ceb65a147bfbbcc75bd92
Cycle=Rfi DpCtrldW Rfe Fence.r.rwdRR Fre
Relax MP+rfi-ctrl+fence.r.rw No Rfi
Safe=Rfe Fre Fence.r.rwdRR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe Fence.r.rwdRR Fre
Observation MP+rfi-ctrl+fence.r.rw Never 0 1000
Time MP+rfi-ctrl+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+fence.r.rw
"Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence r,rw  ;
 bne x7,x0,LC00 | lw x7,0(x8) ;
 LC00:          |             ;
 fence.i        |             ;
 sw x5,0(x8)    |             ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
Test MP+rfi-ctrlfencei+fence.r.rw Allowed
Histogram (2 states)
215   :>0:x7=1; 1:x5=0; 1:x7=0;
785   :>0:x7=1; 1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=81c278d1e8ff258dd6a9c6ef4980f279
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRR Fre
Relax MP+rfi-ctrlfencei+fence.r.rw No Rfi
Safe=Rfe Fre Fence.r.rwdRR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRR Fre
Observation MP+rfi-ctrlfencei+fence.r.rw Never 0 1000
Time MP+rfi-ctrlfencei+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+fence.rw.rw+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+rfi-addr-rfi
"Fence.rw.rwdWR Fre Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | sw x5,0(x6)   ;
 fence rw,rw | lw x7,0(x6)   ;
 lw x7,0(x8) | xor x8,x7,x7  ;
             | add x10,x9,x8 ;
             | sw x5,0(x10)  ;
             | lw x11,0(x9)  ;

exists (x=2 /\ 0:x7=0 /\ 1:x7=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+rfi-addr-rfi Allowed
Histogram (3 states)
18    :>0:x7=0; 1:x7=1; 1:x11=1; x=1;
439   :>0:x7=1; 1:x7=1; 1:x11=1; x=1;
543   :>0:x7=1; 1:x7=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=0 /\ 1:x7=1 /\ 1:x11=1) is NOT validated
Hash=87a1add4244ce11dbd0e476b89c72fd5
Cycle=Rfi Fre Fence.rw.rwdWR Fre Rfi DpAddrdW
Relax SB+fence.rw.rw+rfi-addr-rfi No Rfi
Safe=Fre Fence.rw.rwdWR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Rfi DpAddrdW Rfi Fre
Observation SB+fence.rw.rw+rfi-addr-rfi Never 0 1000
Time SB+fence.rw.rw+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+fence.rw.rw+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+rfi-data-rfi
"Fence.rw.rwdWR Fre Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0          | P1           ;
 sw x5,0(x6) | sw x5,0(x6)  ;
 fence rw,rw | lw x7,0(x6)  ;
 lw x7,0(x8) | xor x8,x7,x7 ;
             | ori x8,x8,1  ;
             | sw x8,0(x9)  ;
             | lw x10,0(x9) ;

exists (x=2 /\ 0:x7=0 /\ 1:x7=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+rfi-data-rfi Allowed
Histogram (4 states)
17    :>0:x7=0; 1:x7=1; 1:x10=1; x=1;
461   :>0:x7=1; 1:x7=1; 1:x10=1; x=1;
518   :>0:x7=1; 1:x7=1; 1:x10=1; x=2;
4     :>0:x7=1; 1:x7=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=0 /\ 1:x7=1 /\ 1:x10=1) is NOT validated
Hash=6463713af91925f6fdc78bc6dc42c493
Cycle=Rfi Fre Fence.rw.rwdWR Fre Rfi DpDatadW
Relax SB+fence.rw.rw+rfi-data-rfi No Rfi
Safe=Fre Fence.rw.rwdWR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Rfi DpDatadW Rfi Fre
Observation SB+fence.rw.rw+rfi-data-rfi Never 0 1000
Time SB+fence.rw.rw+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+fence.rw.rw+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+rfi-ctrl-rfi
"Fence.rw.rwdWR Fre Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 lw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | sw x5,0(x8)    ;
             | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=0 /\ 1:x7=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+rfi-ctrl-rfi Allowed
Histogram (3 states)
8     :>0:x7=0; 1:x7=1; 1:x9=1; x=1;
320   :>0:x7=1; 1:x7=1; 1:x9=1; x=1;
672   :>0:x7=1; 1:x7=1; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=0 /\ 1:x7=1 /\ 1:x9=1) is NOT validated
Hash=243f97e10f16ed1913421b51d0f11b92
Cycle=Rfi Fre Fence.rw.rwdWR Fre Rfi DpCtrldW
Relax SB+fence.rw.rw+rfi-ctrl-rfi No Rfi
Safe=Fre Fence.rw.rwdWR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Rfi DpCtrldW Rfi Fre
Observation SB+fence.rw.rw+rfi-ctrl-rfi Never 0 1000
Time SB+fence.rw.rw+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+fence.rw.rw+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+rfi-ctrlfencei-rfi
"Fence.rw.rwdWR Fre Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 lw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x5,0(x8)    ;
             | lw x9,0(x8)    ;

exists (x=2 /\ 0:x7=0 /\ 1:x7=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+rfi-ctrlfencei-rfi Allowed
Histogram (2 states)
14    :>0:x7=0; 1:x7=1; 1:x9=1; x=1;
986   :>0:x7=1; 1:x7=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=0 /\ 1:x7=1 /\ 1:x9=1) is NOT validated
Hash=b8678a5f162eb6749fb9e7747d41c372
Cycle=Rfi Fre Fence.rw.rwdWR Fre Rfi DpCtrlFenceIdW
Relax SB+fence.rw.rw+rfi-ctrlfencei-rfi No Rfi
Safe=Fre Fence.rw.rwdWR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Rfi DpCtrlFenceIdW Rfi Fre
Observation SB+fence.rw.rw+rfi-ctrlfencei-rfi Never 0 1000
Time SB+fence.rw.rw+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+fence.rw.rw+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+rfi-addr
"Fence.rw.rwdWR Fre Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 lw x7,0(x8) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | lw x9,0(x11)   ;

exists (0:x7=0 /\ 1:x7=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+rfi-addr Allowed
Histogram (2 states)
969   :>0:x7=1; 1:x7=1; 1:x9=0;
31    :>0:x7=0; 1:x7=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=1 /\ 1:x9=0) is NOT validated
Hash=35d614c49ae791b54aceac81daae4e7f
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWR Fre
Relax SB+fence.rw.rw+rfi-addr No Rfi
Safe=Fre Fence.rw.rwdWR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Rfi DpAddrdR Fre
Observation SB+fence.rw.rw+rfi-addr Never 0 1000
Time SB+fence.rw.rw+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+fence.rw.rw+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+rfi-ctrlfencei
"Fence.rw.rwdWR Fre Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 lw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x8,0(x9)    ;

exists (0:x7=0 /\ 1:x7=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+rfi-ctrlfencei Allowed
Histogram (3 states)
2     :>0:x7=1; 1:x7=1; 1:x8=0;
10    :>0:x7=0; 1:x7=1; 1:x8=1;
988   :>0:x7=1; 1:x7=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=1 /\ 1:x8=0) is NOT validated
Hash=23491dc8b2887a7919c947db58914cb5
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.rwdWR Fre
Relax SB+fence.rw.rw+rfi-ctrlfencei No Rfi
Safe=Fre Fence.rw.rwdWR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Rfi DpCtrlFenceIdR Fre
Observation SB+fence.rw.rw+rfi-ctrlfencei Never 0 1000
Time SB+fence.rw.rw+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-addr+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-addr+fence.rw.rw
"Rfi DpAddrdW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0            | P1          ;
 sw x5,0(x6)   | sw x5,0(x6) ;
 lw x7,0(x6)   | fence rw,rw ;
 xor x8,x7,x7  | lw x7,0(x8) ;
 add x10,x9,x8 |             ;
 sw x5,0(x10)  |             ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+rfi-addr+fence.rw.rw Allowed
Histogram (3 states)
9     :>0:x7=1; 1:x7=0; y=1;
496   :>0:x7=1; 1:x7=1; y=1;
495   :>0:x7=1; 1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=0) is NOT validated
Hash=1c8124f9a9afe55bd932c4bce1956819
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWR Fre
Relax R+rfi-addr+fence.rw.rw No Rfi
Safe=Fre Wse Fence.rw.rwdWR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpAddrdW Wse Fence.rw.rwdWR Fre
Observation R+rfi-addr+fence.rw.rw Never 0 1000
Time R+rfi-addr+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-data+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-data+fence.rw.rw
"Rfi DpDatadW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | sw x5,0(x6) ;
 lw x7,0(x6)  | fence rw,rw ;
 xor x8,x7,x7 | lw x7,0(x8) ;
 ori x8,x8,1  |             ;
 sw x8,0(x9)  |             ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+rfi-data+fence.rw.rw Allowed
Histogram (3 states)
7     :>0:x7=1; 1:x7=0; y=1;
479   :>0:x7=1; 1:x7=1; y=1;
514   :>0:x7=1; 1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=0) is NOT validated
Hash=983129924644cf79131cc1ea27a480b4
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWR Fre
Relax R+rfi-data+fence.rw.rw No Rfi
Safe=Fre Wse Fence.rw.rwdWR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpDatadW Wse Fence.rw.rwdWR Fre
Observation R+rfi-data+fence.rw.rw Never 0 1000
Time R+rfi-data+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrl+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrl+fence.rw.rw
"Rfi DpCtrldW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | sw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,rw ;
 bne x7,x0,LC00 | lw x7,0(x8) ;
 LC00:          |             ;
 sw x5,0(x8)    |             ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+rfi-ctrl+fence.rw.rw Allowed
Histogram (3 states)
16    :>0:x7=1; 1:x7=0; y=1;
501   :>0:x7=1; 1:x7=1; y=1;
483   :>0:x7=1; 1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=0) is NOT validated
Hash=09c40cbf7a66dc01d4808d62f7bfbd53
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWR Fre
Relax R+rfi-ctrl+fence.rw.rw No Rfi
Safe=Fre Wse Fence.rw.rwdWR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrldW Wse Fence.rw.rwdWR Fre
Observation R+rfi-ctrl+fence.rw.rw Never 0 1000
Time R+rfi-ctrl+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrlfencei+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrlfencei+fence.rw.rw
"Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | sw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,rw ;
 bne x7,x0,LC00 | lw x7,0(x8) ;
 LC00:          |             ;
 fence.i        |             ;
 sw x5,0(x8)    |             ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+rfi-ctrlfencei+fence.rw.rw Allowed
Histogram (2 states)
16    :>0:x7=1; 1:x7=0; y=1;
984   :>0:x7=1; 1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=0) is NOT validated
Hash=483e79b7d9acf9d6efbd359e0b89eb38
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWR Fre
Relax R+rfi-ctrlfencei+fence.rw.rw No Rfi
Safe=Fre Wse Fence.rw.rwdWR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWR Fre
Observation R+rfi-ctrlfencei+fence.rw.rw Never 0 1000
Time R+rfi-ctrlfencei+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+fence.rw.rw
"Rfi DpAddrdW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0            | P1          ;
 sw x5,0(x6)   | lw x5,0(x6) ;
 lw x7,0(x6)   | fence rw,rw ;
 xor x8,x7,x7  | lw x7,0(x8) ;
 add x10,x9,x8 |             ;
 sw x5,0(x10)  |             ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+rfi-addr+fence.rw.rw Allowed
Histogram (3 states)
48    :>0:x7=1; 1:x5=0; 1:x7=0;
740   :>0:x7=1; 1:x5=0; 1:x7=1;
212   :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=8795b8281d3a3cfb421d49b3967e6b0f
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRR Fre
Relax MP+rfi-addr+fence.rw.rw No Rfi
Safe=Rfe Fre Fence.rw.rwdRR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe Fence.rw.rwdRR Fre
Observation MP+rfi-addr+fence.rw.rw Never 0 1000
Time MP+rfi-addr+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+fence.rw.rw
"Rfi DpDatadW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | lw x5,0(x6) ;
 lw x7,0(x6)  | fence rw,rw ;
 xor x8,x7,x7 | lw x7,0(x8) ;
 ori x8,x8,1  |             ;
 sw x8,0(x9)  |             ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+rfi-data+fence.rw.rw Allowed
Histogram (3 states)
38    :>0:x7=1; 1:x5=0; 1:x7=0;
762   :>0:x7=1; 1:x5=0; 1:x7=1;
200   :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=3e0372b24dd9d07edbc771276382aae9
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRR Fre
Relax MP+rfi-data+fence.rw.rw No Rfi
Safe=Rfe Fre Fence.rw.rwdRR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe Fence.rw.rwdRR Fre
Observation MP+rfi-data+fence.rw.rw Never 0 1000
Time MP+rfi-data+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+fence.rw.rw
"Rfi DpCtrldW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,rw ;
 bne x7,x0,LC00 | lw x7,0(x8) ;
 LC00:          |             ;
 sw x5,0(x8)    |             ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+rfi-ctrl+fence.rw.rw Allowed
Histogram (3 states)
84    :>0:x7=1; 1:x5=0; 1:x7=0;
744   :>0:x7=1; 1:x5=0; 1:x7=1;
172   :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=94bf8939fd55df065e8ba32c19efd6a7
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRR Fre
Relax MP+rfi-ctrl+fence.rw.rw No Rfi
Safe=Rfe Fre Fence.rw.rwdRR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe Fence.rw.rwdRR Fre
Observation MP+rfi-ctrl+fence.rw.rw Never 0 1000
Time MP+rfi-ctrl+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+fence.rw.rw
"Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,rw ;
 bne x7,x0,LC00 | lw x7,0(x8) ;
 LC00:          |             ;
 fence.i        |             ;
 sw x5,0(x8)    |             ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+rfi-ctrlfencei+fence.rw.rw Allowed
Histogram (3 states)
162   :>0:x7=1; 1:x5=0; 1:x7=0;
837   :>0:x7=1; 1:x5=0; 1:x7=1;
1     :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=6cf6cd55126692447626342802a572e9
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRR Fre
Relax MP+rfi-ctrlfencei+fence.rw.rw No Rfi
Safe=Rfe Fre Fence.rw.rwdRR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRR Fre
Observation MP+rfi-ctrlfencei+fence.rw.rw Never 0 1000
Time MP+rfi-ctrlfencei+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+addr-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+addr-rfi-addrs
"Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 xor x8,x7,x7   | add x10,x9,x7   ;
 add x11,x10,x8 | sw x8,0(x10)    ;
 sw x9,0(x11)   | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | add x14,x9,x12  ;
                | lw x13,0(x14)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s0,0(t4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a4,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+addr-rfi-addrs Allowed
Histogram (3 states)
469   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x13=1; x=1;
82    :>0:x7=2; 1:x5=1; 1:x11=1; 1:x13=1; x=1;
449   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x13=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1) is NOT validated
Hash=84be00c2cbda605efbdb78031a56d944
Cycle=Rfi DpAddrsR Fre Rfi DpAddrdW Rfe DpAddrdW
Relax MP+rfi-addr+addr-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrsR Fre
Observation MP+rfi-addr+addr-rfi-addrs Never 0 1000
Time MP+rfi-addr+addr-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+addr-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+addr-rfi-addrs
"Rfi DpDatadW Rfe DpAddrdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | add x10,x9,x7   ;
 ori x8,x8,1  | sw x8,0(x10)    ;
 sw x8,0(x9)  | lw x11,0(x9)    ;
              | xor x12,x11,x11 ;
              | add x14,x9,x12  ;
              | lw x13,0(x14)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s0,0(t4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a4,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+addr-rfi-addrs Allowed
Histogram (3 states)
370   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x13=1; x=1;
169   :>0:x7=2; 1:x5=1; 1:x11=1; 1:x13=1; x=1;
461   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x13=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1) is NOT validated
Hash=a639a0b8d25f13c0c29afd02c4f97991
Cycle=Rfi DpAddrsR Fre Rfi DpDatadW Rfe DpAddrdW
Relax MP+rfi-data+addr-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpAddrdW Rfi DpAddrsR Fre
Observation MP+rfi-data+addr-rfi-addrs Never 0 1000
Time MP+rfi-data+addr-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+addr-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+addr-rfi-addrs
"Rfi DpCtrldW Rfe DpAddrdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 sw x8,0(x9)    | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | add x14,x9,x12  ;
                | lw x13,0(x14)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s0,0(t4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a4,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+addr-rfi-addrs Allowed
Histogram (3 states)
367   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x13=1; x=1;
234   :>0:x7=2; 1:x5=1; 1:x11=1; 1:x13=1; x=1;
399   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x13=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1) is NOT validated
Hash=ae4d2155f976160c19b301a3ac89f7d0
Cycle=Rfi DpAddrsR Fre Rfi DpCtrldW Rfe DpAddrdW
Relax MP+rfi-ctrl+addr-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpAddrdW Rfi DpAddrsR Fre
Observation MP+rfi-ctrl+addr-rfi-addrs Never 0 1000
Time MP+rfi-ctrl+addr-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+addr-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+addr-rfi-addrs
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 fence.i        | lw x11,0(x9)    ;
 sw x8,0(x9)    | xor x12,x11,x11 ;
                | add x14,x9,x12  ;
                | lw x13,0(x14)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s0,0(t4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a4,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+addr-rfi-addrs Allowed
Histogram (3 states)
56    :>0:x7=2; 1:x5=0; 1:x11=1; 1:x13=1; x=1;
2     :>0:x7=2; 1:x5=1; 1:x11=1; 1:x13=1; x=1;
942   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x13=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1) is NOT validated
Hash=1780d6eb6123bba83a4bcbe1617eea33
Cycle=Rfi DpAddrsR Fre Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax MP+rfi-ctrlfencei+addr-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrsR Fre
Observation MP+rfi-ctrlfencei+addr-rfi-addrs Never 0 1000
Time MP+rfi-ctrlfencei+addr-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+data-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+data-rfi-addrs
"Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 xor x8,x7,x7   | ori x7,x7,1    ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | add x12,x8,x10 ;
                | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t3,a2,a2
	ori t3,t3,1
	sw t3,0(a4)
	lw a1,0(a4)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+data-rfi-addrs Allowed
Histogram (3 states)
244   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
272   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
484   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=86a9b009d93f10087ee67bac3b7c2cca
Cycle=Rfi DpAddrsR Fre Rfi DpAddrdW Rfe DpDatadW
Relax MP+rfi-addr+data-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrsR Fre
Observation MP+rfi-addr+data-rfi-addrs Never 0 1000
Time MP+rfi-addr+data-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+data-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+data-rfi-addrs
"Rfi DpDatadW Rfe DpDatadW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | xor x7,x5,x5   ;
 xor x8,x7,x7 | ori x7,x7,1    ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | xor x10,x9,x9  ;
              | add x12,x8,x10 ;
              | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t3,a2,a2
	ori t3,t3,1
	sw t3,0(a4)
	lw a1,0(a4)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+data-rfi-addrs Allowed
Histogram (3 states)
471   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
70    :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
459   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=8abcd8c49d34971f72ec5a8bfb9f4078
Cycle=Rfi DpAddrsR Fre Rfi DpDatadW Rfe DpDatadW
Relax MP+rfi-data+data-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpDatadW Rfi DpAddrsR Fre
Observation MP+rfi-data+data-rfi-addrs Never 0 1000
Time MP+rfi-data+data-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+data-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+data-rfi-addrs
"Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | add x12,x8,x10 ;
                | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t3,a2,a2
	ori t3,t3,1
	sw t3,0(a4)
	lw a1,0(a4)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+data-rfi-addrs Allowed
Histogram (3 states)
359   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
186   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
455   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=0c0ce5e3a9f2a97d1e51fffc6201bb7e
Cycle=Rfi DpAddrsR Fre Rfi DpCtrldW Rfe DpDatadW
Relax MP+rfi-ctrl+data-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrsR Fre
Observation MP+rfi-ctrl+data-rfi-addrs Never 0 1000
Time MP+rfi-ctrl+data-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+data-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+data-rfi-addrs
"Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    | xor x10,x9,x9  ;
                | add x12,x8,x10 ;
                | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t3,a2,a2
	ori t3,t3,1
	sw t3,0(a4)
	lw a1,0(a4)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+data-rfi-addrs Allowed
Histogram (2 states)
100   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
900   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=eede516d229fe862e9fdf1ac5d7b6ad2
Cycle=Rfi DpAddrsR Fre Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax MP+rfi-ctrlfencei+data-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrsR Fre
Observation MP+rfi-ctrlfencei+data-rfi-addrs Never 0 1000
Time MP+rfi-ctrlfencei+data-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrl-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrl-rfi-addrs
"Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | add x12,x8,x10 ;
                | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+ctrl-rfi-addrs Allowed
Histogram (3 states)
490   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
73    :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
437   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=8dea607a748930cd0985a58d705ba06e
Cycle=Rfi DpAddrsR Fre Rfi DpAddrdW Rfe DpCtrldW
Relax MP+rfi-addr+ctrl-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrsR Fre
Observation MP+rfi-addr+ctrl-rfi-addrs Never 0 1000
Time MP+rfi-addr+ctrl-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrl-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrl-rfi-addrs
"Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | xor x10,x9,x9  ;
              | add x12,x8,x10 ;
              | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrl-rfi-addrs Allowed
Histogram (3 states)
459   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
167   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
374   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=cff62463767a3746c20b3922b3f5a5f5
Cycle=Rfi DpAddrsR Fre Rfi DpDatadW Rfe DpCtrldW
Relax MP+rfi-data+ctrl-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrsR Fre
Observation MP+rfi-data+ctrl-rfi-addrs Never 0 1000
Time MP+rfi-data+ctrl-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrl-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrl-rfi-addrs
"Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | add x12,x8,x10 ;
                | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrl-rfi-addrs Allowed
Histogram (3 states)
430   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
161   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
409   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=b2af75c5b1005ca5aa22b36ddd1c4b28
Cycle=Rfi DpAddrsR Fre Rfi DpCtrldW Rfe DpCtrldW
Relax MP+rfi-ctrl+ctrl-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrsR Fre
Observation MP+rfi-ctrl+ctrl-rfi-addrs Never 0 1000
Time MP+rfi-ctrl+ctrl-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrl-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrl-rfi-addrs
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    | xor x10,x9,x9  ;
                | add x12,x8,x10 ;
                | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+ctrl-rfi-addrs Allowed
Histogram (2 states)
18    :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
982   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=df8258f91cc1ff314721803d8d44b940
Cycle=Rfi DpAddrsR Fre Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax MP+rfi-ctrlfencei+ctrl-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrsR Fre
Observation MP+rfi-ctrlfencei+ctrl-rfi-addrs Never 0 1000
Time MP+rfi-ctrlfencei+ctrl-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrlfencei-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrlfencei-rfi-addrs
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | fence.i        ;
 sw x9,0(x11)   | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | add x12,x8,x10 ;
                | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+ctrlfencei-rfi-addrs Allowed
Histogram (3 states)
746   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
253   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
1     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=29e95f8dc3a9adad41db495f20b9a688
Cycle=Rfi DpAddrsR Fre Rfi DpAddrdW Rfe DpCtrlFenceIdW
Relax MP+rfi-addr+ctrlfencei-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre
Observation MP+rfi-addr+ctrlfencei-rfi-addrs Never 0 1000
Time MP+rfi-addr+ctrlfencei-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrlfencei-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrlfencei-rfi-addrs
"Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | fence.i        ;
 sw x8,0(x9)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | xor x10,x9,x9  ;
              | add x12,x8,x10 ;
              | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrlfencei-rfi-addrs Allowed
Histogram (3 states)
914   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
81    :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
5     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=6be08f4620b4706bd223bc00e4bf0fff
Cycle=Rfi DpAddrsR Fre Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax MP+rfi-data+ctrlfencei-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre
Observation MP+rfi-data+ctrlfencei-rfi-addrs Never 0 1000
Time MP+rfi-data+ctrlfencei-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrlfencei-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrlfencei-rfi-addrs
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x8,0(x9)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | add x12,x8,x10 ;
                | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrlfencei-rfi-addrs Allowed
Histogram (3 states)
780   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
213   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
7     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=b7e9db34114a1806fa787cdb4be1ad79
Cycle=Rfi DpAddrsR Fre Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax MP+rfi-ctrl+ctrlfencei-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre
Observation MP+rfi-ctrl+ctrlfencei-rfi-addrs Never 0 1000
Time MP+rfi-ctrl+ctrlfencei-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrlfencei-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrlfencei-rfi-addrs
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | add x12,x8,x10 ;
                | lw x11,0(x12)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+ctrlfencei-rfi-addrs Allowed
Histogram (3 states)
990   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=1;
4     :>0:x7=2; 1:x5=1; 1:x9=1; 1:x11=1; x=1;
6     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=6beb5d30f9cdbedce1a556e5d8a7a694
Cycle=Rfi DpAddrsR Fre Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax MP+rfi-ctrlfencei+ctrlfencei-rfi-addrs No Rfi
Safe=Rfe Fre DpAddrsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre
Observation MP+rfi-ctrlfencei+ctrlfencei-rfi-addrs Never 0 1000
Time MP+rfi-ctrlfencei+ctrlfencei-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr+rfi-ctrlfencei
"Rfi DpAddrdR Fre Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 lw x9,0(x11)   | fence.i        ;
                | lw x8,0(x9)    ;

exists (0:x7=1 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test SB+rfi-addr+rfi-ctrlfencei Allowed
Histogram (2 states)
12    :>0:x7=1; 0:x9=1; 1:x7=1; 1:x8=0;
988   :>0:x7=1; 0:x9=0; 1:x7=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x8=0) is NOT validated
Hash=d1451cad3145bfe491d4694647d00aa6
Cycle=Rfi DpAddrdR Fre Rfi DpCtrlFenceIdR Fre
Relax SB+rfi-addr+rfi-ctrlfencei No Rfi
Safe=Fre DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdR Fre Rfi DpCtrlFenceIdR Fre
Observation SB+rfi-addr+rfi-ctrlfencei Never 0 1000
Time SB+rfi-addr+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-addrs
"Rfi DpAddrdW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0            | P1             ;
 sw x5,0(x6)   | sw x5,0(x6)    ;
 lw x7,0(x6)   | lw x7,0(x6)    ;
 xor x8,x7,x7  | xor x8,x7,x7   ;
 add x10,x9,x8 | add x11,x10,x8 ;
 sw x5,0(x10)  | lw x9,0(x11)   ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test R+rfi-addrs Allowed
Histogram (3 states)
497   :>0:x7=1; 1:x7=2; 1:x9=0; y=1;
42    *>0:x7=1; 1:x7=2; 1:x9=0; y=2;
461   :>0:x7=1; 1:x7=2; 1:x9=1; y=2;
Ok

Witnesses
Positive: 42, Negative: 958
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x9=0) is validated
Hash=c1799da27ff74e39938513e4e118f214
Cycle=Rfi DpAddrdW Wse Rfi DpAddrdR Fre
Relax R+rfi-addrs Ok Rfi
Safe=Fre Wse DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpAddrdW Wse Rfi DpAddrdR Fre
Observation R+rfi-addrs Sometimes 42 958
Time R+rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-data+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-data+rfi-addr
"Rfi DpDatadW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 lw x7,0(x6)  | lw x7,0(x6)    ;
 xor x8,x7,x7 | xor x8,x7,x7   ;
 ori x8,x8,1  | add x11,x10,x8 ;
 sw x8,0(x9)  | lw x9,0(x11)   ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test R+rfi-data+rfi-addr Allowed
Histogram (3 states)
498   :>0:x7=1; 1:x7=2; 1:x9=0; y=1;
35    *>0:x7=1; 1:x7=2; 1:x9=0; y=2;
467   :>0:x7=1; 1:x7=2; 1:x9=1; y=2;
Ok

Witnesses
Positive: 35, Negative: 965
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x9=0) is validated
Hash=a8beaf3df9bc97f36443ba8cf9497564
Cycle=Rfi DpAddrdR Fre Rfi DpDatadW Wse
Relax R+rfi-data+rfi-addr Ok Rfi
Safe=Fre Wse DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpDatadW Wse Rfi DpAddrdR Fre
Observation R+rfi-data+rfi-addr Sometimes 35 965
Time R+rfi-data+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrl+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrl+rfi-addr
"Rfi DpCtrldW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | xor x8,x7,x7   ;
 LC00:          | add x11,x10,x8 ;
 sw x5,0(x8)    | lw x9,0(x11)   ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test R+rfi-ctrl+rfi-addr Allowed
Histogram (3 states)
499   :>0:x7=1; 1:x7=2; 1:x9=0; y=1;
58    *>0:x7=1; 1:x7=2; 1:x9=0; y=2;
443   :>0:x7=1; 1:x7=2; 1:x9=1; y=2;
Ok

Witnesses
Positive: 58, Negative: 942
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x9=0) is validated
Hash=620640377055947dc216680b36a543ed
Cycle=Rfi DpAddrdR Fre Rfi DpCtrldW Wse
Relax R+rfi-ctrl+rfi-addr Ok Rfi
Safe=Fre Wse DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrldW Wse Rfi DpAddrdR Fre
Observation R+rfi-ctrl+rfi-addr Sometimes 58 942
Time R+rfi-ctrl+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrlfencei+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrlfencei+rfi-addr
"Rfi DpCtrlFenceIdW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | xor x8,x7,x7   ;
 LC00:          | add x11,x10,x8 ;
 fence.i        | lw x9,0(x11)   ;
 sw x5,0(x8)    |                ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test R+rfi-ctrlfencei+rfi-addr Allowed
Histogram (3 states)
986   :>0:x7=1; 1:x7=2; 1:x9=0; y=1;
13    :>0:x7=1; 1:x7=2; 1:x9=1; y=1;
1     :>0:x7=1; 1:x7=2; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x9=0) is NOT validated
Hash=d58bef2db1bbfc245396bf0f632fa94c
Cycle=Rfi DpAddrdR Fre Rfi DpCtrlFenceIdW Wse
Relax R+rfi-ctrlfencei+rfi-addr No Rfi
Safe=Fre Wse DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrlFenceIdW Wse Rfi DpAddrdR Fre
Observation R+rfi-ctrlfencei+rfi-addr Never 0 1000
Time R+rfi-ctrlfencei+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr+pos-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr+pos-rfi-addr
"Rfi DpAddrdR Fre PosWW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | sw x7,0(x6)    ;
 xor x8,x7,x7   | lw x8,0(x6)    ;
 add x11,x10,x8 | xor x9,x8,x8   ;
 lw x9,0(x11)   | add x12,x11,x9 ;
                | lw x10,0(x12)  ;

exists (y=2 /\ 0:x7=1 /\ 0:x9=0 /\ 1:x8=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test SB+rfi-addr+pos-rfi-addr Allowed
Histogram (3 states)
370   *>0:x7=1; 0:x9=0; 1:x8=2; 1:x10=0; y=2;
438   :>0:x7=1; 0:x9=2; 1:x8=2; 1:x10=0; y=2;
192   :>0:x7=1; 0:x9=0; 1:x8=2; 1:x10=1; y=2;
Ok

Witnesses
Positive: 370, Negative: 630
Condition exists (y=2 /\ 0:x7=1 /\ 0:x9=0 /\ 1:x8=2 /\ 1:x10=0) is validated
Hash=e59c23c7a633c34613f27962f1ff5973
Cycle=Rfi DpAddrdR Fre Rfi DpAddrdR Fre PosWW
Relax SB+rfi-addr+pos-rfi-addr Ok Rfi
Safe=Fre PosWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdR Fre PosWW Rfi DpAddrdR Fre
Observation SB+rfi-addr+pos-rfi-addr Sometimes 370 630
Time SB+rfi-addr+pos-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrlfencei+pos-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrlfencei+pos-rfi-addr
"Rfi DpCtrlFenceIdR Fre PosWW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x6)    ;
 LC00:          | xor x9,x8,x8   ;
 fence.i        | add x12,x11,x9 ;
 lw x8,0(x9)    | lw x10,0(x12)  ;

exists (y=2 /\ 0:x7=1 /\ 0:x8=0 /\ 1:x8=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
Test SB+rfi-ctrlfencei+pos-rfi-addr Allowed
Histogram (2 states)
992   :>0:x7=1; 0:x8=2; 1:x8=2; 1:x10=0; y=2;
8     :>0:x7=1; 0:x8=0; 1:x8=2; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 0:x8=0 /\ 1:x8=2 /\ 1:x10=0) is NOT validated
Hash=a3d1c317289903267ecabe1944adeecb
Cycle=Rfi DpAddrdR Fre Rfi DpCtrlFenceIdR Fre PosWW
Relax SB+rfi-ctrlfencei+pos-rfi-addr No Rfi
Safe=Fre PosWW DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrlFenceIdR Fre PosWW Rfi DpAddrdR Fre
Observation SB+rfi-ctrlfencei+pos-rfi-addr Never 0 1000
Time SB+rfi-ctrlfencei+pos-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+addr-rfi-addr
"Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0            | P1              ;
 sw x5,0(x6)   | lw x5,0(x6)     ;
 lw x7,0(x6)   | xor x7,x5,x5    ;
 xor x8,x7,x7  | add x10,x9,x7   ;
 add x10,x9,x8 | sw x8,0(x10)    ;
 sw x5,0(x10)  | lw x11,0(x9)    ;
               | xor x12,x11,x11 ;
               | add x15,x14,x12 ;
               | lw x13,0(x15)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test MP+rfi-addr+addr-rfi-addr Allowed
Histogram (3 states)
342   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x13=0;
517   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x13=1;
141   :>0:x7=1; 1:x5=1; 1:x11=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=bc0b3bde3c024c6dc0e5c3f1880e4535
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdR Fre
Relax MP+rfi-addr+addr-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+rfi-addr+addr-rfi-addr Never 0 1000
Time MP+rfi-addr+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+addr-rfi-addr
"Rfi DpDatadW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | add x10,x9,x7   ;
 ori x8,x8,1  | sw x8,0(x10)    ;
 sw x8,0(x9)  | lw x11,0(x9)    ;
              | xor x12,x11,x11 ;
              | add x15,x14,x12 ;
              | lw x13,0(x15)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+addr-rfi-addr Allowed
Histogram (3 states)
391   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x13=0;
542   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x13=1;
67    :>0:x7=1; 1:x5=1; 1:x11=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=f77493bd8f81550220277d65faa69088
Cycle=Rfi DpAddrdR Fre Rfi DpDatadW Rfe DpAddrdW
Relax MP+rfi-data+addr-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+rfi-data+addr-rfi-addr Never 0 1000
Time MP+rfi-data+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+addr-rfi-addr
"Rfi DpCtrldW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 sw x5,0(x8)    | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | add x15,x14,x12 ;
                | lw x13,0(x15)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+addr-rfi-addr Allowed
Histogram (3 states)
390   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x13=0;
430   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x13=1;
180   :>0:x7=1; 1:x5=1; 1:x11=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=bcdb4b37f564c2a86980ad4de3504a9b
Cycle=Rfi DpAddrdR Fre Rfi DpCtrldW Rfe DpAddrdW
Relax MP+rfi-ctrl+addr-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+rfi-ctrl+addr-rfi-addr Never 0 1000
Time MP+rfi-ctrl+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+addr-rfi-addr
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 fence.i        | lw x11,0(x9)    ;
 sw x5,0(x8)    | xor x12,x11,x11 ;
                | add x15,x14,x12 ;
                | lw x13,0(x15)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+addr-rfi-addr Allowed
Histogram (3 states)
578   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x13=0;
421   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x13=1;
1     :>0:x7=1; 1:x5=1; 1:x11=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=e1bf64e4bdde35d55cca9669e2f06e16
Cycle=Rfi DpAddrdR Fre Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax MP+rfi-ctrlfencei+addr-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+rfi-ctrlfencei+addr-rfi-addr Never 0 1000
Time MP+rfi-ctrlfencei+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+data-rfi-addr
"Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0            | P1              ;
 sw x5,0(x6)   | lw x5,0(x6)     ;
 lw x7,0(x6)   | xor x7,x5,x5    ;
 xor x8,x7,x7  | ori x7,x7,1     ;
 add x10,x9,x8 | sw x7,0(x8)     ;
 sw x5,0(x10)  | lw x9,0(x8)     ;
               | xor x10,x9,x9   ;
               | add x13,x12,x10 ;
               | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test MP+rfi-addr+data-rfi-addr Allowed
Histogram (3 states)
413   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
512   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
75    :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=bc0789cef2b41ae0f6c67cf1aa499b40
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdR Fre
Relax MP+rfi-addr+data-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+rfi-addr+data-rfi-addr Never 0 1000
Time MP+rfi-addr+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+data-rfi-addr
"Rfi DpDatadW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | ori x7,x7,1     ;
 ori x8,x8,1  | sw x7,0(x8)     ;
 sw x8,0(x9)  | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x13,x12,x10 ;
              | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+data-rfi-addr Allowed
Histogram (3 states)
352   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
539   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
109   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=0e7688ee554fa21ed4e3556902102c6e
Cycle=Rfi DpAddrdR Fre Rfi DpDatadW Rfe DpDatadW
Relax MP+rfi-data+data-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+rfi-data+data-rfi-addr Never 0 1000
Time MP+rfi-data+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+data-rfi-addr
"Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | ori x7,x7,1     ;
 LC00:          | sw x7,0(x8)     ;
 sw x5,0(x8)    | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+data-rfi-addr Allowed
Histogram (3 states)
440   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
417   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
143   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=28ef96e217f97c5736b727b17a72e640
Cycle=Rfi DpAddrdR Fre Rfi DpCtrldW Rfe DpDatadW
Relax MP+rfi-ctrl+data-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdR DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+rfi-ctrl+data-rfi-addr Never 0 1000
Time MP+rfi-ctrl+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+data-rfi-addr
"Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | ori x7,x7,1     ;
 LC00:          | sw x7,0(x8)     ;
 fence.i        | lw x9,0(x8)     ;
 sw x5,0(x8)    | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+data-rfi-addr Allowed
Histogram (3 states)
602   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
395   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
3     :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=b99b40913b92fb956c15a888046dee72
Cycle=Rfi DpAddrdR Fre Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax MP+rfi-ctrlfencei+data-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdR DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+rfi-ctrlfencei+data-rfi-addr Never 0 1000
Time MP+rfi-ctrlfencei+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrl-rfi-addr
"Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0            | P1              ;
 sw x5,0(x6)   | lw x5,0(x6)     ;
 lw x7,0(x6)   | bne x5,x0,LC00  ;
 xor x8,x7,x7  | LC00:           ;
 add x10,x9,x8 | sw x7,0(x8)     ;
 sw x5,0(x10)  | lw x9,0(x8)     ;
               | xor x10,x9,x9   ;
               | add x13,x12,x10 ;
               | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test MP+rfi-addr+ctrl-rfi-addr Allowed
Histogram (4 states)
507   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
1     *>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=0;
390   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
102   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is validated
Hash=8c39f60e9a8b2877936e2b1a723453ff
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdR Fre
Relax MP+rfi-addr+ctrl-rfi-addr Ok Rfi
Safe=Rfe Fre DpAddrdW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+rfi-addr+ctrl-rfi-addr Sometimes 1 999
Time MP+rfi-addr+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrl-rfi-addr
"Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | bne x5,x0,LC00  ;
 xor x8,x7,x7 | LC00:           ;
 ori x8,x8,1  | sw x7,0(x8)     ;
 sw x8,0(x9)  | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x13,x12,x10 ;
              | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrl-rfi-addr Allowed
Histogram (3 states)
462   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
228   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
310   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=6b6e2acf4824d72b9662a57cdd69f16b
Cycle=Rfi DpAddrdR Fre Rfi DpDatadW Rfe DpCtrldW
Relax MP+rfi-data+ctrl-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdR DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+rfi-data+ctrl-rfi-addr Never 0 1000
Time MP+rfi-data+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrl-rfi-addr
"Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC01  ;
 bne x7,x0,LC00 | LC01:           ;
 LC00:          | sw x7,0(x8)     ;
 sw x5,0(x8)    | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrl-rfi-addr Allowed
Histogram (3 states)
466   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
175   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
359   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=77597efa793d4755f09ea05f36edb63c
Cycle=Rfi DpAddrdR Fre Rfi DpCtrldW Rfe DpCtrldW
Relax MP+rfi-ctrl+ctrl-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+rfi-ctrl+ctrl-rfi-addr Never 0 1000
Time MP+rfi-ctrl+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrl-rfi-addr
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC01  ;
 bne x7,x0,LC00 | LC01:           ;
 LC00:          | sw x7,0(x8)     ;
 fence.i        | lw x9,0(x8)     ;
 sw x5,0(x8)    | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+ctrl-rfi-addr Allowed
Histogram (2 states)
974   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
26    :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=540ad0a28f5679e9de2b7008d8066d39
Cycle=Rfi DpAddrdR Fre Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax MP+rfi-ctrlfencei+ctrl-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdR DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+rfi-ctrlfencei+ctrl-rfi-addr Never 0 1000
Time MP+rfi-ctrlfencei+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrlfencei-rfi-addr
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0            | P1              ;
 sw x5,0(x6)   | lw x5,0(x6)     ;
 lw x7,0(x6)   | bne x5,x0,LC00  ;
 xor x8,x7,x7  | LC00:           ;
 add x10,x9,x8 | fence.i         ;
 sw x5,0(x10)  | sw x7,0(x8)     ;
               | lw x9,0(x8)     ;
               | xor x10,x9,x9   ;
               | add x13,x12,x10 ;
               | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test MP+rfi-addr+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
10    :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
679   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
311   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=085d8a28f3a07afd8152f934959a1202
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Relax MP+rfi-addr+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+rfi-addr+ctrlfencei-rfi-addr Never 0 1000
Time MP+rfi-addr+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrlfencei-rfi-addr
"Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | bne x5,x0,LC00  ;
 xor x8,x7,x7 | LC00:           ;
 ori x8,x8,1  | fence.i         ;
 sw x8,0(x9)  | sw x7,0(x8)     ;
              | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x13,x12,x10 ;
              | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
4     :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
705   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
291   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=df12dedf627cae8f5089c321343ff55a
Cycle=Rfi DpAddrdR Fre Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax MP+rfi-data+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdR DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+rfi-data+ctrlfencei-rfi-addr Never 0 1000
Time MP+rfi-data+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrlfencei-rfi-addr
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC01  ;
 bne x7,x0,LC00 | LC01:           ;
 LC00:          | fence.i         ;
 sw x5,0(x8)    | sw x7,0(x8)     ;
                | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
16    :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
715   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
269   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=e7a66efea084dcc20bc6ca9f558514ca
Cycle=Rfi DpAddrdR Fre Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax MP+rfi-ctrl+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdR DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+rfi-ctrl+ctrlfencei-rfi-addr Never 0 1000
Time MP+rfi-ctrl+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrlfencei-rfi-addr
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC01  ;
 bne x7,x0,LC00 | LC01:           ;
 LC00:          | fence.i         ;
 fence.i        | sw x7,0(x8)     ;
 sw x5,0(x8)    | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
11    :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=0;
989   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=99572670ab17c161ee8a2d239d25c734
Cycle=Rfi DpAddrdR Fre Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax MP+rfi-ctrlfencei+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+rfi-ctrlfencei+ctrlfencei-rfi-addr Never 0 1000
Time MP+rfi-ctrlfencei+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+addr
"Rfi DpAddrdW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x9=x;}
 P0            | P1            ;
 sw x5,0(x6)   | lw x5,0(x6)   ;
 lw x7,0(x6)   | xor x7,x5,x5  ;
 xor x8,x7,x7  | add x10,x9,x7 ;
 add x10,x9,x8 | lw x8,0(x10)  ;
 sw x5,0(x10)  |               ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+rfi-addr+addr Allowed
Histogram (3 states)
515   :>0:x7=1; 1:x5=0; 1:x8=0;
412   :>0:x7=1; 1:x5=0; 1:x8=1;
73    :>0:x7=1; 1:x5=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=101f52716b8089cf7662fb34590cfe52
Cycle=Rfi DpAddrdW Rfe DpAddrdR Fre
Relax MP+rfi-addr+addr No Rfi
Safe=Rfe Fre DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpAddrdR Fre
Observation MP+rfi-addr+addr Never 0 1000
Time MP+rfi-addr+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+addr
"Rfi DpDatadW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x9=x;}
 P0           | P1            ;
 sw x5,0(x6)  | lw x5,0(x6)   ;
 lw x7,0(x6)  | xor x7,x5,x5  ;
 xor x8,x7,x7 | add x10,x9,x7 ;
 ori x8,x8,1  | lw x8,0(x10)  ;
 sw x8,0(x9)  |               ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+rfi-data+addr Allowed
Histogram (3 states)
523   :>0:x7=1; 1:x5=0; 1:x8=0;
343   :>0:x7=1; 1:x5=0; 1:x8=1;
134   :>0:x7=1; 1:x5=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=d435b2850d090ec7040900a6bf9be679
Cycle=Rfi DpDatadW Rfe DpAddrdR Fre
Relax MP+rfi-data+addr No Rfi
Safe=Rfe Fre DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpAddrdR Fre
Observation MP+rfi-data+addr Never 0 1000
Time MP+rfi-data+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+addr
"Rfi DpCtrldW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 bne x7,x0,LC00 | add x10,x9,x7 ;
 LC00:          | lw x8,0(x10)  ;
 sw x5,0(x8)    |               ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+rfi-ctrl+addr Allowed
Histogram (3 states)
518   :>0:x7=1; 1:x5=0; 1:x8=0;
372   :>0:x7=1; 1:x5=0; 1:x8=1;
110   :>0:x7=1; 1:x5=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=6452b5c3b35615a6cf2615dfbf1f94d0
Cycle=Rfi DpCtrldW Rfe DpAddrdR Fre
Relax MP+rfi-ctrl+addr No Rfi
Safe=Rfe Fre DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpAddrdR Fre
Observation MP+rfi-ctrl+addr Never 0 1000
Time MP+rfi-ctrl+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+addr
"Rfi DpCtrlFenceIdW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 bne x7,x0,LC00 | add x10,x9,x7 ;
 LC00:          | lw x8,0(x10)  ;
 fence.i        |               ;
 sw x5,0(x8)    |               ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+rfi-ctrlfencei+addr Allowed
Histogram (2 states)
970   :>0:x7=1; 1:x5=0; 1:x8=0;
30    :>0:x7=1; 1:x5=0; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=619170a5f74296a82cfee922adb739e8
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdR Fre
Relax MP+rfi-ctrlfencei+addr No Rfi
Safe=Rfe Fre DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdR Fre
Observation MP+rfi-ctrlfencei+addr Never 0 1000
Time MP+rfi-ctrlfencei+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+addr-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+addr-rfi-ctrlfenceis
"Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 xor x8,x7,x7   | add x10,x9,x7   ;
 add x11,x10,x8 | sw x8,0(x10)    ;
 sw x9,0(x11)   | lw x11,0(x9)    ;
                | bne x11,x0,LC00 ;
                | LC00:           ;
                | fence.i         ;
                | lw x12,0(x9)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s0,0(t1)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+addr-rfi-ctrlfenceis Allowed
Histogram (4 states)
497   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=1; x=1;
490   :>0:x7=2; 1:x5=1; 1:x11=1; 1:x12=1; x=1;
6     :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=1; x=2;
7     :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1) is NOT validated
Hash=2637f4a125bbf75a9da07cdeade6ed2d
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-addr+addr-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpAddrdW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-addr+addr-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-addr+addr-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+addr-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+addr-rfi-ctrlfenceis
"Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | add x10,x9,x7   ;
 ori x8,x8,1  | sw x8,0(x10)    ;
 sw x8,0(x9)  | lw x11,0(x9)    ;
              | bne x11,x0,LC00 ;
              | LC00:           ;
              | fence.i         ;
              | lw x12,0(x9)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s0,0(t1)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+addr-rfi-ctrlfenceis Allowed
Histogram (4 states)
502   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=1; x=1;
479   :>0:x7=2; 1:x5=1; 1:x11=1; 1:x12=1; x=1;
9     :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=1; x=2;
10    :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1) is NOT validated
Hash=4fd8b92d7a4fca7535001d0b9f2bf70e
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-data+addr-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpAddrdW DpDatadW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-data+addr-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-data+addr-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+addr-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+addr-rfi-ctrlfenceis
"Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 sw x8,0(x9)    | lw x11,0(x9)    ;
                | bne x11,x0,LC01 ;
                | LC01:           ;
                | fence.i         ;
                | lw x12,0(x9)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s0,0(t1)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+addr-rfi-ctrlfenceis Allowed
Histogram (4 states)
524   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=1; x=1;
457   :>0:x7=2; 1:x5=1; 1:x11=1; 1:x12=1; x=1;
7     :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=1; x=2;
12    :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1) is NOT validated
Hash=66b44aad9ed1e87e3873d9a61ba84ca1
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-ctrl+addr-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpAddrdW DpCtrldW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-ctrl+addr-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-ctrl+addr-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+addr-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+addr-rfi-ctrlfenceis
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 fence.i        | lw x11,0(x9)    ;
 sw x8,0(x9)    | bne x11,x0,LC01 ;
                | LC01:           ;
                | fence.i         ;
                | lw x12,0(x9)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s0,0(t1)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+addr-rfi-ctrlfenceis Allowed
Histogram (3 states)
585   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=1; x=1;
26    :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=1; x=2;
389   :>0:x7=2; 1:x5=0; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1) is NOT validated
Hash=3e52f5f3551eb6c492492474cb82cfea
Cycle=Rfi DpCtrlFenceIsR Fre Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax MP+rfi-ctrlfencei+addr-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpAddrdW DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-ctrlfencei+addr-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-ctrlfencei+addr-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+data-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+data-rfi-ctrlfenceis
"Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 xor x8,x7,x7   | ori x7,x7,1    ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;
                | bne x9,x0,LC00 ;
                | LC00:          ;
                | fence.i        ;
                | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+data-rfi-ctrlfenceis Allowed
Histogram (4 states)
501   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
483   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x10=1; x=1;
5     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=2;
11    :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=050a8c8f08db173753aa1e619cbef330
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-addr+data-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpAddrdW DpDatadW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-addr+data-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-addr+data-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+data-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+data-rfi-ctrlfenceis
"Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | xor x7,x5,x5   ;
 xor x8,x7,x7 | ori x7,x7,1    ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | bne x9,x0,LC00 ;
              | LC00:          ;
              | fence.i        ;
              | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+data-rfi-ctrlfenceis Allowed
Histogram (4 states)
502   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
489   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x10=1; x=1;
3     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=2;
6     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=6fa2aceaadceec05da45fb21a3352f53
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-data+data-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpDatadW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-data+data-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-data+data-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+data-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+data-rfi-ctrlfenceis
"Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+data-rfi-ctrlfenceis Allowed
Histogram (4 states)
582   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
403   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x10=1; x=1;
7     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=2;
8     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=41c0b3936f44c68c4d1850f7cf0f33fa
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-ctrl+data-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpDatadW DpCtrldW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-ctrl+data-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-ctrl+data-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+data-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+data-rfi-ctrlfenceis
"Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+data-rfi-ctrlfenceis Allowed
Histogram (3 states)
686   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
26    :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=2;
288   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=09ff2c311574798b1d77f38b81f28efa
Cycle=Rfi DpCtrlFenceIsR Fre Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax MP+rfi-ctrlfencei+data-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpDatadW DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-ctrlfencei+data-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-ctrlfencei+data-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrl-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrl-rfi-ctrlfenceis
"Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+ctrl-rfi-ctrlfenceis Allowed
Histogram (4 states)
493   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
468   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x10=1; x=1;
6     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=2;
33    :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=7a98b2f5b6caf1527b282bf5cb10ac91
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-addr+ctrl-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpAddrdW DpCtrldW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-addr+ctrl-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-addr+ctrl-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrl-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrl-rfi-ctrlfenceis
"Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrl-rfi-ctrlfenceis Allowed
Histogram (4 states)
472   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
470   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x10=1; x=1;
5     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=2;
53    :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=8bc59e6aa75493569a3b65dfe1c16b70
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-data+ctrl-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpDatadW DpCtrldW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-data+ctrl-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-data+ctrl-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrl-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrl-rfi-ctrlfenceis
"Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrl-rfi-ctrlfenceis Allowed
Histogram (4 states)
515   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
460   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x10=1; x=1;
1     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=2;
24    :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=62c3d15dc62db2fba73f4136078b271a
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-ctrl+ctrl-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpCtrldW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-ctrl+ctrl-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-ctrl+ctrl-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrl-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrl-rfi-ctrlfenceis
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+ctrl-rfi-ctrlfenceis Allowed
Histogram (3 states)
517   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
234   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=2;
249   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=ce8bbff38cd137903d3190e7ff40b8c1
Cycle=Rfi DpCtrlFenceIsR Fre Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax MP+rfi-ctrlfencei+ctrl-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpCtrldW DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-ctrlfencei+ctrl-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-ctrlfencei+ctrl-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrlfencei-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrlfencei-rfi-ctrlfenceis
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | fence.i        ;
 sw x9,0(x11)   | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test MP+rfi-addr+ctrlfencei-rfi-ctrlfenceis Allowed
Histogram (3 states)
497   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
501   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x10=1; x=1;
2     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=105c1313af91ce7f03de17515fa16d42
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-addr+ctrlfencei-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpAddrdW DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-addr+ctrlfencei-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-addr+ctrlfencei-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrlfencei-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrlfencei-rfi-ctrlfenceis
"Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | fence.i        ;
 sw x8,0(x9)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrlfencei-rfi-ctrlfenceis Allowed
Histogram (2 states)
501   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
499   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x10=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=52c546b25667b03ac066b6af30b5ad7c
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-data+ctrlfencei-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpDatadW DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-data+ctrlfencei-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-data+ctrlfencei-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrlfencei-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrlfencei-rfi-ctrlfenceis
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x8,0(x9)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrlfencei-rfi-ctrlfenceis Allowed
Histogram (4 states)
504   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
489   :>0:x7=2; 1:x5=1; 1:x9=1; 1:x10=1; x=1;
6     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=2;
1     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=081a58ace3ddb3bd1dcdd9e36147e071
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Relax MP+rfi-ctrl+ctrlfencei-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpCtrldW DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-ctrl+ctrlfencei-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-ctrl+ctrlfencei-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfenceis
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x8)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfenceis Allowed
Histogram (2 states)
998   :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=1; x=1;
2     :>0:x7=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=e4b9b11831345ca2319e50327c1f30fd
Cycle=Rfi DpCtrlFenceIsR Fre Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Observation MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfenceis Never 0 1000
Time MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrlfenceis
"Rfi DpCtrlFenceIdR Fre Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x8,0(x9)    | lw x8,0(x9)    ;

exists (0:x7=1 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
Test SB+rfi-ctrlfenceis Allowed
Histogram (3 states)
19    :>0:x7=1; 0:x8=1; 1:x7=1; 1:x8=0;
10    :>0:x7=1; 0:x8=0; 1:x7=1; 1:x8=1;
971   :>0:x7=1; 0:x8=1; 1:x7=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 0:x8=0 /\ 1:x7=1 /\ 1:x8=0) is NOT validated
Hash=68f9a1e30952421d103f086ffee5eeab
Cycle=Rfi DpCtrlFenceIdR Fre Rfi DpCtrlFenceIdR Fre
Relax SB+rfi-ctrlfenceis No Rfi
Safe=Fre DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrlFenceIdR Fre Rfi DpCtrlFenceIdR Fre
Observation SB+rfi-ctrlfenceis Never 0 1000
Time SB+rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-addr+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-addr+rfi-ctrlfencei
"Rfi DpAddrdW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0            | P1             ;
 sw x5,0(x6)   | sw x5,0(x6)    ;
 lw x7,0(x6)   | lw x7,0(x6)    ;
 xor x8,x7,x7  | bne x7,x0,LC00 ;
 add x10,x9,x8 | LC00:          ;
 sw x5,0(x10)  | fence.i        ;
               | lw x8,0(x9)    ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test R+rfi-addr+rfi-ctrlfencei Allowed
Histogram (3 states)
6     :>0:x7=1; 1:x7=2; 1:x8=0; y=1;
453   :>0:x7=1; 1:x7=2; 1:x8=1; y=1;
541   :>0:x7=1; 1:x7=2; 1:x8=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=06bc2b4ec6553112490596f6de20211e
Cycle=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdR Fre
Relax R+rfi-addr+rfi-ctrlfencei No Rfi
Safe=Fre Wse DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdR Fre
Observation R+rfi-addr+rfi-ctrlfencei Never 0 1000
Time R+rfi-addr+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-data+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-data+rfi-ctrlfencei
"Rfi DpDatadW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 lw x7,0(x6)  | lw x7,0(x6)    ;
 xor x8,x7,x7 | bne x7,x0,LC00 ;
 ori x8,x8,1  | LC00:          ;
 sw x8,0(x9)  | fence.i        ;
              | lw x8,0(x9)    ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test R+rfi-data+rfi-ctrlfencei Allowed
Histogram (3 states)
8     :>0:x7=1; 1:x7=2; 1:x8=0; y=1;
471   :>0:x7=1; 1:x7=2; 1:x8=1; y=1;
521   :>0:x7=1; 1:x7=2; 1:x8=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=206f0b2166c63ca1915a578c972619a3
Cycle=Rfi DpDatadW Wse Rfi DpCtrlFenceIdR Fre
Relax R+rfi-data+rfi-ctrlfencei No Rfi
Safe=Fre Wse DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpDatadW Wse Rfi DpCtrlFenceIdR Fre
Observation R+rfi-data+rfi-ctrlfencei Never 0 1000
Time R+rfi-data+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrl+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrl+rfi-ctrlfencei
"Rfi DpCtrldW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x5,0(x8)    | fence.i        ;
                | lw x8,0(x9)    ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test R+rfi-ctrl+rfi-ctrlfencei Allowed
Histogram (3 states)
13    :>0:x7=1; 1:x7=2; 1:x8=0; y=1;
471   :>0:x7=1; 1:x7=2; 1:x8=1; y=1;
516   :>0:x7=1; 1:x7=2; 1:x8=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=8f676cfb2057757ad63dbab172b10b47
Cycle=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdR Fre
Relax R+rfi-ctrl+rfi-ctrlfencei No Rfi
Safe=Fre Wse DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdR Fre
Observation R+rfi-ctrl+rfi-ctrlfencei Never 0 1000
Time R+rfi-ctrl+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+rfi-ctrlfenceis
"Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x5,0(x8)    | lw x8,0(x9)    ;

exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test R+rfi-ctrlfenceis Allowed
Histogram (2 states)
14    :>0:x7=1; 1:x7=2; 1:x8=0; y=1;
986   :>0:x7=1; 1:x7=2; 1:x8=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=c5e0ea42ac8d3707e6024c8b3b6fe7b7
Cycle=Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdR Fre
Relax R+rfi-ctrlfenceis No Rfi
Safe=Fre Wse DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdR Fre
Observation R+rfi-ctrlfenceis Never 0 1000
Time R+rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-addr+pos-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-addr+pos-rfi-ctrlfencei
"Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | sw x7,0(x6)    ;
 xor x8,x7,x7   | lw x8,0(x6)    ;
 add x11,x10,x8 | bne x8,x0,LC00 ;
 lw x9,0(x11)   | LC00:          ;
                | fence.i        ;
                | lw x9,0(x10)   ;

exists (y=2 /\ 0:x7=1 /\ 0:x9=0 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test SB+rfi-addr+pos-rfi-ctrlfencei Allowed
Histogram (3 states)
22    :>0:x7=1; 0:x9=2; 1:x8=2; 1:x9=0; y=2;
976   :>0:x7=1; 0:x9=0; 1:x8=2; 1:x9=1; y=2;
2     :>0:x7=1; 0:x9=2; 1:x8=2; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 0:x9=0 /\ 1:x8=2 /\ 1:x9=0) is NOT validated
Hash=7d22097d15c142a00d40167b7cf4a2b6
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdR Fre
Relax SB+rfi-addr+pos-rfi-ctrlfencei No Rfi
Safe=Fre PosWW DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdR Fre
Observation SB+rfi-addr+pos-rfi-ctrlfencei Never 0 1000
Time SB+rfi-addr+pos-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+rfi-ctrlfencei+pos-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+rfi-ctrlfencei+pos-rfi-ctrlfencei
"Rfi DpCtrlFenceIdR Fre PosWW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x6)    ;
 LC00:          | bne x8,x0,LC01 ;
 fence.i        | LC01:          ;
 lw x8,0(x9)    | fence.i        ;
                | lw x9,0(x10)   ;

exists (y=2 /\ 0:x7=1 /\ 0:x8=0 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
Test SB+rfi-ctrlfencei+pos-rfi-ctrlfencei Allowed
Histogram (3 states)
7     :>0:x7=1; 0:x8=2; 1:x8=2; 1:x9=0; y=2;
17    :>0:x7=1; 0:x8=0; 1:x8=2; 1:x9=1; y=2;
976   :>0:x7=1; 0:x8=2; 1:x8=2; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=1 /\ 0:x8=0 /\ 1:x8=2 /\ 1:x9=0) is NOT validated
Hash=24b0af5ce0cd46bfcea9dfd5f693f336
Cycle=Rfi DpCtrlFenceIdR Fre Rfi DpCtrlFenceIdR Fre PosWW
Relax SB+rfi-ctrlfencei+pos-rfi-ctrlfencei No Rfi
Safe=Fre PosWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rfi DpCtrlFenceIdR Fre PosWW Rfi DpCtrlFenceIdR Fre
Observation SB+rfi-ctrlfencei+pos-rfi-ctrlfencei Never 0 1000
Time SB+rfi-ctrlfencei+pos-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+addr-rfi-ctrlfencei
"Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0            | P1              ;
 sw x5,0(x6)   | lw x5,0(x6)     ;
 lw x7,0(x6)   | xor x7,x5,x5    ;
 xor x8,x7,x7  | add x10,x9,x7   ;
 add x10,x9,x8 | sw x8,0(x10)    ;
 sw x5,0(x10)  | lw x11,0(x9)    ;
               | bne x11,x0,LC00 ;
               | LC00:           ;
               | fence.i         ;
               | lw x12,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test MP+rfi-addr+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
5     :>0:x7=1; 1:x5=0; 1:x11=1; 1:x12=0;
711   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x12=1;
284   :>0:x7=1; 1:x5=1; 1:x11=1; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=739f601576e962fbe6f0f9fdafcfdf55
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-addr+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-addr+addr-rfi-ctrlfencei Never 0 1000
Time MP+rfi-addr+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+addr-rfi-ctrlfencei
"Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | add x10,x9,x7   ;
 ori x8,x8,1  | sw x8,0(x10)    ;
 sw x8,0(x9)  | lw x11,0(x9)    ;
              | bne x11,x0,LC00 ;
              | LC00:           ;
              | fence.i         ;
              | lw x12,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
5     :>0:x7=1; 1:x5=0; 1:x11=1; 1:x12=0;
707   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x12=1;
288   :>0:x7=1; 1:x5=1; 1:x11=1; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=73e1bdbccfb1ce1a6b9c90f3fbb8882e
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-data+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpAddrdW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-data+addr-rfi-ctrlfencei Never 0 1000
Time MP+rfi-data+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+addr-rfi-ctrlfencei
"Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 sw x5,0(x8)    | lw x11,0(x9)    ;
                | bne x11,x0,LC01 ;
                | LC01:           ;
                | fence.i         ;
                | lw x12,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
22    :>0:x7=1; 1:x5=0; 1:x11=1; 1:x12=0;
709   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x12=1;
269   :>0:x7=1; 1:x5=1; 1:x11=1; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=90c15d777232a06854fc55f4079060cd
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-ctrl+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpAddrdW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-ctrl+addr-rfi-ctrlfencei Never 0 1000
Time MP+rfi-ctrl+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+addr-rfi-ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 fence.i        | lw x11,0(x9)    ;
 sw x5,0(x8)    | bne x11,x0,LC01 ;
                | LC01:           ;
                | fence.i         ;
                | lw x12,0(x13)   ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
5     :>0:x7=1; 1:x5=0; 1:x11=1; 1:x12=0;
992   :>0:x7=1; 1:x5=0; 1:x11=1; 1:x12=1;
3     :>0:x7=1; 1:x5=1; 1:x11=1; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=1279ddef06bd89862335ee3fe167b972
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-ctrlfencei+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpAddrdW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-ctrlfencei+addr-rfi-ctrlfencei Never 0 1000
Time MP+rfi-ctrlfencei+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+data-rfi-ctrlfencei
"Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0            | P1             ;
 sw x5,0(x6)   | lw x5,0(x6)    ;
 lw x7,0(x6)   | xor x7,x5,x5   ;
 xor x8,x7,x7  | ori x7,x7,1    ;
 add x10,x9,x8 | sw x7,0(x8)    ;
 sw x5,0(x10)  | lw x9,0(x8)    ;
               | bne x9,x0,LC00 ;
               | LC00:          ;
               | fence.i        ;
               | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test MP+rfi-addr+data-rfi-ctrlfencei Allowed
Histogram (3 states)
5     :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
723   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
272   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=07dc592a2fe497fc6d66a74b56073f78
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-addr+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpAddrdW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-addr+data-rfi-ctrlfencei Never 0 1000
Time MP+rfi-addr+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+data-rfi-ctrlfencei
"Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | xor x7,x5,x5   ;
 xor x8,x7,x7 | ori x7,x7,1    ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | bne x9,x0,LC00 ;
              | LC00:          ;
              | fence.i        ;
              | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+data-rfi-ctrlfencei Allowed
Histogram (2 states)
532   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
468   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=aef26549060dcdfd31c06d854b56e059
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-data+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-data+data-rfi-ctrlfencei Never 0 1000
Time MP+rfi-data+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+data-rfi-ctrlfencei
"Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 sw x5,0(x8)    | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+data-rfi-ctrlfencei Allowed
Histogram (3 states)
11    :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
739   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
250   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=301a8505ccbe5c2d00ca230cd383e1fe
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-ctrl+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpDatadW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-ctrl+data-rfi-ctrlfencei Never 0 1000
Time MP+rfi-ctrl+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+data-rfi-ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x5,0(x8)    | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+data-rfi-ctrlfencei Allowed
Histogram (3 states)
6     :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
992   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
2     :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=96ff862703db7f7ae37b146cbe6689ed
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-ctrlfencei+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpDatadW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-ctrlfencei+data-rfi-ctrlfencei Never 0 1000
Time MP+rfi-ctrlfencei+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrl-rfi-ctrlfencei
"Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0            | P1             ;
 sw x5,0(x6)   | lw x5,0(x6)    ;
 lw x7,0(x6)   | bne x5,x0,LC00 ;
 xor x8,x7,x7  | LC00:          ;
 add x10,x9,x8 | sw x7,0(x8)    ;
 sw x5,0(x10)  | lw x9,0(x8)    ;
               | bne x9,x0,LC01 ;
               | LC01:          ;
               | fence.i        ;
               | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test MP+rfi-addr+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
5     :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
690   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
305   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=ab41de98873ae25e33bfb8a2f8174aa5
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-addr+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpAddrdW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-addr+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+rfi-addr+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrl-rfi-ctrlfencei
"Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
4     :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
737   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
259   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=4b241fd6872e6ff4f69bb4a78afabdcc
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-data+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpDatadW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-data+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+rfi-data+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrl-rfi-ctrlfencei
"Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 sw x5,0(x8)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
9     :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
771   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
220   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=e19a4a83fea4c2f62119fb061c7873c5
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-ctrl+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-ctrl+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+rfi-ctrl+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrl-rfi-ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x5,0(x8)    | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
24    :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
976   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=2da166b2288e37b6e95d2e415ec0f5dc
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-ctrlfencei+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpCtrldW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-ctrlfencei+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+rfi-ctrlfencei+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrlfencei-rfi-ctrlfencei
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0            | P1             ;
 sw x5,0(x6)   | lw x5,0(x6)    ;
 lw x7,0(x6)   | bne x5,x0,LC00 ;
 xor x8,x7,x7  | LC00:          ;
 add x10,x9,x8 | fence.i        ;
 sw x5,0(x10)  | sw x7,0(x8)    ;
               | lw x9,0(x8)    ;
               | bne x9,x0,LC01 ;
               | LC01:          ;
               | fence.i        ;
               | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test MP+rfi-addr+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (3 states)
2     :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
524   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
474   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=37c742160e883c0e7bc8b24fd6a7aa50
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-addr+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpAddrdW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-addr+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+rfi-addr+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrlfencei-rfi-ctrlfencei
"Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | fence.i        ;
 sw x8,0(x9)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (3 states)
2     :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
509   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
489   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=5bc28e8d44132a128910bd1bc37f2e18
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-data+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpDatadW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-data+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+rfi-data+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrlfencei-rfi-ctrlfencei
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x5,0(x8)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
592   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
408   :>0:x7=1; 1:x5=1; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=57a89a01e4b9c13fc2c6e95c75f9c536
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-ctrl+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpCtrldW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-ctrl+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+rfi-ctrl+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | sw x7,0(x8)    ;
 sw x5,0(x8)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
1     :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=0;
999   :>0:x7=1; 1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=a0430b962ffc26f593e3076bbb9bfffe
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Relax MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-addr+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-addr+ctrlfencei
"Rfi DpAddrdW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0            | P1             ;
 sw x5,0(x6)   | lw x5,0(x6)    ;
 lw x7,0(x6)   | bne x5,x0,LC00 ;
 xor x8,x7,x7  | LC00:          ;
 add x10,x9,x8 | fence.i        ;
 sw x5,0(x10)  | lw x7,0(x8)    ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test MP+rfi-addr+ctrlfencei Allowed
Histogram (3 states)
24    :>0:x7=1; 1:x5=0; 1:x7=0;
771   :>0:x7=1; 1:x5=0; 1:x7=1;
205   :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=b0f1c0f42024e5ff7c496cfbf41f195e
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdR Fre
Relax MP+rfi-addr+ctrlfencei No Rfi
Safe=Rfe Fre DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdR Fre
Observation MP+rfi-addr+ctrlfencei Never 0 1000
Time MP+rfi-addr+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-data+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-data+ctrlfencei
"Rfi DpDatadW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | fence.i        ;
 sw x8,0(x9)  | lw x7,0(x8)    ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test MP+rfi-data+ctrlfencei Allowed
Histogram (3 states)
32    :>0:x7=1; 1:x5=0; 1:x7=0;
725   :>0:x7=1; 1:x5=0; 1:x7=1;
243   :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=85f6877ac1826ba837f0913c00660df2
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdR Fre
Relax MP+rfi-data+ctrlfencei No Rfi
Safe=Rfe Fre DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdR Fre
Observation MP+rfi-data+ctrlfencei Never 0 1000
Time MP+rfi-data+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrl+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrl+ctrlfencei
"Rfi DpCtrldW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x5,0(x8)    | lw x7,0(x8)    ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test MP+rfi-ctrl+ctrlfencei Allowed
Histogram (3 states)
60    :>0:x7=1; 1:x5=0; 1:x7=0;
764   :>0:x7=1; 1:x5=0; 1:x7=1;
176   :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=68afd409435871f3734b269d2e9358cf
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdR Fre
Relax MP+rfi-ctrl+ctrlfencei No Rfi
Safe=Rfe Fre DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdR Fre
Observation MP+rfi-ctrl+ctrlfencei Never 0 1000
Time MP+rfi-ctrl+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+rfi-ctrlfencei+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+rfi-ctrlfencei+ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | lw x7,0(x8)    ;
 sw x5,0(x8)    |                ;

exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test MP+rfi-ctrlfencei+ctrlfencei Allowed
Histogram (3 states)
167   :>0:x7=1; 1:x5=0; 1:x7=0;
832   :>0:x7=1; 1:x5=0; 1:x7=1;
1     :>0:x7=1; 1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=1 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=13e605e40de0229d10fe1dfdad813431
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdR Fre
Relax MP+rfi-ctrlfencei+ctrlfencei No Rfi
Safe=Rfe Fre DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdR Fre
Observation MP+rfi-ctrlfencei+ctrlfencei Never 0 1000
Time MP+rfi-ctrlfencei+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+fence.r.rw
"Rfi DpAddrdW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence r,rw  ;
 xor x8,x7,x7   | sw x7,0(x8) ;
 add x11,x10,x8 |             ;
 sw x9,0(x11)   |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+rfi-addr+fence.r.rw Allowed
Histogram (3 states)
939   :>0:x7=2; 1:x5=0; x=1;
59    :>0:x7=2; 1:x5=1; x=1;
2     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=1aeaf0b7f15a7fcda41416accce1a300
Cycle=Rfi DpAddrdW Rfe Fence.r.rwdRW Wse
Relax S+rfi-addr+fence.r.rw No Rfi
Safe=Rfe Wse Fence.r.rwdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe Fence.r.rwdRW Wse
Observation S+rfi-addr+fence.r.rw Never 0 1000
Time S+rfi-addr+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+fence.r.rw
"Rfi DpDatadW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | lw x5,0(x6) ;
 lw x7,0(x6)  | fence r,rw  ;
 xor x8,x7,x7 | sw x7,0(x8) ;
 ori x8,x8,1  |             ;
 sw x8,0(x9)  |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+rfi-data+fence.r.rw Allowed
Histogram (3 states)
885   :>0:x7=2; 1:x5=0; x=1;
112   :>0:x7=2; 1:x5=1; x=1;
3     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=2c232524e1b3f29be2d2e0638b4eb3ba
Cycle=Rfi DpDatadW Rfe Fence.r.rwdRW Wse
Relax S+rfi-data+fence.r.rw No Rfi
Safe=Rfe Wse Fence.r.rwdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe Fence.r.rwdRW Wse
Observation S+rfi-data+fence.r.rw Never 0 1000
Time S+rfi-data+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+fence.r.rw
"Rfi DpCtrldW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence r,rw  ;
 bne x7,x0,LC00 | sw x7,0(x8) ;
 LC00:          |             ;
 sw x8,0(x9)    |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+rfi-ctrl+fence.r.rw Allowed
Histogram (3 states)
739   :>0:x7=2; 1:x5=0; x=1;
257   :>0:x7=2; 1:x5=1; x=1;
4     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=0a8af37d1d8dbab0b6ad17ea0fd32599
Cycle=Rfi DpCtrldW Rfe Fence.r.rwdRW Wse
Relax S+rfi-ctrl+fence.r.rw No Rfi
Safe=Rfe Wse Fence.r.rwdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe Fence.r.rwdRW Wse
Observation S+rfi-ctrl+fence.r.rw Never 0 1000
Time S+rfi-ctrl+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+fence.r.rw
"Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence r,rw  ;
 bne x7,x0,LC00 | sw x7,0(x8) ;
 LC00:          |             ;
 fence.i        |             ;
 sw x8,0(x9)    |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test S+rfi-ctrlfencei+fence.r.rw Allowed
Histogram (2 states)
993   :>0:x7=2; 1:x5=0; x=1;
7     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=5e73980830da6d9b142f3869a816e05a
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRW Wse
Relax S+rfi-ctrlfencei+fence.r.rw No Rfi
Safe=Rfe Wse Fence.r.rwdRW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRW Wse
Observation S+rfi-ctrlfencei+fence.r.rw Never 0 1000
Time S+rfi-ctrlfencei+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.w.w+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+rfi-addr-rfi
"Fence.w.wdWW Wse Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x7,0(x8) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | sw x9,0(x11)   ;
             | lw x12,0(x10)  ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test R+fence.w.w+rfi-addr-rfi Allowed
Histogram (3 states)
508   :>1:x7=2; 1:x12=1; x=1; y=1;
491   :>1:x7=2; 1:x12=1; x=2; y=1;
1     :>1:x7=2; 1:x12=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x12=1) is NOT validated
Hash=f667ccbbcc934674056cfd452358d4fc
Cycle=Rfi Fre Fence.w.wdWW Wse Rfi DpAddrdW
Relax R+fence.w.w+rfi-addr-rfi No Rfi
Safe=Fre Wse Fence.w.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Rfi DpAddrdW Rfi Fre
Observation R+fence.w.w+rfi-addr-rfi Never 0 1000
Time R+fence.w.w+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.w.w+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+rfi-data-rfi
"Fence.w.wdWW Wse Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1           ;
 sw x5,0(x6) | sw x5,0(x6)  ;
 fence w,w   | lw x7,0(x6)  ;
 sw x7,0(x8) | xor x8,x7,x7 ;
             | ori x8,x8,1  ;
             | sw x8,0(x9)  ;
             | lw x10,0(x9) ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test R+fence.w.w+rfi-data-rfi Allowed
Histogram (2 states)
502   :>1:x7=2; 1:x10=1; x=1; y=1;
498   :>1:x7=2; 1:x10=1; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=f8eb45166e0eb1fd7986d4cd519c3d8d
Cycle=Rfi Fre Fence.w.wdWW Wse Rfi DpDatadW
Relax R+fence.w.w+rfi-data-rfi No Rfi
Safe=Fre Wse Fence.w.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Rfi DpDatadW Rfi Fre
Observation R+fence.w.w+rfi-data-rfi Never 0 1000
Time R+fence.w.w+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.w.w+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+rfi-ctrl-rfi
"Fence.w.wdWW Wse Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | sw x8,0(x9)    ;
             | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test R+fence.w.w+rfi-ctrl-rfi Allowed
Histogram (4 states)
488   :>1:x7=2; 1:x10=1; x=1; y=1;
510   :>1:x7=2; 1:x10=1; x=2; y=1;
1     :>1:x7=2; 1:x10=2; x=2; y=1;
1     :>1:x7=2; 1:x10=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=91b131d061e9af07d6bb138bfa9433a8
Cycle=Rfi Fre Fence.w.wdWW Wse Rfi DpCtrldW
Relax R+fence.w.w+rfi-ctrl-rfi No Rfi
Safe=Fre Wse Fence.w.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Rfi DpCtrldW Rfi Fre
Observation R+fence.w.w+rfi-ctrl-rfi Never 0 1000
Time R+fence.w.w+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.w.w+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+rfi-ctrlfencei-rfi
"Fence.w.wdWW Wse Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x8,0(x9)    ;
             | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test R+fence.w.w+rfi-ctrlfencei-rfi Allowed
Histogram (1 states)
1000  :>1:x7=2; 1:x10=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=ab73bfd9756b1384b051c65e2d331a6c
Cycle=Rfi Fre Fence.w.wdWW Wse Rfi DpCtrlFenceIdW
Relax R+fence.w.w+rfi-ctrlfencei-rfi No Rfi
Safe=Fre Wse Fence.w.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Rfi DpCtrlFenceIdW Rfi Fre
Observation R+fence.w.w+rfi-ctrlfencei-rfi Never 0 1000
Time R+fence.w.w+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.w.w+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+rfi-addr
"Fence.w.wdWW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x5,0(x7) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | lw x9,0(x11)   ;

exists (y=2 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+rfi-addr Allowed
Histogram (2 states)
968   :>1:x7=2; 1:x9=0; y=1;
32    :>1:x7=2; 1:x9=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=2 /\ 1:x9=0) is NOT validated
Hash=a71cd27da6d8e92e34349da37899237a
Cycle=Rfi DpAddrdR Fre Fence.w.wdWW Wse
Relax R+fence.w.w+rfi-addr No Rfi
Safe=Fre Wse Fence.w.wdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Rfi DpAddrdR Fre
Observation R+fence.w.w+rfi-addr Never 0 1000
Time R+fence.w.w+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.w.w+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+rfi-ctrlfencei
"Fence.w.wdWW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x8,0(x9)    ;

exists (y=2 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+rfi-ctrlfencei Allowed
Histogram (2 states)
4     :>1:x7=2; 1:x8=0; y=1;
996   :>1:x7=2; 1:x8=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=6e7350928b4cd10eaf6e440ed73eacf0
Cycle=Rfi DpCtrlFenceIdR Fre Fence.w.wdWW Wse
Relax R+fence.w.w+rfi-ctrlfencei No Rfi
Safe=Fre Wse Fence.w.wdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse Rfi DpCtrlFenceIdR Fre
Observation R+fence.w.w+rfi-ctrlfencei Never 0 1000
Time R+fence.w.w+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.w.w+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.w.w+rfi-addr
"Fence.w.wdWW Wse Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x7,0(x8) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | sw x9,0(x11)   ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test 2+2W+fence.w.w+rfi-addr Allowed
Histogram (2 states)
481   :>1:x7=2; x=1; y=1;
519   :>1:x7=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=f652b0f5e4470c39cf4a0cb4f29db9cd
Cycle=Rfi DpAddrdW Wse Fence.w.wdWW Wse
Relax 2+2W+fence.w.w+rfi-addr No Rfi
Safe=Wse Fence.w.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.w.wdWW Wse Rfi DpAddrdW Wse
Observation 2+2W+fence.w.w+rfi-addr Never 0 1000
Time 2+2W+fence.w.w+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.w.w+rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.w.w+rfi-data
"Fence.w.wdWW Wse Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1           ;
 sw x5,0(x6) | sw x5,0(x6)  ;
 fence w,w   | lw x7,0(x6)  ;
 sw x7,0(x8) | xor x8,x7,x7 ;
             | ori x8,x8,1  ;
             | sw x8,0(x9)  ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test 2+2W+fence.w.w+rfi-data Allowed
Histogram (2 states)
490   :>1:x7=2; x=1; y=1;
510   :>1:x7=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=9ff8daeb04b3a53bb7a37982f9e922ab
Cycle=Rfi DpDatadW Wse Fence.w.wdWW Wse
Relax 2+2W+fence.w.w+rfi-data No Rfi
Safe=Wse Fence.w.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.w.wdWW Wse Rfi DpDatadW Wse
Observation 2+2W+fence.w.w+rfi-data Never 0 1000
Time 2+2W+fence.w.w+rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.w.w+rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.w.w+rfi-ctrl
"Fence.w.wdWW Wse Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test 2+2W+fence.w.w+rfi-ctrl Allowed
Histogram (2 states)
520   :>1:x7=2; x=1; y=1;
480   :>1:x7=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=5afce04be8d925a0051ace39b3fffe09
Cycle=Rfi DpCtrldW Wse Fence.w.wdWW Wse
Relax 2+2W+fence.w.w+rfi-ctrl No Rfi
Safe=Wse Fence.w.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.w.wdWW Wse Rfi DpCtrldW Wse
Observation 2+2W+fence.w.w+rfi-ctrl Never 0 1000
Time 2+2W+fence.w.w+rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.w.w+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.w.w+rfi-ctrlfencei
"Fence.w.wdWW Wse Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test 2+2W+fence.w.w+rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x7=2; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=0c475b6e1ba26ee15a9dfe75e4006c9e
Cycle=Rfi DpCtrlFenceIdW Wse Fence.w.wdWW Wse
Relax 2+2W+fence.w.w+rfi-ctrlfencei No Rfi
Safe=Wse Fence.w.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.w.wdWW Wse Rfi DpCtrlFenceIdW Wse
Observation 2+2W+fence.w.w+rfi-ctrlfencei Never 0 1000
Time 2+2W+fence.w.w+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.w+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+rfi-addr-rfi
"Fence.rw.wdWW Wse Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x7,0(x8) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | sw x9,0(x11)   ;
             | lw x12,0(x10)  ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test R+fence.rw.w+rfi-addr-rfi Allowed
Histogram (2 states)
517   :>1:x7=2; 1:x12=1; x=1; y=1;
483   :>1:x7=2; 1:x12=1; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x12=1) is NOT validated
Hash=bf64fdac2860b0e81e3d9c0358391261
Cycle=Rfi Fre Fence.rw.wdWW Wse Rfi DpAddrdW
Relax R+fence.rw.w+rfi-addr-rfi No Rfi
Safe=Fre Wse Fence.rw.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Rfi DpAddrdW Rfi Fre
Observation R+fence.rw.w+rfi-addr-rfi Never 0 1000
Time R+fence.rw.w+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.w+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+rfi-data-rfi
"Fence.rw.wdWW Wse Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1           ;
 sw x5,0(x6) | sw x5,0(x6)  ;
 fence rw,w  | lw x7,0(x6)  ;
 sw x7,0(x8) | xor x8,x7,x7 ;
             | ori x8,x8,1  ;
             | sw x8,0(x9)  ;
             | lw x10,0(x9) ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test R+fence.rw.w+rfi-data-rfi Allowed
Histogram (2 states)
508   :>1:x7=2; 1:x10=1; x=1; y=1;
492   :>1:x7=2; 1:x10=1; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=2af51c305febd420fa1b5aee8b08f564
Cycle=Rfi Fre Fence.rw.wdWW Wse Rfi DpDatadW
Relax R+fence.rw.w+rfi-data-rfi No Rfi
Safe=Fre Wse Fence.rw.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Rfi DpDatadW Rfi Fre
Observation R+fence.rw.w+rfi-data-rfi Never 0 1000
Time R+fence.rw.w+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.w+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+rfi-ctrl-rfi
"Fence.rw.wdWW Wse Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | sw x8,0(x9)    ;
             | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test R+fence.rw.w+rfi-ctrl-rfi Allowed
Histogram (2 states)
500   :>1:x7=2; 1:x10=1; x=1; y=1;
500   :>1:x7=2; 1:x10=1; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=e752e7a84f685a17f7a70120444bcc1b
Cycle=Rfi Fre Fence.rw.wdWW Wse Rfi DpCtrldW
Relax R+fence.rw.w+rfi-ctrl-rfi No Rfi
Safe=Fre Wse Fence.rw.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Rfi DpCtrldW Rfi Fre
Observation R+fence.rw.w+rfi-ctrl-rfi Never 0 1000
Time R+fence.rw.w+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.w+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+rfi-ctrlfencei-rfi
"Fence.rw.wdWW Wse Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x8,0(x9)    ;
             | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test R+fence.rw.w+rfi-ctrlfencei-rfi Allowed
Histogram (1 states)
1000  :>1:x7=2; 1:x10=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=28e5112ab704e3ae3399e301efe14b82
Cycle=Rfi Fre Fence.rw.wdWW Wse Rfi DpCtrlFenceIdW
Relax R+fence.rw.w+rfi-ctrlfencei-rfi No Rfi
Safe=Fre Wse Fence.rw.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Rfi DpCtrlFenceIdW Rfi Fre
Observation R+fence.rw.w+rfi-ctrlfencei-rfi Never 0 1000
Time R+fence.rw.w+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.w+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+rfi-addr
"Fence.rw.wdWW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x5,0(x7) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | lw x9,0(x11)   ;

exists (y=2 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+rfi-addr Allowed
Histogram (3 states)
978   :>1:x7=2; 1:x9=0; y=1;
18    :>1:x7=2; 1:x9=1; y=1;
4     :>1:x7=2; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=2 /\ 1:x9=0) is NOT validated
Hash=95ef1b0341a745e1f643b03e589d4336
Cycle=Rfi DpAddrdR Fre Fence.rw.wdWW Wse
Relax R+fence.rw.w+rfi-addr No Rfi
Safe=Fre Wse Fence.rw.wdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Rfi DpAddrdR Fre
Observation R+fence.rw.w+rfi-addr Never 0 1000
Time R+fence.rw.w+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.w+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+rfi-ctrlfencei
"Fence.rw.wdWW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x8,0(x9)    ;

exists (y=2 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+rfi-ctrlfencei Allowed
Histogram (2 states)
2     :>1:x7=2; 1:x8=0; y=1;
998   :>1:x7=2; 1:x8=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=4dbe99586392893fac2f699fefbb6159
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.wdWW Wse
Relax R+fence.rw.w+rfi-ctrlfencei No Rfi
Safe=Fre Wse Fence.rw.wdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse Rfi DpCtrlFenceIdR Fre
Observation R+fence.rw.w+rfi-ctrlfencei Never 0 1000
Time R+fence.rw.w+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.rw.w+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.w+rfi-addr
"Fence.rw.wdWW Wse Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x7,0(x8) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | sw x9,0(x11)   ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test 2+2W+fence.rw.w+rfi-addr Allowed
Histogram (2 states)
484   :>1:x7=2; x=1; y=1;
516   :>1:x7=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=b73f2613403272dfb24d5d2c9c79b015
Cycle=Rfi DpAddrdW Wse Fence.rw.wdWW Wse
Relax 2+2W+fence.rw.w+rfi-addr No Rfi
Safe=Wse Fence.rw.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.wdWW Wse Rfi DpAddrdW Wse
Observation 2+2W+fence.rw.w+rfi-addr Never 0 1000
Time 2+2W+fence.rw.w+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.rw.w+rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.w+rfi-data
"Fence.rw.wdWW Wse Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1           ;
 sw x5,0(x6) | sw x5,0(x6)  ;
 fence rw,w  | lw x7,0(x6)  ;
 sw x7,0(x8) | xor x8,x7,x7 ;
             | ori x8,x8,1  ;
             | sw x8,0(x9)  ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test 2+2W+fence.rw.w+rfi-data Allowed
Histogram (2 states)
489   :>1:x7=2; x=1; y=1;
511   :>1:x7=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=bce8dbcdc8df93e0a2da3fc66d3efbec
Cycle=Rfi DpDatadW Wse Fence.rw.wdWW Wse
Relax 2+2W+fence.rw.w+rfi-data No Rfi
Safe=Wse Fence.rw.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.wdWW Wse Rfi DpDatadW Wse
Observation 2+2W+fence.rw.w+rfi-data Never 0 1000
Time 2+2W+fence.rw.w+rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.rw.w+rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.w+rfi-ctrl
"Fence.rw.wdWW Wse Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test 2+2W+fence.rw.w+rfi-ctrl Allowed
Histogram (2 states)
554   :>1:x7=2; x=1; y=1;
446   :>1:x7=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=6170d7db1f075c6910ecebbcf9e0a27d
Cycle=Rfi DpCtrldW Wse Fence.rw.wdWW Wse
Relax 2+2W+fence.rw.w+rfi-ctrl No Rfi
Safe=Wse Fence.rw.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.wdWW Wse Rfi DpCtrldW Wse
Observation 2+2W+fence.rw.w+rfi-ctrl Never 0 1000
Time 2+2W+fence.rw.w+rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.rw.w+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.w+rfi-ctrlfencei
"Fence.rw.wdWW Wse Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test 2+2W+fence.rw.w+rfi-ctrlfencei Allowed
Histogram (2 states)
999   :>1:x7=2; x=1; y=1;
1     :>1:x7=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=f15db9c423f67d82f794e0815fd5efd6
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.wdWW Wse
Relax 2+2W+fence.rw.w+rfi-ctrlfencei No Rfi
Safe=Wse Fence.rw.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.wdWW Wse Rfi DpCtrlFenceIdW Wse
Observation 2+2W+fence.rw.w+rfi-ctrlfencei Never 0 1000
Time 2+2W+fence.rw.w+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+fence.rw.w
"Rfi DpAddrdW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,w  ;
 xor x8,x7,x7   | sw x7,0(x8) ;
 add x11,x10,x8 |             ;
 sw x9,0(x11)   |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+rfi-addr+fence.rw.w Allowed
Histogram (3 states)
921   :>0:x7=2; 1:x5=0; x=1;
76    :>0:x7=2; 1:x5=1; x=1;
3     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=a060894f7aeeed77ec020b15c9d3dd53
Cycle=Rfi DpAddrdW Rfe Fence.rw.wdRW Wse
Relax S+rfi-addr+fence.rw.w No Rfi
Safe=Rfe Wse Fence.rw.wdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe Fence.rw.wdRW Wse
Observation S+rfi-addr+fence.rw.w Never 0 1000
Time S+rfi-addr+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+fence.rw.w
"Rfi DpDatadW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | lw x5,0(x6) ;
 lw x7,0(x6)  | fence rw,w  ;
 xor x8,x7,x7 | sw x7,0(x8) ;
 ori x8,x8,1  |             ;
 sw x8,0(x9)  |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+rfi-data+fence.rw.w Allowed
Histogram (3 states)
882   :>0:x7=2; 1:x5=0; x=1;
111   :>0:x7=2; 1:x5=1; x=1;
7     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=d66804c4b5e2a75c391d5018ade1ba48
Cycle=Rfi DpDatadW Rfe Fence.rw.wdRW Wse
Relax S+rfi-data+fence.rw.w No Rfi
Safe=Rfe Wse Fence.rw.wdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe Fence.rw.wdRW Wse
Observation S+rfi-data+fence.rw.w Never 0 1000
Time S+rfi-data+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+fence.rw.w
"Rfi DpCtrldW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,w  ;
 bne x7,x0,LC00 | sw x7,0(x8) ;
 LC00:          |             ;
 sw x8,0(x9)    |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+rfi-ctrl+fence.rw.w Allowed
Histogram (3 states)
796   :>0:x7=2; 1:x5=0; x=1;
199   :>0:x7=2; 1:x5=1; x=1;
5     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=e9e7b3f6ef9905de589838e51e5f6ca4
Cycle=Rfi DpCtrldW Rfe Fence.rw.wdRW Wse
Relax S+rfi-ctrl+fence.rw.w No Rfi
Safe=Rfe Wse Fence.rw.wdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe Fence.rw.wdRW Wse
Observation S+rfi-ctrl+fence.rw.w Never 0 1000
Time S+rfi-ctrl+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+fence.rw.w
"Rfi DpCtrlFenceIdW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,w  ;
 bne x7,x0,LC00 | sw x7,0(x8) ;
 LC00:          |             ;
 fence.i        |             ;
 sw x8,0(x9)    |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+rfi-ctrlfencei+fence.rw.w Allowed
Histogram (2 states)
997   :>0:x7=2; 1:x5=0; x=1;
3     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=721e815016a0d668c1552fcfc825ca5c
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.wdRW Wse
Relax S+rfi-ctrlfencei+fence.rw.w No Rfi
Safe=Rfe Wse Fence.rw.wdRW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe Fence.rw.wdRW Wse
Observation S+rfi-ctrlfencei+fence.rw.w Never 0 1000
Time S+rfi-ctrlfencei+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.rw+rfi-addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+rfi-addr-rfi
"Fence.rw.rwdWW Wse Rfi DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x7,0(x8) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | sw x9,0(x11)   ;
             | lw x12,0(x10)  ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test R+fence.rw.rw+rfi-addr-rfi Allowed
Histogram (2 states)
505   :>1:x7=2; 1:x12=1; x=1; y=1;
495   :>1:x7=2; 1:x12=1; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x12=1) is NOT validated
Hash=2158b6d13e1feb998a62e41935e78b24
Cycle=Rfi Fre Fence.rw.rwdWW Wse Rfi DpAddrdW
Relax R+fence.rw.rw+rfi-addr-rfi No Rfi
Safe=Fre Wse Fence.rw.rwdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Rfi DpAddrdW Rfi Fre
Observation R+fence.rw.rw+rfi-addr-rfi Never 0 1000
Time R+fence.rw.rw+rfi-addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.rw+rfi-data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+rfi-data-rfi
"Fence.rw.rwdWW Wse Rfi DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1           ;
 sw x5,0(x6) | sw x5,0(x6)  ;
 fence rw,rw | lw x7,0(x6)  ;
 sw x7,0(x8) | xor x8,x7,x7 ;
             | ori x8,x8,1  ;
             | sw x8,0(x9)  ;
             | lw x10,0(x9) ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	ori a0,a0,1
	sw a0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test R+fence.rw.rw+rfi-data-rfi Allowed
Histogram (2 states)
504   :>1:x7=2; 1:x10=1; x=1; y=1;
496   :>1:x7=2; 1:x10=1; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=e85d0c687204ce21739d5256604a793f
Cycle=Rfi Fre Fence.rw.rwdWW Wse Rfi DpDatadW
Relax R+fence.rw.rw+rfi-data-rfi No Rfi
Safe=Fre Wse Fence.rw.rwdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Rfi DpDatadW Rfi Fre
Observation R+fence.rw.rw+rfi-data-rfi Never 0 1000
Time R+fence.rw.rw+rfi-data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.rw+rfi-ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+rfi-ctrl-rfi
"Fence.rw.rwdWW Wse Rfi DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | sw x8,0(x9)    ;
             | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test R+fence.rw.rw+rfi-ctrl-rfi Allowed
Histogram (2 states)
500   :>1:x7=2; 1:x10=1; x=1; y=1;
500   :>1:x7=2; 1:x10=1; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=21448cca4dfbf7a0799b969edf993ed4
Cycle=Rfi Fre Fence.rw.rwdWW Wse Rfi DpCtrldW
Relax R+fence.rw.rw+rfi-ctrl-rfi No Rfi
Safe=Fre Wse Fence.rw.rwdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Rfi DpCtrldW Rfi Fre
Observation R+fence.rw.rw+rfi-ctrl-rfi Never 0 1000
Time R+fence.rw.rw+rfi-ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.rw+rfi-ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+rfi-ctrlfencei-rfi
"Fence.rw.rwdWW Wse Rfi DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x8,0(x9)    ;
             | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test R+fence.rw.rw+rfi-ctrlfencei-rfi Allowed
Histogram (2 states)
998   :>1:x7=2; 1:x10=1; x=1; y=1;
2     :>1:x7=2; 1:x10=1; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2 /\ 1:x10=1) is NOT validated
Hash=22c48328f3f8fd85fc272d13af2b530d
Cycle=Rfi Fre Fence.rw.rwdWW Wse Rfi DpCtrlFenceIdW
Relax R+fence.rw.rw+rfi-ctrlfencei-rfi No Rfi
Safe=Fre Wse Fence.rw.rwdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Rfi DpCtrlFenceIdW Rfi Fre
Observation R+fence.rw.rw+rfi-ctrlfencei-rfi Never 0 1000
Time R+fence.rw.rw+rfi-ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.rw+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+rfi-addr
"Fence.rw.rwdWW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x5,0(x7) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | lw x9,0(x11)   ;

exists (y=2 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+rfi-addr Allowed
Histogram (2 states)
969   :>1:x7=2; 1:x9=0; y=1;
31    :>1:x7=2; 1:x9=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=2 /\ 1:x9=0) is NOT validated
Hash=378630f74e40faa52ed07de116e1902e
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Wse
Relax R+fence.rw.rw+rfi-addr No Rfi
Safe=Fre Wse Fence.rw.rwdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Rfi DpAddrdR Fre
Observation R+fence.rw.rw+rfi-addr Never 0 1000
Time R+fence.rw.rw+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+fence.rw.rw+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+rfi-ctrlfencei
"Fence.rw.rwdWW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x8,0(x9)    ;

exists (y=2 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+rfi-ctrlfencei Allowed
Histogram (2 states)
3     :>1:x7=2; 1:x8=0; y=1;
997   :>1:x7=2; 1:x8=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=fd357236d96b1df919350c517579eaca
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.rwdWW Wse
Relax R+fence.rw.rw+rfi-ctrlfencei No Rfi
Safe=Fre Wse Fence.rw.rwdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse Rfi DpCtrlFenceIdR Fre
Observation R+fence.rw.rw+rfi-ctrlfencei Never 0 1000
Time R+fence.rw.rw+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.rw.rw+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rw+rfi-addr
"Fence.rw.rwdWW Wse Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x7,0(x8) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | sw x9,0(x11)   ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test 2+2W+fence.rw.rw+rfi-addr Allowed
Histogram (2 states)
503   :>1:x7=2; x=1; y=1;
497   :>1:x7=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=651e4ba9a11d89600acd0b66fb3d9784
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Wse
Relax 2+2W+fence.rw.rw+rfi-addr No Rfi
Safe=Wse Fence.rw.rwdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwdWW Wse Rfi DpAddrdW Wse
Observation 2+2W+fence.rw.rw+rfi-addr Never 0 1000
Time 2+2W+fence.rw.rw+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.rw.rw+rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rw+rfi-data
"Fence.rw.rwdWW Wse Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1           ;
 sw x5,0(x6) | sw x5,0(x6)  ;
 fence rw,rw | lw x7,0(x6)  ;
 sw x7,0(x8) | xor x8,x7,x7 ;
             | ori x8,x8,1  ;
             | sw x8,0(x9)  ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test 2+2W+fence.rw.rw+rfi-data Allowed
Histogram (2 states)
476   :>1:x7=2; x=1; y=1;
524   :>1:x7=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=472935b8e3e327a18ff7d14526964c32
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Wse
Relax 2+2W+fence.rw.rw+rfi-data No Rfi
Safe=Wse Fence.rw.rwdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwdWW Wse Rfi DpDatadW Wse
Observation 2+2W+fence.rw.rw+rfi-data Never 0 1000
Time 2+2W+fence.rw.rw+rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.rw.rw+rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rw+rfi-ctrl
"Fence.rw.rwdWW Wse Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test 2+2W+fence.rw.rw+rfi-ctrl Allowed
Histogram (3 states)
557   :>1:x7=2; x=1; y=1;
442   :>1:x7=2; x=2; y=1;
1     :>1:x7=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=5c12739e9c79dc47d0ed11308c8a980e
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Wse
Relax 2+2W+fence.rw.rw+rfi-ctrl No Rfi
Safe=Wse Fence.rw.rwdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwdWW Wse Rfi DpCtrldW Wse
Observation 2+2W+fence.rw.rw+rfi-ctrl Never 0 1000
Time 2+2W+fence.rw.rw+rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+fence.rw.rw+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rw+rfi-ctrlfencei
"Fence.rw.rwdWW Wse Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test 2+2W+fence.rw.rw+rfi-ctrlfencei Allowed
Histogram (3 states)
996   :>1:x7=2; x=1; y=1;
3     :>1:x7=2; x=2; y=1;
1     :>1:x7=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x7=2) is NOT validated
Hash=d00851ee164e8ffd74c4c047955e90bc
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWW Wse
Relax 2+2W+fence.rw.rw+rfi-ctrlfencei No Rfi
Safe=Wse Fence.rw.rwdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwdWW Wse Rfi DpCtrlFenceIdW Wse
Observation 2+2W+fence.rw.rw+rfi-ctrlfencei Never 0 1000
Time 2+2W+fence.rw.rw+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+fence.rw.rw
"Rfi DpAddrdW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,rw ;
 xor x8,x7,x7   | sw x7,0(x8) ;
 add x11,x10,x8 |             ;
 sw x9,0(x11)   |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+rfi-addr+fence.rw.rw Allowed
Histogram (3 states)
943   :>0:x7=2; 1:x5=0; x=1;
52    :>0:x7=2; 1:x5=1; x=1;
5     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=286d9cc84b4ac867db7b1e2d97e27810
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Wse
Relax S+rfi-addr+fence.rw.rw No Rfi
Safe=Rfe Wse Fence.rw.rwdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe Fence.rw.rwdRW Wse
Observation S+rfi-addr+fence.rw.rw Never 0 1000
Time S+rfi-addr+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+fence.rw.rw
"Rfi DpDatadW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | lw x5,0(x6) ;
 lw x7,0(x6)  | fence rw,rw ;
 xor x8,x7,x7 | sw x7,0(x8) ;
 ori x8,x8,1  |             ;
 sw x8,0(x9)  |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+rfi-data+fence.rw.rw Allowed
Histogram (3 states)
767   :>0:x7=2; 1:x5=0; x=1;
232   :>0:x7=2; 1:x5=1; x=1;
1     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=86242ea6afe61ec89c4e1b59524cddcd
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Wse
Relax S+rfi-data+fence.rw.rw No Rfi
Safe=Rfe Wse Fence.rw.rwdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe Fence.rw.rwdRW Wse
Observation S+rfi-data+fence.rw.rw Never 0 1000
Time S+rfi-data+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+fence.rw.rw
"Rfi DpCtrldW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,rw ;
 bne x7,x0,LC00 | sw x7,0(x8) ;
 LC00:          |             ;
 sw x8,0(x9)    |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+rfi-ctrl+fence.rw.rw Allowed
Histogram (3 states)
792   :>0:x7=2; 1:x5=0; x=1;
205   :>0:x7=2; 1:x5=1; x=1;
3     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=e859c5d3eb7cb6fca81fe186c762e61a
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Wse
Relax S+rfi-ctrl+fence.rw.rw No Rfi
Safe=Rfe Wse Fence.rw.rwdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe Fence.rw.rwdRW Wse
Observation S+rfi-ctrl+fence.rw.rw Never 0 1000
Time S+rfi-ctrl+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+fence.rw.rw
"Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 lw x7,0(x6)    | fence rw,rw ;
 bne x7,x0,LC00 | sw x7,0(x8) ;
 LC00:          |             ;
 fence.i        |             ;
 sw x8,0(x9)    |             ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+rfi-ctrlfencei+fence.rw.rw Allowed
Histogram (3 states)
987   :>0:x7=2; 1:x5=0; x=1;
1     :>0:x7=2; 1:x5=1; x=1;
12    :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=043a383bf8239654e90e489f98fbc633
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRW Wse
Relax S+rfi-ctrlfencei+fence.rw.rw No Rfi
Safe=Rfe Wse Fence.rw.rwdRW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRW Wse
Observation S+rfi-ctrlfencei+fence.rw.rw Never 0 1000
Time S+rfi-ctrlfencei+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-addrs
"Rfi DpAddrdW Wse Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x9=1; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | xor x8,x7,x7   ;
 add x11,x10,x8 | add x11,x10,x8 ;
 sw x9,0(x11)   | sw x9,0(x11)   ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test 2+2W+rfi-addrs Allowed
Histogram (3 states)
25    :>0:x7=2; 1:x7=2; x=1; y=1;
485   :>0:x7=2; 1:x7=2; x=2; y=1;
490   :>0:x7=2; 1:x7=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is NOT validated
Hash=3165bbcbbfc4fba801b31a9c691f663b
Cycle=Rfi DpAddrdW Wse Rfi DpAddrdW Wse
Relax 2+2W+rfi-addrs No Rfi
Safe=Wse DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpAddrdW Wse Rfi DpAddrdW Wse
Observation 2+2W+rfi-addrs Never 0 1000
Time 2+2W+rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-addr+rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-addr+rfi-data
"Rfi DpAddrdW Wse Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1           ;
 sw x5,0(x6)    | sw x5,0(x6)  ;
 lw x7,0(x6)    | lw x7,0(x6)  ;
 xor x8,x7,x7   | xor x8,x7,x7 ;
 add x11,x10,x8 | ori x8,x8,1  ;
 sw x9,0(x11)   | sw x8,0(x9)  ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test 2+2W+rfi-addr+rfi-data Allowed
Histogram (4 states)
49    :>0:x7=2; 1:x7=2; x=1; y=1;
477   :>0:x7=2; 1:x7=2; x=2; y=1;
473   :>0:x7=2; 1:x7=2; x=1; y=2;
1     *>0:x7=2; 1:x7=2; x=2; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is validated
Hash=600c604326534f4b5c997f5161e2bb3e
Cycle=Rfi DpAddrdW Wse Rfi DpDatadW Wse
Relax 2+2W+rfi-addr+rfi-data Ok Rfi
Safe=Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpAddrdW Wse Rfi DpDatadW Wse
Observation 2+2W+rfi-addr+rfi-data Sometimes 1 999
Time 2+2W+rfi-addr+rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-addr+rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-addr+rfi-ctrl
"Rfi DpAddrdW Wse Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 sw x9,0(x11)   | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test 2+2W+rfi-addr+rfi-ctrl Allowed
Histogram (4 states)
15    :>0:x7=2; 1:x7=2; x=1; y=1;
486   :>0:x7=2; 1:x7=2; x=2; y=1;
498   :>0:x7=2; 1:x7=2; x=1; y=2;
1     *>0:x7=2; 1:x7=2; x=2; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is validated
Hash=1739c3280635e734767de1e3f4ccb8ef
Cycle=Rfi DpAddrdW Wse Rfi DpCtrldW Wse
Relax 2+2W+rfi-addr+rfi-ctrl Ok Rfi
Safe=Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpAddrdW Wse Rfi DpCtrldW Wse
Observation 2+2W+rfi-addr+rfi-ctrl Sometimes 1 999
Time 2+2W+rfi-addr+rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-addr+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-addr+rfi-ctrlfencei
"Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 sw x9,0(x11)   | fence.i        ;
                | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test 2+2W+rfi-addr+rfi-ctrlfencei Allowed
Histogram (3 states)
341   :>0:x7=2; 1:x7=2; x=1; y=1;
1     :>0:x7=2; 1:x7=2; x=2; y=1;
658   :>0:x7=2; 1:x7=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is NOT validated
Hash=d6a395e09734a21d261277866384d4e9
Cycle=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW Wse
Relax 2+2W+rfi-addr+rfi-ctrlfencei No Rfi
Safe=Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW Wse
Observation 2+2W+rfi-addr+rfi-ctrlfencei Never 0 1000
Time 2+2W+rfi-addr+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-addr+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-addr+rfi-addr
"PosWW Rfi DpAddrdW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | lw x7,0(x6)    ;
 lw x8,0(x6)    | xor x8,x7,x7   ;
 xor x9,x8,x8   | add x11,x10,x8 ;
 add x11,x10,x9 | lw x9,0(x11)   ;
 sw x5,0(x11)   |                ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test R+pos-rfi-addr+rfi-addr Allowed
Histogram (3 states)
511   :>0:x8=2; 1:x7=2; 1:x9=0; x=2; y=1;
24    *>0:x8=2; 1:x7=2; 1:x9=0; x=2; y=2;
465   :>0:x8=2; 1:x7=2; 1:x9=2; x=2; y=2;
Ok

Witnesses
Positive: 24, Negative: 976
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x9=0) is validated
Hash=4a07ae9c0e4318fd71dd6f14d86e6384
Cycle=Rfi DpAddrdW Wse Rfi DpAddrdR Fre PosWW
Relax R+pos-rfi-addr+rfi-addr Ok Rfi
Safe=Fre Wse PosWW DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpAddrdW Wse Rfi DpAddrdR Fre
Observation R+pos-rfi-addr+rfi-addr Sometimes 24 976
Time R+pos-rfi-addr+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-addr+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-addr+rfi-ctrlfencei
"PosWW Rfi DpAddrdW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | lw x7,0(x6)    ;
 lw x8,0(x6)    | bne x7,x0,LC00 ;
 xor x9,x8,x8   | LC00:          ;
 add x11,x10,x9 | fence.i        ;
 sw x5,0(x11)   | lw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
Test R+pos-rfi-addr+rfi-ctrlfencei Allowed
Histogram (3 states)
10    :>0:x8=2; 1:x7=2; 1:x8=0; x=2; y=1;
532   :>0:x8=2; 1:x7=2; 1:x8=2; x=2; y=1;
458   :>0:x8=2; 1:x7=2; 1:x8=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=3178dfe46fd66fd4639a144ecbea7d3c
Cycle=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdR Fre PosWW
Relax R+pos-rfi-addr+rfi-ctrlfencei No Rfi
Safe=Fre Wse PosWW DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpAddrdW Wse Rfi DpCtrlFenceIdR Fre
Observation R+pos-rfi-addr+rfi-ctrlfencei Never 0 1000
Time R+pos-rfi-addr+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+addr-rfi-addr
"Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 xor x8,x7,x7   | add x10,x9,x7   ;
 add x11,x10,x8 | sw x8,0(x10)    ;
 sw x9,0(x11)   | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | add x14,x13,x12 ;
                | sw x8,0(x14)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+addr-rfi-addr Allowed
Histogram (3 states)
469   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
84    :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
447   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=3c207a957bbfb501419ae5fa4daa3b43
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Wse
Relax S+rfi-addr+addr-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Wse
Observation S+rfi-addr+addr-rfi-addr Never 0 1000
Time S+rfi-addr+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+addr-rfi-addr
"Rfi DpDatadW Rfe DpAddrdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | add x10,x9,x7   ;
 ori x8,x8,1  | sw x8,0(x10)    ;
 sw x8,0(x9)  | lw x11,0(x9)    ;
              | xor x12,x11,x11 ;
              | add x14,x13,x12 ;
              | sw x8,0(x14)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+addr-rfi-addr Allowed
Histogram (3 states)
297   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
241   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
462   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=4a5efdb4a097499c474ed5521661bc3f
Cycle=Rfi DpAddrdW Wse Rfi DpDatadW Rfe DpAddrdW
Relax S+rfi-data+addr-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpAddrdW Rfi DpAddrdW Wse
Observation S+rfi-data+addr-rfi-addr Never 0 1000
Time S+rfi-data+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+addr-rfi-addr
"Rfi DpCtrldW Rfe DpAddrdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 sw x8,0(x9)    | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | add x14,x13,x12 ;
                | sw x8,0(x14)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+addr-rfi-addr Allowed
Histogram (3 states)
329   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
236   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
435   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=33c862b57a7e92050bda2ccd0cabe56f
Cycle=Rfi DpAddrdW Wse Rfi DpCtrldW Rfe DpAddrdW
Relax S+rfi-ctrl+addr-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpAddrdW Rfi DpAddrdW Wse
Observation S+rfi-ctrl+addr-rfi-addr Never 0 1000
Time S+rfi-ctrl+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+addr-rfi-addr
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 fence.i        | lw x11,0(x9)    ;
 sw x8,0(x9)    | xor x12,x11,x11 ;
                | add x14,x13,x12 ;
                | sw x8,0(x14)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+addr-rfi-addr Allowed
Histogram (2 states)
509   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
491   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=17a75a6330a6beedacc2ca58a784661b
Cycle=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax S+rfi-ctrlfencei+addr-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrdW Wse
Observation S+rfi-ctrlfencei+addr-rfi-addr Never 0 1000
Time S+rfi-ctrlfencei+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+data-rfi-addr
"Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 xor x8,x7,x7   | ori x7,x7,1     ;
 add x11,x10,x8 | sw x7,0(x8)     ;
 sw x9,0(x11)   | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | sw x11,0(x13)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+data-rfi-addr Allowed
Histogram (3 states)
478   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
59    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
463   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a66149eca6c123b3ef77076f090c34e0
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Wse
Relax S+rfi-addr+data-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Wse
Observation S+rfi-addr+data-rfi-addr Never 0 1000
Time S+rfi-addr+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+data-rfi-addr
"Rfi DpDatadW Rfe DpDatadW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | ori x7,x7,1     ;
 ori x8,x8,1  | sw x7,0(x8)     ;
 sw x8,0(x9)  | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x13,x12,x10 ;
              | sw x11,0(x13)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+data-rfi-addr Allowed
Histogram (3 states)
257   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
283   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
460   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a592ddae8b4b097791527c770c5b1fb0
Cycle=Rfi DpAddrdW Wse Rfi DpDatadW Rfe DpDatadW
Relax S+rfi-data+data-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpDatadW Rfi DpAddrdW Wse
Observation S+rfi-data+data-rfi-addr Never 0 1000
Time S+rfi-data+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+data-rfi-addr
"Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | ori x7,x7,1     ;
 LC00:          | sw x7,0(x8)     ;
 sw x8,0(x9)    | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | sw x11,0(x13)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+data-rfi-addr Allowed
Histogram (4 states)
1     :>0:x7=1; 1:x5=0; 1:x9=1; x=1;
250   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
290   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
459   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=92dbde16497ac288246bfafc49035caa
Cycle=Rfi DpAddrdW Wse Rfi DpCtrldW Rfe DpDatadW
Relax S+rfi-ctrl+data-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrdW Wse
Observation S+rfi-ctrl+data-rfi-addr Never 0 1000
Time S+rfi-ctrl+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+data-rfi-addr
"Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | ori x7,x7,1     ;
 LC00:          | sw x7,0(x8)     ;
 fence.i        | lw x9,0(x8)     ;
 sw x8,0(x9)    | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | sw x11,0(x13)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+data-rfi-addr Allowed
Histogram (2 states)
497   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
503   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=d7f88479b49d5679535662558510ac99
Cycle=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax S+rfi-ctrlfencei+data-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdW Wse
Observation S+rfi-ctrlfencei+data-rfi-addr Never 0 1000
Time S+rfi-ctrlfencei+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrl-rfi-addr
"Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC00  ;
 xor x8,x7,x7   | LC00:           ;
 add x11,x10,x8 | sw x7,0(x8)     ;
 sw x9,0(x11)   | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+ctrl-rfi-addr Allowed
Histogram (3 states)
465   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
148   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
387   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9ebe7626974e26032ec60e947a5f9122
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Wse
Relax S+rfi-addr+ctrl-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Wse
Observation S+rfi-addr+ctrl-rfi-addr Never 0 1000
Time S+rfi-addr+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrl-rfi-addr
"Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | bne x5,x0,LC00  ;
 xor x8,x7,x7 | LC00:           ;
 ori x8,x8,1  | sw x7,0(x8)     ;
 sw x8,0(x9)  | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x12,x11,x10 ;
              | sw x7,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+ctrl-rfi-addr Allowed
Histogram (3 states)
496   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
73    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
431   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0e9a60ee413eb259bb943c51f198ca1d
Cycle=Rfi DpAddrdW Wse Rfi DpDatadW Rfe DpCtrldW
Relax S+rfi-data+ctrl-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdW Wse
Observation S+rfi-data+ctrl-rfi-addr Never 0 1000
Time S+rfi-data+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrl-rfi-addr
"Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC01  ;
 bne x7,x0,LC00 | LC01:           ;
 LC00:          | sw x7,0(x8)     ;
 sw x8,0(x9)    | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+ctrl-rfi-addr Allowed
Histogram (3 states)
469   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
213   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
318   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7023e68272f537e1244bb5ffa5c28b7d
Cycle=Rfi DpAddrdW Wse Rfi DpCtrldW Rfe DpCtrldW
Relax S+rfi-ctrl+ctrl-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdW Wse
Observation S+rfi-ctrl+ctrl-rfi-addr Never 0 1000
Time S+rfi-ctrl+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrl-rfi-addr
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC01  ;
 bne x7,x0,LC00 | LC01:           ;
 LC00:          | sw x7,0(x8)     ;
 fence.i        | lw x9,0(x8)     ;
 sw x8,0(x9)    | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrl-rfi-addr Allowed
Histogram (2 states)
496   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
504   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8d0924c114c621b121d30784bea6f8b5
Cycle=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax S+rfi-ctrlfencei+ctrl-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdW Wse
Observation S+rfi-ctrlfencei+ctrl-rfi-addr Never 0 1000
Time S+rfi-ctrlfencei+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrlfencei-rfi-addr
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC00  ;
 xor x8,x7,x7   | LC00:           ;
 add x11,x10,x8 | fence.i         ;
 sw x9,0(x11)   | sw x7,0(x8)     ;
                | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
821   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
179   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=d70d52d4214c62ff2a84f877d1eb2dff
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse
Relax S+rfi-addr+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse
Observation S+rfi-addr+ctrlfencei-rfi-addr Never 0 1000
Time S+rfi-addr+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrlfencei-rfi-addr
"Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | bne x5,x0,LC00  ;
 xor x8,x7,x7 | LC00:           ;
 ori x8,x8,1  | fence.i         ;
 sw x8,0(x9)  | sw x7,0(x8)     ;
              | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x12,x11,x10 ;
              | sw x7,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
774   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
225   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
1     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=fc2dd4f2213e9973b3069f79b382155b
Cycle=Rfi DpAddrdW Wse Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax S+rfi-data+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse
Observation S+rfi-data+ctrlfencei-rfi-addr Never 0 1000
Time S+rfi-data+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrlfencei-rfi-addr
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC01  ;
 bne x7,x0,LC00 | LC01:           ;
 LC00:          | fence.i         ;
 sw x8,0(x9)    | sw x7,0(x8)     ;
                | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
794   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
206   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0073a2d44973cafbbe8283e5d11a6854
Cycle=Rfi DpAddrdW Wse Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax S+rfi-ctrl+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse
Observation S+rfi-ctrl+ctrlfencei-rfi-addr Never 0 1000
Time S+rfi-ctrl+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrlfencei-rfi-addr
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | bne x5,x0,LC01  ;
 bne x7,x0,LC00 | LC01:           ;
 LC00:          | fence.i         ;
 fence.i        | sw x7,0(x8)     ;
 sw x8,0(x9)    | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
986   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
14    :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=da3af4b8f3967197d0faba957f48c9c3
Cycle=Rfi DpAddrdW Wse Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax S+rfi-ctrlfencei+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse
Observation S+rfi-ctrlfencei+ctrlfencei-rfi-addr Never 0 1000
Time S+rfi-ctrlfencei+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+addr
"Rfi DpAddrdW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 xor x8,x7,x7   | add x10,x9,x7 ;
 add x11,x10,x8 | sw x8,0(x10)  ;
 sw x9,0(x11)   |               ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test S+rfi-addr+addr Allowed
Histogram (3 states)
301   :>0:x7=2; 1:x5=0; x=1;
202   :>0:x7=2; 1:x5=1; x=1;
497   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=5c8bc5767cdcf5c98e484866450a205e
Cycle=Rfi DpAddrdW Rfe DpAddrdW Wse
Relax S+rfi-addr+addr No Rfi
Safe=Rfe Wse DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpAddrdW Wse
Observation S+rfi-addr+addr Never 0 1000
Time S+rfi-addr+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+addr
"Rfi DpDatadW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1            ;
 sw x5,0(x6)  | lw x5,0(x6)   ;
 lw x7,0(x6)  | xor x7,x5,x5  ;
 xor x8,x7,x7 | add x10,x9,x7 ;
 ori x8,x8,1  | sw x8,0(x10)  ;
 sw x8,0(x9)  |               ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test S+rfi-data+addr Allowed
Histogram (3 states)
444   :>0:x7=2; 1:x5=0; x=1;
76    :>0:x7=2; 1:x5=1; x=1;
480   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=2959d64e2099dd7bd5c6f06f9c5518d9
Cycle=Rfi DpDatadW Rfe DpAddrdW Wse
Relax S+rfi-data+addr No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpAddrdW Wse
Observation S+rfi-data+addr Never 0 1000
Time S+rfi-data+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+addr
"Rfi DpCtrldW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 bne x7,x0,LC00 | add x10,x9,x7 ;
 LC00:          | sw x8,0(x10)  ;
 sw x8,0(x9)    |               ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test S+rfi-ctrl+addr Allowed
Histogram (3 states)
385   :>0:x7=2; 1:x5=0; x=1;
119   :>0:x7=2; 1:x5=1; x=1;
496   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=da5cdff9e7f8348a7e179ea985133a23
Cycle=Rfi DpCtrldW Rfe DpAddrdW Wse
Relax S+rfi-ctrl+addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpAddrdW Wse
Observation S+rfi-ctrl+addr Never 0 1000
Time S+rfi-ctrl+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+addr
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 bne x7,x0,LC00 | add x10,x9,x7 ;
 LC00:          | sw x8,0(x10)  ;
 fence.i        |               ;
 sw x8,0(x9)    |               ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test S+rfi-ctrlfencei+addr Allowed
Histogram (2 states)
477   :>0:x7=2; 1:x5=0; x=1;
523   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=4cd824a8b4941dbe6ede395a6e1ac14c
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Wse
Relax S+rfi-ctrlfencei+addr No Rfi
Safe=Rfe Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Wse
Observation S+rfi-ctrlfencei+addr Never 0 1000
Time S+rfi-ctrlfencei+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-datas.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-datas
"Rfi DpDatadW Wse Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0           | P1           ;
 sw x5,0(x6)  | sw x5,0(x6)  ;
 lw x7,0(x6)  | lw x7,0(x6)  ;
 xor x8,x7,x7 | xor x8,x7,x7 ;
 ori x8,x8,1  | ori x8,x8,1  ;
 sw x8,0(x9)  | sw x8,0(x9)  ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test 2+2W+rfi-datas Allowed
Histogram (4 states)
16    :>0:x7=2; 1:x7=2; x=1; y=1;
489   :>0:x7=2; 1:x7=2; x=2; y=1;
494   :>0:x7=2; 1:x7=2; x=1; y=2;
1     *>0:x7=2; 1:x7=2; x=2; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is validated
Hash=392b5b9c14305be1b0cf4dbac5c05df5
Cycle=Rfi DpDatadW Wse Rfi DpDatadW Wse
Relax 2+2W+rfi-datas Ok Rfi
Safe=Wse DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpDatadW Wse Rfi DpDatadW Wse
Observation 2+2W+rfi-datas Sometimes 1 999
Time 2+2W+rfi-datas 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-data+rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-data+rfi-ctrl
"Rfi DpDatadW Wse Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 lw x7,0(x6)  | lw x7,0(x6)    ;
 xor x8,x7,x7 | bne x7,x0,LC00 ;
 ori x8,x8,1  | LC00:          ;
 sw x8,0(x9)  | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test 2+2W+rfi-data+rfi-ctrl Allowed
Histogram (3 states)
39    :>0:x7=2; 1:x7=2; x=1; y=1;
467   :>0:x7=2; 1:x7=2; x=2; y=1;
494   :>0:x7=2; 1:x7=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is NOT validated
Hash=bbff2ef1cb771822236f73966ce8e8d7
Cycle=Rfi DpDatadW Wse Rfi DpCtrldW Wse
Relax 2+2W+rfi-data+rfi-ctrl No Rfi
Safe=Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpDatadW Wse Rfi DpCtrldW Wse
Observation 2+2W+rfi-data+rfi-ctrl Never 0 1000
Time 2+2W+rfi-data+rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-data+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-data+rfi-ctrlfencei
"Rfi DpDatadW Wse Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 lw x7,0(x6)  | lw x7,0(x6)    ;
 xor x8,x7,x7 | bne x7,x0,LC00 ;
 ori x8,x8,1  | LC00:          ;
 sw x8,0(x9)  | fence.i        ;
              | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test 2+2W+rfi-data+rfi-ctrlfencei Allowed
Histogram (3 states)
404   :>0:x7=2; 1:x7=2; x=1; y=1;
1     :>0:x7=2; 1:x7=2; x=2; y=1;
595   :>0:x7=2; 1:x7=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is NOT validated
Hash=55d3589c9df33c0edb3cbfe6c07c5a19
Cycle=Rfi DpDatadW Wse Rfi DpCtrlFenceIdW Wse
Relax 2+2W+rfi-data+rfi-ctrlfencei No Rfi
Safe=Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpDatadW Wse Rfi DpCtrlFenceIdW Wse
Observation 2+2W+rfi-data+rfi-ctrlfencei Never 0 1000
Time 2+2W+rfi-data+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-data+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-data+rfi-addr
"PosWW Rfi DpDatadW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 sw x7,0(x6)  | lw x7,0(x6)    ;
 lw x8,0(x6)  | xor x8,x7,x7   ;
 xor x9,x8,x8 | add x11,x10,x8 ;
 ori x9,x9,1  | lw x9,0(x11)   ;
 sw x9,0(x10) |                ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test R+pos-rfi-data+rfi-addr Allowed
Histogram (3 states)
512   :>0:x8=2; 1:x7=2; 1:x9=0; x=2; y=1;
18    *>0:x8=2; 1:x7=2; 1:x9=0; x=2; y=2;
470   :>0:x8=2; 1:x7=2; 1:x9=2; x=2; y=2;
Ok

Witnesses
Positive: 18, Negative: 982
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x9=0) is validated
Hash=de3e383c80f905618e9882a0bf09fab6
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpDatadW Wse
Relax R+pos-rfi-data+rfi-addr Ok Rfi
Safe=Fre Wse PosWW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpDatadW Wse Rfi DpAddrdR Fre
Observation R+pos-rfi-data+rfi-addr Sometimes 18 982
Time R+pos-rfi-data+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-data+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-data+rfi-ctrlfencei
"PosWW Rfi DpDatadW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0           | P1             ;
 sw x5,0(x6)  | sw x5,0(x6)    ;
 sw x7,0(x6)  | lw x7,0(x6)    ;
 lw x8,0(x6)  | bne x7,x0,LC00 ;
 xor x9,x8,x8 | LC00:          ;
 ori x9,x9,1  | fence.i        ;
 sw x9,0(x10) | lw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
Test R+pos-rfi-data+rfi-ctrlfencei Allowed
Histogram (3 states)
19    :>0:x8=2; 1:x7=2; 1:x8=0; x=2; y=1;
528   :>0:x8=2; 1:x7=2; 1:x8=2; x=2; y=1;
453   :>0:x8=2; 1:x7=2; 1:x8=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=3f5cd303a5703157940494f6c149e55c
Cycle=Rfi DpDatadW Wse Rfi DpCtrlFenceIdR Fre PosWW
Relax R+pos-rfi-data+rfi-ctrlfencei No Rfi
Safe=Fre Wse PosWW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpDatadW Wse Rfi DpCtrlFenceIdR Fre
Observation R+pos-rfi-data+rfi-ctrlfencei Never 0 1000
Time R+pos-rfi-data+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+addr-rfi-data
"Rfi DpAddrdW Rfe DpAddrdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 xor x8,x7,x7   | add x10,x9,x7   ;
 add x11,x10,x8 | sw x8,0(x10)    ;
 sw x9,0(x11)   | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | ori x12,x12,1   ;
                | sw x12,0(x13)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+addr-rfi-data Allowed
Histogram (3 states)
426   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
127   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
447   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=bfb7f8c8a5c0712c6cdda8571bdff757
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpDatadW Wse
Relax S+rfi-addr+addr-rfi-data No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpAddrdW Rfi DpDatadW Wse
Observation S+rfi-addr+addr-rfi-data Never 0 1000
Time S+rfi-addr+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+addr-rfi-data
"Rfi DpDatadW Rfe DpAddrdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | add x10,x9,x7   ;
 ori x8,x8,1  | sw x8,0(x10)    ;
 sw x8,0(x9)  | lw x11,0(x9)    ;
              | xor x12,x11,x11 ;
              | ori x12,x12,1   ;
              | sw x12,0(x13)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+addr-rfi-data Allowed
Histogram (3 states)
453   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
86    :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
461   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=b952393ec4c642616eb22e839fc7cdd6
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpDatadW Wse
Relax S+rfi-data+addr-rfi-data No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpAddrdW Rfi DpDatadW Wse
Observation S+rfi-data+addr-rfi-data Never 0 1000
Time S+rfi-data+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+addr-rfi-data
"Rfi DpCtrldW Rfe DpAddrdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 sw x8,0(x9)    | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | ori x12,x12,1   ;
                | sw x12,0(x13)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+addr-rfi-data Allowed
Histogram (3 states)
385   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
202   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
413   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=eeefdb187c226739bb2b4ac91f06e5ad
Cycle=Rfi DpDatadW Wse Rfi DpCtrldW Rfe DpAddrdW
Relax S+rfi-ctrl+addr-rfi-data No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpAddrdW Rfi DpDatadW Wse
Observation S+rfi-ctrl+addr-rfi-data Never 0 1000
Time S+rfi-ctrl+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+addr-rfi-data
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 fence.i        | lw x11,0(x9)    ;
 sw x8,0(x9)    | xor x12,x11,x11 ;
                | ori x12,x12,1   ;
                | sw x12,0(x13)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+addr-rfi-data Allowed
Histogram (2 states)
498   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
502   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=944ba329b3e4bad204e21e06b2f48e60
Cycle=Rfi DpDatadW Wse Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax S+rfi-ctrlfencei+addr-rfi-data No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpDatadW Wse
Observation S+rfi-ctrlfencei+addr-rfi-data Never 0 1000
Time S+rfi-ctrlfencei+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+data-rfi-data
"Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 xor x8,x7,x7   | ori x7,x7,1   ;
 add x11,x10,x8 | sw x7,0(x8)   ;
 sw x9,0(x11)   | lw x9,0(x8)   ;
                | xor x10,x9,x9 ;
                | ori x10,x10,1 ;
                | sw x10,0(x11) ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+data-rfi-data Allowed
Histogram (3 states)
504   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
33    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
463   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a3b250808e5e3ca8a3548292b2f9e3f8
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Wse
Relax S+rfi-addr+data-rfi-data No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Wse
Observation S+rfi-addr+data-rfi-data Never 0 1000
Time S+rfi-addr+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+data-rfi-data
"Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0           | P1            ;
 sw x5,0(x6)  | lw x5,0(x6)   ;
 lw x7,0(x6)  | xor x7,x5,x5  ;
 xor x8,x7,x7 | ori x7,x7,1   ;
 ori x8,x8,1  | sw x7,0(x8)   ;
 sw x8,0(x9)  | lw x9,0(x8)   ;
              | xor x10,x9,x9 ;
              | ori x10,x10,1 ;
              | sw x10,0(x11) ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+data-rfi-data Allowed
Histogram (3 states)
377   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
164   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
459   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=53fc693bce6b647aaec87d629b08d4ab
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Wse
Relax S+rfi-data+data-rfi-data No Rfi
Safe=Rfe Wse DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Wse
Observation S+rfi-data+data-rfi-data Never 0 1000
Time S+rfi-data+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+data-rfi-data
"Rfi DpCtrldW Rfe DpDatadW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 bne x7,x0,LC00 | ori x7,x7,1   ;
 LC00:          | sw x7,0(x8)   ;
 sw x8,0(x9)    | lw x9,0(x8)   ;
                | xor x10,x9,x9 ;
                | ori x10,x10,1 ;
                | sw x10,0(x11) ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+data-rfi-data Allowed
Histogram (3 states)
308   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
227   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
465   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=96b4140e61312e2b98a3cd73678bb47f
Cycle=Rfi DpDatadW Wse Rfi DpCtrldW Rfe DpDatadW
Relax S+rfi-ctrl+data-rfi-data No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpDatadW Rfi DpDatadW Wse
Observation S+rfi-ctrl+data-rfi-data Never 0 1000
Time S+rfi-ctrl+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+data-rfi-data
"Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 lw x7,0(x6)    | xor x7,x5,x5  ;
 bne x7,x0,LC00 | ori x7,x7,1   ;
 LC00:          | sw x7,0(x8)   ;
 fence.i        | lw x9,0(x8)   ;
 sw x8,0(x9)    | xor x10,x9,x9 ;
                | ori x10,x10,1 ;
                | sw x10,0(x11) ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+data-rfi-data Allowed
Histogram (2 states)
500   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
500   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=bf3fcb714601678d026e4725cf8dba47
Cycle=Rfi DpDatadW Wse Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax S+rfi-ctrlfencei+data-rfi-data No Rfi
Safe=Rfe Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpDatadW Wse
Observation S+rfi-ctrlfencei+data-rfi-data Never 0 1000
Time S+rfi-ctrlfencei+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrl-rfi-data
"Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+ctrl-rfi-data Allowed
Histogram (3 states)
494   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
68    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
438   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=56c5fbff0a3ef67990cad6c206b290d2
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Wse
Relax S+rfi-addr+ctrl-rfi-data No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Wse
Observation S+rfi-addr+ctrl-rfi-data Never 0 1000
Time S+rfi-addr+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrl-rfi-data
"Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | xor x10,x9,x9  ;
              | ori x10,x10,1  ;
              | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+ctrl-rfi-data Allowed
Histogram (3 states)
508   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
54    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
438   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e34047800c0aa83c5cfdcc120c7faaeb
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Wse
Relax S+rfi-data+ctrl-rfi-data No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Wse
Observation S+rfi-data+ctrl-rfi-data Never 0 1000
Time S+rfi-data+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrl-rfi-data
"Rfi DpCtrldW Rfe DpCtrldW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+ctrl-rfi-data Allowed
Histogram (3 states)
468   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
169   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
363   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a7f57034234501026b336f7509448b50
Cycle=Rfi DpDatadW Wse Rfi DpCtrldW Rfe DpCtrldW
Relax S+rfi-ctrl+ctrl-rfi-data No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrldW Rfi DpDatadW Wse
Observation S+rfi-ctrl+ctrl-rfi-data Never 0 1000
Time S+rfi-ctrl+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrl-rfi-data
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrl-rfi-data Allowed
Histogram (2 states)
507   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
493   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a796ba65b9ddd9e82425a03e60097d62
Cycle=Rfi DpDatadW Wse Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax S+rfi-ctrlfencei+ctrl-rfi-data No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpDatadW Wse
Observation S+rfi-ctrlfencei+ctrl-rfi-data Never 0 1000
Time S+rfi-ctrlfencei+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrlfencei-rfi-data
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | fence.i        ;
 sw x9,0(x11)   | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+ctrlfencei-rfi-data Allowed
Histogram (3 states)
832   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
164   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
4     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ede60d9393c79c96a56a31b7ec61dd55
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse
Relax S+rfi-addr+ctrlfencei-rfi-data No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse
Observation S+rfi-addr+ctrlfencei-rfi-data Never 0 1000
Time S+rfi-addr+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrlfencei-rfi-data
"Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | fence.i        ;
 sw x8,0(x9)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | xor x10,x9,x9  ;
              | ori x10,x10,1  ;
              | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+ctrlfencei-rfi-data Allowed
Histogram (3 states)
897   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
101   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
2     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=00786a757040461349cb1363f21079aa
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse
Relax S+rfi-data+ctrlfencei-rfi-data No Rfi
Safe=Rfe Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse
Observation S+rfi-data+ctrlfencei-rfi-data Never 0 1000
Time S+rfi-data+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrlfencei-rfi-data
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x8,0(x9)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+ctrlfencei-rfi-data Allowed
Histogram (3 states)
875   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
122   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
3     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3f98acce9f2f5b9dcdfb80cf3c6499eb
Cycle=Rfi DpDatadW Wse Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax S+rfi-ctrl+ctrlfencei-rfi-data No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse
Observation S+rfi-ctrl+ctrlfencei-rfi-data Never 0 1000
Time S+rfi-ctrl+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrlfencei-rfi-data
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrlfencei-rfi-data Allowed
Histogram (2 states)
991   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
9     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=b224a0efe3ddf83a417ee7c209329227
Cycle=Rfi DpDatadW Wse Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax S+rfi-ctrlfencei+ctrlfencei-rfi-data No Rfi
Safe=Rfe Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse
Observation S+rfi-ctrlfencei+ctrlfencei-rfi-data Never 0 1000
Time S+rfi-ctrlfencei+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+data
"Rfi DpAddrdW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0             | P1           ;
 sw x5,0(x6)    | lw x5,0(x6)  ;
 lw x7,0(x6)    | xor x7,x5,x5 ;
 xor x8,x7,x7   | ori x7,x7,1  ;
 add x11,x10,x8 | sw x7,0(x8)  ;
 sw x9,0(x11)   |              ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-addr+data Allowed
Histogram (3 states)
448   :>0:x7=2; 1:x5=0; x=1;
54    :>0:x7=2; 1:x5=1; x=1;
498   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=13480a90e01315995cce94432b3aa011
Cycle=Rfi DpAddrdW Rfe DpDatadW Wse
Relax S+rfi-addr+data No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpDatadW Wse
Observation S+rfi-addr+data Never 0 1000
Time S+rfi-addr+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+data
"Rfi DpDatadW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0           | P1           ;
 sw x5,0(x6)  | lw x5,0(x6)  ;
 lw x7,0(x6)  | xor x7,x5,x5 ;
 xor x8,x7,x7 | ori x7,x7,1  ;
 ori x8,x8,1  | sw x7,0(x8)  ;
 sw x8,0(x9)  |              ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+data Allowed
Histogram (3 states)
456   :>0:x7=2; 1:x5=0; x=1;
46    :>0:x7=2; 1:x5=1; x=1;
498   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=36989b17f0eae5771114e2ae62d553ee
Cycle=Rfi DpDatadW Rfe DpDatadW Wse
Relax S+rfi-data+data No Rfi
Safe=Rfe Wse DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpDatadW Wse
Observation S+rfi-data+data Never 0 1000
Time S+rfi-data+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+data
"Rfi DpCtrldW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1           ;
 sw x5,0(x6)    | lw x5,0(x6)  ;
 lw x7,0(x6)    | xor x7,x5,x5 ;
 bne x7,x0,LC00 | ori x7,x7,1  ;
 LC00:          | sw x7,0(x8)  ;
 sw x8,0(x9)    |              ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-ctrl+data Allowed
Histogram (3 states)
379   :>0:x7=2; 1:x5=0; x=1;
132   :>0:x7=2; 1:x5=1; x=1;
489   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=5981084c7f9787b7d168acd7df3e22e9
Cycle=Rfi DpCtrldW Rfe DpDatadW Wse
Relax S+rfi-ctrl+data No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpDatadW Wse
Observation S+rfi-ctrl+data Never 0 1000
Time S+rfi-ctrl+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+data
"Rfi DpCtrlFenceIdW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1           ;
 sw x5,0(x6)    | lw x5,0(x6)  ;
 lw x7,0(x6)    | xor x7,x5,x5 ;
 bne x7,x0,LC00 | ori x7,x7,1  ;
 LC00:          | sw x7,0(x8)  ;
 fence.i        |              ;
 sw x8,0(x9)    |              ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-ctrlfencei+data Allowed
Histogram (2 states)
490   :>0:x7=2; 1:x5=0; x=1;
510   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=e9b3efb81d12e1d1948a14ca76c1a6af
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Wse
Relax S+rfi-ctrlfencei+data No Rfi
Safe=Rfe Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Wse
Observation S+rfi-ctrlfencei+data Never 0 1000
Time S+rfi-ctrlfencei+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-ctrls.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-ctrls
"Rfi DpCtrldW Wse Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x8,0(x9)    | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test 2+2W+rfi-ctrls Allowed
Histogram (4 states)
19    :>0:x7=2; 1:x7=2; x=1; y=1;
495   :>0:x7=2; 1:x7=2; x=2; y=1;
483   :>0:x7=2; 1:x7=2; x=1; y=2;
3     *>0:x7=2; 1:x7=2; x=2; y=2;
Ok

Witnesses
Positive: 3, Negative: 997
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is validated
Hash=3dda8c627f6a33c8afb7081abf8480a6
Cycle=Rfi DpCtrldW Wse Rfi DpCtrldW Wse
Relax 2+2W+rfi-ctrls Ok Rfi
Safe=Wse DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpCtrldW Wse Rfi DpCtrldW Wse
Observation 2+2W+rfi-ctrls Sometimes 3 997
Time 2+2W+rfi-ctrls 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-ctrl+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-ctrl+rfi-ctrlfencei
"Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x8,0(x9)    | fence.i        ;
                | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test 2+2W+rfi-ctrl+rfi-ctrlfencei Allowed
Histogram (3 states)
488   :>0:x7=2; 1:x7=2; x=1; y=1;
1     :>0:x7=2; 1:x7=2; x=2; y=1;
511   :>0:x7=2; 1:x7=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is NOT validated
Hash=acc05df004809d8bae312e11010f44c7
Cycle=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW Wse
Relax 2+2W+rfi-ctrl+rfi-ctrlfencei No Rfi
Safe=Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW Wse
Observation 2+2W+rfi-ctrl+rfi-ctrlfencei Never 0 1000
Time 2+2W+rfi-ctrl+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-ctrl+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-ctrl+rfi-addr
"PosWW Rfi DpCtrldW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | lw x7,0(x6)    ;
 lw x8,0(x6)    | xor x8,x7,x7   ;
 bne x8,x0,LC00 | add x11,x10,x8 ;
 LC00:          | lw x9,0(x11)   ;
 sw x5,0(x9)    |                ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test R+pos-rfi-ctrl+rfi-addr Allowed
Histogram (4 states)
503   :>0:x8=2; 1:x7=2; 1:x9=0; x=2; y=1;
1     :>0:x8=2; 1:x7=2; 1:x9=2; x=2; y=1;
20    *>0:x8=2; 1:x7=2; 1:x9=0; x=2; y=2;
476   :>0:x8=2; 1:x7=2; 1:x9=2; x=2; y=2;
Ok

Witnesses
Positive: 20, Negative: 980
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x9=0) is validated
Hash=52c6eb8914bd7fab6d11dd1e076815c3
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrldW Wse
Relax R+pos-rfi-ctrl+rfi-addr Ok Rfi
Safe=Fre Wse PosWW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpCtrldW Wse Rfi DpAddrdR Fre
Observation R+pos-rfi-ctrl+rfi-addr Sometimes 20 980
Time R+pos-rfi-ctrl+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-ctrl+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-ctrl+rfi-ctrlfencei
"PosWW Rfi DpCtrldW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | lw x7,0(x6)    ;
 lw x8,0(x6)    | bne x7,x0,LC01 ;
 bne x8,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x5,0(x9)    | lw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
Test R+pos-rfi-ctrl+rfi-ctrlfencei Allowed
Histogram (3 states)
11    :>0:x8=2; 1:x7=2; 1:x8=0; x=2; y=1;
504   :>0:x8=2; 1:x7=2; 1:x8=2; x=2; y=1;
485   :>0:x8=2; 1:x7=2; 1:x8=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=4fc639aa63184ab059444dbb8a3b7625
Cycle=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdR Fre PosWW
Relax R+pos-rfi-ctrl+rfi-ctrlfencei No Rfi
Safe=Fre Wse PosWW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpCtrldW Wse Rfi DpCtrlFenceIdR Fre
Observation R+pos-rfi-ctrl+rfi-ctrlfencei Never 0 1000
Time R+pos-rfi-ctrl+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+addr-rfi-ctrl
"Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 xor x8,x7,x7   | add x10,x9,x7   ;
 add x11,x10,x8 | sw x8,0(x10)    ;
 sw x9,0(x11)   | lw x11,0(x9)    ;
                | bne x11,x0,LC00 ;
                | LC00:           ;
                | sw x8,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+addr-rfi-ctrl Allowed
Histogram (3 states)
743   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
86    :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
171   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=1c772731e9d22729981c5d1eee993a1a
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Wse
Relax S+rfi-addr+addr-rfi-ctrl No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Wse
Observation S+rfi-addr+addr-rfi-ctrl Never 0 1000
Time S+rfi-addr+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+addr-rfi-ctrl
"Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | add x10,x9,x7   ;
 ori x8,x8,1  | sw x8,0(x10)    ;
 sw x8,0(x9)  | lw x11,0(x9)    ;
              | bne x11,x0,LC00 ;
              | LC00:           ;
              | sw x8,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+addr-rfi-ctrl Allowed
Histogram (3 states)
528   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
226   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
246   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=727b7bac43e8382af59690847f1428fb
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrldW Wse
Relax S+rfi-data+addr-rfi-ctrl No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrldW Wse
Observation S+rfi-data+addr-rfi-ctrl Never 0 1000
Time S+rfi-data+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+addr-rfi-ctrl
"Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 sw x8,0(x9)    | lw x11,0(x9)    ;
                | bne x11,x0,LC01 ;
                | LC01:           ;
                | sw x8,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+addr-rfi-ctrl Allowed
Histogram (3 states)
424   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
251   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
325   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=658ad59272e35f0e3aedfd8d52263071
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Wse
Relax S+rfi-ctrl+addr-rfi-ctrl No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Wse
Observation S+rfi-ctrl+addr-rfi-ctrl Never 0 1000
Time S+rfi-ctrl+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+addr-rfi-ctrl
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 fence.i        | lw x11,0(x9)    ;
 sw x8,0(x9)    | bne x11,x0,LC01 ;
                | LC01:           ;
                | sw x8,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+addr-rfi-ctrl Allowed
Histogram (2 states)
505   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
495   :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=9e2929f979399591a6938ca7d632f91e
Cycle=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax S+rfi-ctrlfencei+addr-rfi-ctrl No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrldW Wse
Observation S+rfi-ctrlfencei+addr-rfi-ctrl Never 0 1000
Time S+rfi-ctrlfencei+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+data-rfi-ctrl
"Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 xor x8,x7,x7   | ori x7,x7,1    ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;
                | bne x9,x0,LC00 ;
                | LC00:          ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+data-rfi-ctrl Allowed
Histogram (3 states)
841   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
59    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
100   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=20db38f2ee90fd5c5145810f81397a9f
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Wse
Relax S+rfi-addr+data-rfi-ctrl No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Wse
Observation S+rfi-addr+data-rfi-ctrl Never 0 1000
Time S+rfi-addr+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+data-rfi-ctrl
"Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | xor x7,x5,x5   ;
 xor x8,x7,x7 | ori x7,x7,1    ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | bne x9,x0,LC00 ;
              | LC00:          ;
              | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+data-rfi-ctrl Allowed
Histogram (3 states)
778   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
71    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
151   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=509c094b28b2d675b12802e0cacae41c
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Wse
Relax S+rfi-data+data-rfi-ctrl No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Wse
Observation S+rfi-data+data-rfi-ctrl Never 0 1000
Time S+rfi-data+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+data-rfi-ctrl
"Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+data-rfi-ctrl Allowed
Histogram (3 states)
594   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
220   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
186   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=569dc8e36bfc487e2746e01cc20d048c
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Wse
Relax S+rfi-ctrl+data-rfi-ctrl No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Wse
Observation S+rfi-ctrl+data-rfi-ctrl Never 0 1000
Time S+rfi-ctrl+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+data-rfi-ctrl
"Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    | bne x9,x0,LC01 ;
                | LC01:          ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+data-rfi-ctrl Allowed
Histogram (2 states)
505   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
495   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c71a9826547d99bc4a753f67eff6a1b4
Cycle=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax S+rfi-ctrlfencei+data-rfi-ctrl No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrldW Wse
Observation S+rfi-ctrlfencei+data-rfi-ctrl Never 0 1000
Time S+rfi-ctrlfencei+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrl-rfi-ctrl
"Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+ctrl-rfi-ctrl Allowed
Histogram (3 states)
517   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
55    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
428   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=df1bc35fab92976fa0433304aa8713b1
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Wse
Relax S+rfi-addr+ctrl-rfi-ctrl No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Wse
Observation S+rfi-addr+ctrl-rfi-ctrl Never 0 1000
Time S+rfi-addr+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrl-rfi-ctrl
"Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+ctrl-rfi-ctrl Allowed
Histogram (4 states)
1     :>0:x7=1; 1:x5=0; 1:x9=1; x=1;
514   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
39    :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
446   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1ca33b050c9f83e134b9b49a215c525d
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Wse
Relax S+rfi-data+ctrl-rfi-ctrl No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Wse
Observation S+rfi-data+ctrl-rfi-ctrl Never 0 1000
Time S+rfi-data+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrl-rfi-ctrl
"Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+ctrl-rfi-ctrl Allowed
Histogram (3 states)
484   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
216   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
300   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=79dadbb1fc23ea7787b47c0c9bc6df14
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Wse
Relax S+rfi-ctrl+ctrl-rfi-ctrl No Rfi
Safe=Rfe Wse DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Wse
Observation S+rfi-ctrl+ctrl-rfi-ctrl Never 0 1000
Time S+rfi-ctrl+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrl-rfi-ctrl
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    | bne x9,x0,LC02 ;
                | LC02:          ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrl-rfi-ctrl Allowed
Histogram (2 states)
503   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
497   :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=b9760764c9469a83545170bbba59df09
Cycle=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax S+rfi-ctrlfencei+ctrl-rfi-ctrl No Rfi
Safe=Rfe Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrldW Wse
Observation S+rfi-ctrlfencei+ctrl-rfi-ctrl Never 0 1000
Time S+rfi-ctrlfencei+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrlfencei-rfi-ctrl
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | fence.i        ;
 sw x9,0(x11)   | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
744   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
256   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=237da2da1a924f48ecfed42d74ba4554
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Relax S+rfi-addr+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Observation S+rfi-addr+ctrlfencei-rfi-ctrl Never 0 1000
Time S+rfi-addr+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrlfencei-rfi-ctrl
"Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | fence.i        ;
 sw x8,0(x9)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+ctrlfencei-rfi-ctrl Allowed
Histogram (3 states)
685   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
313   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
2     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=11e2a4acae69169ce28832845b070c35
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Relax S+rfi-data+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Observation S+rfi-data+ctrlfencei-rfi-ctrl Never 0 1000
Time S+rfi-data+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrlfencei-rfi-ctrl
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x8,0(x9)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+ctrlfencei-rfi-ctrl Allowed
Histogram (3 states)
750   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
248   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
2     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=87217d5b5455474e6c68445d088f7e2c
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Relax S+rfi-ctrl+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Observation S+rfi-ctrl+ctrlfencei-rfi-ctrl Never 0 1000
Time S+rfi-ctrl+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrlfencei-rfi-ctrl
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
994   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
6     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=5289c9b20050e2d5d3cec9926f039c64
Cycle=Rfi DpCtrldW Wse Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax S+rfi-ctrlfencei+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Observation S+rfi-ctrlfencei+ctrlfencei-rfi-ctrl Never 0 1000
Time S+rfi-ctrlfencei+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrl
"Rfi DpAddrdW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   |                ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-addr+ctrl Allowed
Histogram (3 states)
499   :>0:x7=2; 1:x5=0; x=1;
9     :>0:x7=2; 1:x5=1; x=1;
492   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=80a6db528f28954fd1b350a6ef84a5c3
Cycle=Rfi DpAddrdW Rfe DpCtrldW Wse
Relax S+rfi-addr+ctrl No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrldW Wse
Observation S+rfi-addr+ctrl Never 0 1000
Time S+rfi-addr+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrl
"Rfi DpDatadW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  |                ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-data+ctrl Allowed
Histogram (3 states)
426   :>0:x7=2; 1:x5=0; x=1;
99    :>0:x7=2; 1:x5=1; x=1;
475   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=8a763da8685b11f786ed38c01e58dccf
Cycle=Rfi DpDatadW Rfe DpCtrldW Wse
Relax S+rfi-data+ctrl No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrldW Wse
Observation S+rfi-data+ctrl Never 0 1000
Time S+rfi-data+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrl
"Rfi DpCtrldW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    |                ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+ctrl Allowed
Histogram (3 states)
406   :>0:x7=2; 1:x5=0; x=1;
115   :>0:x7=2; 1:x5=1; x=1;
479   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=be8289f39697a9f48384a780374472a4
Cycle=Rfi DpCtrldW Rfe DpCtrldW Wse
Relax S+rfi-ctrl+ctrl No Rfi
Safe=Rfe Wse DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrldW Wse
Observation S+rfi-ctrl+ctrl Never 0 1000
Time S+rfi-ctrl+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrl
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        |                ;
 sw x8,0(x9)    |                ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrl Allowed
Histogram (2 states)
493   :>0:x7=2; 1:x5=0; x=1;
507   :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=87cb068a7c8231e84b60f4eb8f07024b
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Wse
Relax S+rfi-ctrlfencei+ctrl No Rfi
Safe=Rfe Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Wse
Observation S+rfi-ctrlfencei+ctrl Never 0 1000
Time S+rfi-ctrlfencei+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/2+2W+rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+rfi-ctrlfenceis
"Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x8,0(x9)    | sw x8,0(x9)    ;

exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test 2+2W+rfi-ctrlfenceis Allowed
Histogram (3 states)
993   :>0:x7=2; 1:x7=2; x=1; y=1;
5     :>0:x7=2; 1:x7=2; x=2; y=1;
2     :>0:x7=2; 1:x7=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x7=2 /\ 1:x7=2) is NOT validated
Hash=a6b5066bb49ebca6486e08dcf18b8ab6
Cycle=Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdW Wse
Relax 2+2W+rfi-ctrlfenceis No Rfi
Safe=Wse DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdW Wse
Observation 2+2W+rfi-ctrlfenceis Never 0 1000
Time 2+2W+rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-ctrlfencei+rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-ctrlfencei+rfi-addr
"PosWW Rfi DpCtrlFenceIdW Wse Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | lw x7,0(x6)    ;
 lw x8,0(x6)    | xor x8,x7,x7   ;
 bne x8,x0,LC00 | add x11,x10,x8 ;
 LC00:          | lw x9,0(x11)   ;
 fence.i        |                ;
 sw x5,0(x9)    |                ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	lw a1,0(a0)
Test R+pos-rfi-ctrlfencei+rfi-addr Allowed
Histogram (3 states)
979   :>0:x8=2; 1:x7=2; 1:x9=0; x=2; y=1;
16    :>0:x8=2; 1:x7=2; 1:x9=2; x=2; y=1;
5     :>0:x8=2; 1:x7=2; 1:x9=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x9=0) is NOT validated
Hash=efd22e5de3faf87332b4c9c35faef4c4
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdW Wse
Relax R+pos-rfi-ctrlfencei+rfi-addr No Rfi
Safe=Fre Wse PosWW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpCtrlFenceIdW Wse Rfi DpAddrdR Fre
Observation R+pos-rfi-ctrlfencei+rfi-addr Never 0 1000
Time R+pos-rfi-ctrlfencei+rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-ctrlfencei+rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-ctrlfencei+rfi-ctrlfencei
"PosWW Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | lw x7,0(x6)    ;
 lw x8,0(x6)    | bne x7,x0,LC01 ;
 bne x8,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | lw x8,0(x9)    ;
 sw x5,0(x9)    |                ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a1,0(a4)
Test R+pos-rfi-ctrlfencei+rfi-ctrlfencei Allowed
Histogram (2 states)
9     :>0:x8=2; 1:x7=2; 1:x8=0; x=2; y=1;
991   :>0:x8=2; 1:x7=2; 1:x8=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=2 /\ 1:x8=0) is NOT validated
Hash=b51556c8e77f70da814d6f373db92422
Cycle=Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdR Fre PosWW
Relax R+pos-rfi-ctrlfencei+rfi-ctrlfencei No Rfi
Safe=Fre Wse PosWW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpCtrlFenceIdW Wse Rfi DpCtrlFenceIdR Fre
Observation R+pos-rfi-ctrlfencei+rfi-ctrlfencei Never 0 1000
Time R+pos-rfi-ctrlfencei+rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+addr-rfi-ctrlfencei
"Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 xor x8,x7,x7   | add x10,x9,x7   ;
 add x11,x10,x8 | sw x8,0(x10)    ;
 sw x9,0(x11)   | lw x11,0(x9)    ;
                | bne x11,x0,LC00 ;
                | LC00:           ;
                | fence.i         ;
                | sw x8,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
709   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
290   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
1     :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=486e611e0f90592c90ea057269e8bff4
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-addr+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-addr+addr-rfi-ctrlfencei Never 0 1000
Time S+rfi-addr+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+addr-rfi-ctrlfencei
"Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 lw x7,0(x6)  | xor x7,x5,x5    ;
 xor x8,x7,x7 | add x10,x9,x7   ;
 ori x8,x8,1  | sw x8,0(x10)    ;
 sw x8,0(x9)  | lw x11,0(x9)    ;
              | bne x11,x0,LC00 ;
              | LC00:           ;
              | fence.i         ;
              | sw x8,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
733   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
267   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=fead5fef069473b6103032ada039bb06
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-data+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-data+addr-rfi-ctrlfencei Never 0 1000
Time S+rfi-data+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+addr-rfi-ctrlfencei
"Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 sw x8,0(x9)    | lw x11,0(x9)    ;
                | bne x11,x0,LC01 ;
                | LC01:           ;
                | fence.i         ;
                | sw x8,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
793   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
206   :>0:x7=2; 1:x5=1; 1:x11=1; x=1;
1     :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=53a65b825493eb57fb70b21b757f277a
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-ctrl+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-ctrl+addr-rfi-ctrlfencei Never 0 1000
Time S+rfi-ctrl+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+addr-rfi-ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 lw x7,0(x6)    | xor x7,x5,x5    ;
 bne x7,x0,LC00 | add x10,x9,x7   ;
 LC00:          | sw x8,0(x10)    ;
 fence.i        | lw x11,0(x9)    ;
 sw x8,0(x9)    | bne x11,x0,LC01 ;
                | LC01:           ;
                | fence.i         ;
                | sw x8,0(x12)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
994   :>0:x7=2; 1:x5=0; 1:x11=1; x=1;
6     :>0:x7=2; 1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=3055259f51e7edd4082d6846f688017b
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-ctrlfencei+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-ctrlfencei+addr-rfi-ctrlfencei Never 0 1000
Time S+rfi-ctrlfencei+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+data-rfi-ctrlfencei
"Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 xor x8,x7,x7   | ori x7,x7,1    ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;
                | bne x9,x0,LC00 ;
                | LC00:          ;
                | fence.i        ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+data-rfi-ctrlfencei Allowed
Histogram (3 states)
608   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
390   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
2     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3e4ae1b44e081e51a334a754ebf2d0f7
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-addr+data-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-addr+data-rfi-ctrlfencei Never 0 1000
Time S+rfi-addr+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+data-rfi-ctrlfencei
"Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | xor x7,x5,x5   ;
 xor x8,x7,x7 | ori x7,x7,1    ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | bne x9,x0,LC00 ;
              | LC00:          ;
              | fence.i        ;
              | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+data-rfi-ctrlfencei Allowed
Histogram (2 states)
743   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
257   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=b5454beec1978814468ef8d4285a53a7
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-data+data-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-data+data-rfi-ctrlfencei Never 0 1000
Time S+rfi-data+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+data-rfi-ctrlfencei
"Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+data-rfi-ctrlfencei Allowed
Histogram (4 states)
1     :>0:x7=1; 1:x5=0; 1:x9=1; x=1;
690   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
307   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
2     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f7ce7c5b0fbd9af62676dc75ba52c520
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-ctrl+data-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-ctrl+data-rfi-ctrlfencei Never 0 1000
Time S+rfi-ctrl+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+data-rfi-ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | xor x7,x5,x5   ;
 bne x7,x0,LC00 | ori x7,x7,1    ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | sw x10,0(x11)  ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+data-rfi-ctrlfencei Allowed
Histogram (2 states)
993   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
7     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e932974e3463aaaa0dbbbda4634a1c27
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-ctrlfencei+data-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-ctrlfencei+data-rfi-ctrlfencei Never 0 1000
Time S+rfi-ctrlfencei+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrl-rfi-ctrlfencei
"Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | sw x7,0(x8)    ;
 sw x9,0(x11)   | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
775   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
225   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=d58c57f90e5c3817698d8990a50593ef
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-addr+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-addr+ctrl-rfi-ctrlfencei Never 0 1000
Time S+rfi-addr+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrl-rfi-ctrlfencei
"Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | sw x7,0(x8)    ;
 sw x8,0(x9)  | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
603   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
397   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3ac08b327438cb92beec4f014258a1e1
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-data+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-data+ctrl-rfi-ctrlfencei Never 0 1000
Time S+rfi-data+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrl-rfi-ctrlfencei
"Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
741   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
256   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
3     :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=154e3d0c45e330f816181e4966b119e1
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-ctrl+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-ctrl+ctrl-rfi-ctrlfencei Never 0 1000
Time S+rfi-ctrl+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrl-rfi-ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x8,0(x9)    | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
974   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
26    :>0:x7=2; 1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9a7b4e977e7fb4b1bfc1b5962f14be54
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-ctrlfencei+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-ctrlfencei+ctrl-rfi-ctrlfencei Never 0 1000
Time S+rfi-ctrlfencei+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrlfencei-rfi-ctrlfencei
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | fence.i        ;
 sw x9,0(x11)   | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
Test S+rfi-addr+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
528   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
472   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7e969d24d521d88c336d078532ed63ba
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-addr+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-addr+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time S+rfi-addr+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrlfencei-rfi-ctrlfencei
"Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | fence.i        ;
 sw x8,0(x9)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test S+rfi-data+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
510   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
490   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6d206275b3d94597ba532c4cbad60e18
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-data+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-data+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time S+rfi-data+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrlfencei-rfi-ctrlfencei
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x8,0(x9)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
Test S+rfi-ctrl+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
636   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
364   :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9d1a12372767a396bdc74914596a4758
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-ctrl+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-ctrl+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time S+rfi-ctrl+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | sw x7,0(x8)    ;
 sw x8,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
997   :>0:x7=2; 1:x5=0; 1:x9=1; x=1;
3     :>0:x7=2; 1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=5e07657d3b4f114b92cb6a95cfdf29a7
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Relax S+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Wse DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Observation S+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time S+rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-addr+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-addr+ctrlfencei
"Rfi DpAddrdW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC00 ;
 xor x8,x7,x7   | LC00:          ;
 add x11,x10,x8 | fence.i        ;
 sw x9,0(x11)   | sw x7,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s0,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-addr+ctrlfencei Allowed
Histogram (3 states)
708   :>0:x7=2; 1:x5=0; x=1;
290   :>0:x7=2; 1:x5=1; x=1;
2     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=954c3ec0af2d4e8a70d9f0fb5a21a752
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Wse
Relax S+rfi-addr+ctrlfencei No Rfi
Safe=Rfe Wse DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpAddrdW Rfe DpCtrlFenceIdW Wse
Observation S+rfi-addr+ctrlfencei Never 0 1000
Time S+rfi-addr+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-data+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-data+ctrlfencei
"Rfi DpDatadW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 lw x7,0(x6)  | bne x5,x0,LC00 ;
 xor x8,x7,x7 | LC00:          ;
 ori x8,x8,1  | fence.i        ;
 sw x8,0(x9)  | sw x7,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-data+ctrlfencei Allowed
Histogram (3 states)
734   :>0:x7=2; 1:x5=0; x=1;
261   :>0:x7=2; 1:x5=1; x=1;
5     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=ee8db1b67d71df5ecea243ebde2b80b7
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Wse
Relax S+rfi-data+ctrlfencei No Rfi
Safe=Rfe Wse DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpDatadW Rfe DpCtrlFenceIdW Wse
Observation S+rfi-data+ctrlfencei Never 0 1000
Time S+rfi-data+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrl+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrl+ctrlfencei
"Rfi DpCtrldW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 sw x8,0(x9)    | sw x7,0(x8)    ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrl+ctrlfencei Allowed
Histogram (3 states)
715   :>0:x7=2; 1:x5=0; x=1;
282   :>0:x7=2; 1:x5=1; x=1;
3     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=9dff898f4cd143807f7a0479214b6a73
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Wse
Relax S+rfi-ctrl+ctrlfencei No Rfi
Safe=Rfe Wse DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrldW Rfe DpCtrlFenceIdW Wse
Observation S+rfi-ctrl+ctrlfencei Never 0 1000
Time S+rfi-ctrl+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+rfi-ctrlfencei+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+rfi-ctrlfencei+ctrlfencei
"Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 lw x7,0(x6)    | bne x5,x0,LC01 ;
 bne x7,x0,LC00 | LC01:          ;
 LC00:          | fence.i        ;
 fence.i        | sw x7,0(x8)    ;
 sw x8,0(x9)    |                ;

exists (x=2 /\ 0:x7=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test S+rfi-ctrlfencei+ctrlfencei Allowed
Histogram (2 states)
995   :>0:x7=2; 1:x5=0; x=1;
5     :>0:x7=2; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x7=2 /\ 1:x5=1) is NOT validated
Hash=3b32b528052a1e800397d30ab6bd7aaf
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Wse
Relax S+rfi-ctrlfencei+ctrlfencei No Rfi
Safe=Rfe Wse DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Wse
Observation S+rfi-ctrlfencei+ctrlfencei Never 0 1000
Time S+rfi-ctrlfencei+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+fence.r.rw
"PosWW Rfi DpAddrdW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 sw x7,0(x6)    | fence r,rw  ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 xor x9,x8,x8   |             ;
 add x11,x10,x9 |             ;
 sw x5,0(x11)   |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
Test MP+pos-rfi-addr+fence.r.rw Allowed
Histogram (3 states)
29    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
882   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
89    :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=4e83e2a2537df603ff6ff9e30811de07
Cycle=Rfi DpAddrdW Rfe Fence.r.rwdRR Fre PosWW
Relax MP+pos-rfi-addr+fence.r.rw No Rfi
Safe=Rfe Fre PosWW Fence.r.rwdRR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe Fence.r.rwdRR Fre
Observation MP+pos-rfi-addr+fence.r.rw Never 0 1000
Time MP+pos-rfi-addr+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+fence.r.rw
"PosWW Rfi DpDatadW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | lw x5,0(x6) ;
 sw x7,0(x6)  | fence r,rw  ;
 lw x8,0(x6)  | lw x7,0(x8) ;
 xor x9,x8,x8 |             ;
 ori x9,x9,1  |             ;
 sw x9,0(x10) |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
Test MP+pos-rfi-data+fence.r.rw Allowed
Histogram (3 states)
43    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
772   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
185   :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=ccdc8e96e9697a85ab94e80d6551ff75
Cycle=Rfi DpDatadW Rfe Fence.r.rwdRR Fre PosWW
Relax MP+pos-rfi-data+fence.r.rw No Rfi
Safe=Rfe Fre PosWW Fence.r.rwdRR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe Fence.r.rwdRR Fre
Observation MP+pos-rfi-data+fence.r.rw Never 0 1000
Time MP+pos-rfi-data+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+fence.r.rw
"PosWW Rfi DpCtrldW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 sw x7,0(x6)    | fence r,rw  ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 bne x8,x0,LC00 |             ;
 LC00:          |             ;
 sw x5,0(x9)    |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
Test MP+pos-rfi-ctrl+fence.r.rw Allowed
Histogram (3 states)
35    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
851   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
114   :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=b21ced5fbe43cbdc29305389709fefaa
Cycle=Rfi DpCtrldW Rfe Fence.r.rwdRR Fre PosWW
Relax MP+pos-rfi-ctrl+fence.r.rw No Rfi
Safe=Rfe Fre PosWW Fence.r.rwdRR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe Fence.r.rwdRR Fre
Observation MP+pos-rfi-ctrl+fence.r.rw Never 0 1000
Time MP+pos-rfi-ctrl+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+fence.r.rw
"PosWW Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 sw x7,0(x6)    | fence r,rw  ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 bne x8,x0,LC00 |             ;
 LC00:          |             ;
 fence.i        |             ;
 sw x5,0(x9)    |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
Test MP+pos-rfi-ctrlfencei+fence.r.rw Allowed
Histogram (3 states)
158   :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
841   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
1     :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=8b46b733510a8ea6216fca5d4884151a
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRR Fre PosWW
Relax MP+pos-rfi-ctrlfencei+fence.r.rw No Rfi
Safe=Rfe Fre PosWW Fence.r.rwdRR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRR Fre
Observation MP+pos-rfi-ctrlfencei+fence.r.rw Never 0 1000
Time MP+pos-rfi-ctrlfencei+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+fence.rw.rw+pos-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-rfi-addr
"Fence.rw.rwdWR Fre PosWW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x6)    ;
             | xor x9,x8,x8   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (y=2 /\ 0:x7=0 /\ 1:x8=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-rfi-addr Allowed
Histogram (3 states)
982   :>0:x7=2; 1:x8=2; 1:x10=0; y=2;
17    :>0:x7=0; 1:x8=2; 1:x10=1; y=2;
1     :>0:x7=2; 1:x8=2; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x8=2 /\ 1:x10=0) is NOT validated
Hash=babfe57898af5461668fb4e649b09b5b
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWR Fre PosWW
Relax SB+fence.rw.rw+pos-rfi-addr No Rfi
Safe=Fre PosWW Fence.rw.rwdWR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWW Rfi DpAddrdR Fre
Observation SB+fence.rw.rw+pos-rfi-addr Never 0 1000
Time SB+fence.rw.rw+pos-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+fence.rw.rw+pos-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-rfi-ctrlfencei
"Fence.rw.rwdWR Fre PosWW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x6)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x10)   ;

exists (y=2 /\ 0:x7=0 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-rfi-ctrlfencei Allowed
Histogram (3 states)
3     :>0:x7=2; 1:x8=2; 1:x9=0; y=2;
16    :>0:x7=0; 1:x8=2; 1:x9=1; y=2;
981   :>0:x7=2; 1:x8=2; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x8=2 /\ 1:x9=0) is NOT validated
Hash=bb17c286f3af722ab345f1a5ca847f32
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.rwdWR Fre PosWW
Relax SB+fence.rw.rw+pos-rfi-ctrlfencei No Rfi
Safe=Fre PosWW Fence.rw.rwdWR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWW Rfi DpCtrlFenceIdR Fre
Observation SB+fence.rw.rw+pos-rfi-ctrlfencei Never 0 1000
Time SB+fence.rw.rw+pos-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-addr+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-addr+fence.rw.rw
"PosWW Rfi DpAddrdW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | sw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 xor x9,x8,x8   |             ;
 add x11,x10,x9 |             ;
 sw x5,0(x11)   |             ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+pos-rfi-addr+fence.rw.rw Allowed
Histogram (3 states)
9     :>0:x8=2; 1:x7=0; x=2; y=1;
520   :>0:x8=2; 1:x7=2; x=2; y=1;
471   :>0:x8=2; 1:x7=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0) is NOT validated
Hash=f046ab5b84fe37e08485e02a405c3266
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWR Fre PosWW
Relax R+pos-rfi-addr+fence.rw.rw No Rfi
Safe=Fre Wse PosWW Fence.rw.rwdWR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpAddrdW Wse Fence.rw.rwdWR Fre
Observation R+pos-rfi-addr+fence.rw.rw Never 0 1000
Time R+pos-rfi-addr+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-data+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-data+fence.rw.rw
"PosWW Rfi DpDatadW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | sw x5,0(x6) ;
 sw x7,0(x6)  | fence rw,rw ;
 lw x8,0(x6)  | lw x7,0(x8) ;
 xor x9,x8,x8 |             ;
 ori x9,x9,1  |             ;
 sw x9,0(x10) |             ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+pos-rfi-data+fence.rw.rw Allowed
Histogram (3 states)
11    :>0:x8=2; 1:x7=0; x=2; y=1;
536   :>0:x8=2; 1:x7=2; x=2; y=1;
453   :>0:x8=2; 1:x7=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0) is NOT validated
Hash=487c1513a24b19c049f2d24666e3f21a
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWR Fre PosWW
Relax R+pos-rfi-data+fence.rw.rw No Rfi
Safe=Fre Wse PosWW Fence.rw.rwdWR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpDatadW Wse Fence.rw.rwdWR Fre
Observation R+pos-rfi-data+fence.rw.rw Never 0 1000
Time R+pos-rfi-data+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-ctrl+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-ctrl+fence.rw.rw
"PosWW Rfi DpCtrldW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | sw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 bne x8,x0,LC00 |             ;
 LC00:          |             ;
 sw x5,0(x9)    |             ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+pos-rfi-ctrl+fence.rw.rw Allowed
Histogram (3 states)
26    :>0:x8=2; 1:x7=0; x=2; y=1;
515   :>0:x8=2; 1:x7=2; x=2; y=1;
459   :>0:x8=2; 1:x7=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0) is NOT validated
Hash=0c11880202112eaf3184f2b4dfacf816
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWR Fre PosWW
Relax R+pos-rfi-ctrl+fence.rw.rw No Rfi
Safe=Fre Wse PosWW Fence.rw.rwdWR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpCtrldW Wse Fence.rw.rwdWR Fre
Observation R+pos-rfi-ctrl+fence.rw.rw Never 0 1000
Time R+pos-rfi-ctrl+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/R+pos-rfi-ctrlfencei+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+pos-rfi-ctrlfencei+fence.rw.rw
"PosWW Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | sw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 bne x8,x0,LC00 |             ;
 LC00:          |             ;
 fence.i        |             ;
 sw x5,0(x9)    |             ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+pos-rfi-ctrlfencei+fence.rw.rw Allowed
Histogram (3 states)
10    :>0:x8=2; 1:x7=0; x=2; y=1;
989   :>0:x8=2; 1:x7=2; x=2; y=1;
1     :>0:x8=2; 1:x7=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0) is NOT validated
Hash=2963f65068df1e6df9245df87319c794
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWR Fre PosWW
Relax R+pos-rfi-ctrlfencei+fence.rw.rw No Rfi
Safe=Fre Wse PosWW Fence.rw.rwdWR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PosWW Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWR Fre
Observation R+pos-rfi-ctrlfencei+fence.rw.rw Never 0 1000
Time R+pos-rfi-ctrlfencei+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+fence.rw.rw
"PosWW Rfi DpAddrdW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 xor x9,x8,x8   |             ;
 add x11,x10,x9 |             ;
 sw x5,0(x11)   |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+pos-rfi-addr+fence.rw.rw Allowed
Histogram (3 states)
18    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
883   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
99    :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=cb2908c0aa074ef9721516b9d2926da6
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRR Fre PosWW
Relax MP+pos-rfi-addr+fence.rw.rw No Rfi
Safe=Rfe Fre PosWW Fence.rw.rwdRR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe Fence.rw.rwdRR Fre
Observation MP+pos-rfi-addr+fence.rw.rw Never 0 1000
Time MP+pos-rfi-addr+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+fence.rw.rw
"PosWW Rfi DpDatadW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | lw x5,0(x6) ;
 sw x7,0(x6)  | fence rw,rw ;
 lw x8,0(x6)  | lw x7,0(x8) ;
 xor x9,x8,x8 |             ;
 ori x9,x9,1  |             ;
 sw x9,0(x10) |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+pos-rfi-data+fence.rw.rw Allowed
Histogram (3 states)
29    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
876   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
95    :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=3a2bb8adaa322bc5d2b582615c576608
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRR Fre PosWW
Relax MP+pos-rfi-data+fence.rw.rw No Rfi
Safe=Rfe Fre PosWW Fence.rw.rwdRR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe Fence.rw.rwdRR Fre
Observation MP+pos-rfi-data+fence.rw.rw Never 0 1000
Time MP+pos-rfi-data+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+fence.rw.rw
"PosWW Rfi DpCtrldW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 bne x8,x0,LC00 |             ;
 LC00:          |             ;
 sw x5,0(x9)    |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+pos-rfi-ctrl+fence.rw.rw Allowed
Histogram (3 states)
43    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
777   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
180   :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=e3b649ba784cd32dca55f488b430d520
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRR Fre PosWW
Relax MP+pos-rfi-ctrl+fence.rw.rw No Rfi
Safe=Rfe Fre PosWW Fence.rw.rwdRR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe Fence.rw.rwdRR Fre
Observation MP+pos-rfi-ctrl+fence.rw.rw Never 0 1000
Time MP+pos-rfi-ctrl+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+fence.rw.rw
"PosWW Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 bne x8,x0,LC00 |             ;
 LC00:          |             ;
 fence.i        |             ;
 sw x5,0(x9)    |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+pos-rfi-ctrlfencei+fence.rw.rw Allowed
Histogram (3 states)
179   :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
819   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
2     :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=c7cbcaf6bcf380b7c19e12fc26af68a2
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRR Fre PosWW
Relax MP+pos-rfi-ctrlfencei+fence.rw.rw No Rfi
Safe=Rfe Fre PosWW Fence.rw.rwdRR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRR Fre
Observation MP+pos-rfi-ctrlfencei+fence.rw.rw Never 0 1000
Time MP+pos-rfi-ctrlfencei+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+pos-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-rfi-addrs
"PosWW Rfi DpAddrdR Fre PosWW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x11=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 xor x9,x8,x8   | xor x9,x8,x8   ;
 add x12,x11,x9 | add x12,x11,x9 ;
 lw x10,0(x12)  | lw x10,0(x12)  ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x10=0 /\ 1:x8=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
Test SB+pos-rfi-addrs Allowed
Histogram (3 states)
102   *>0:x8=2; 0:x10=0; 1:x8=2; 1:x10=0; x=2; y=2;
442   :>0:x8=2; 0:x10=2; 1:x8=2; 1:x10=0; x=2; y=2;
456   :>0:x8=2; 0:x10=0; 1:x8=2; 1:x10=2; x=2; y=2;
Ok

Witnesses
Positive: 102, Negative: 898
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x10=0 /\ 1:x8=2 /\ 1:x10=0) is validated
Hash=36226c9e852b8b0b758ed853f5b644fa
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpAddrdR Fre PosWW
Relax SB+pos-rfi-addrs Ok Rfi
Safe=Fre PosWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW Rfi DpAddrdR Fre PosWW Rfi DpAddrdR Fre
Observation SB+pos-rfi-addrs Sometimes 102 898
Time SB+pos-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+pos-rfi-addr+pos-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-rfi-addr+pos-rfi-ctrlfencei
"PosWW Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x11=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 xor x9,x8,x8   | bne x8,x0,LC00 ;
 add x12,x11,x9 | LC00:          ;
 lw x10,0(x12)  | fence.i        ;
                | lw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x10=0 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
Test SB+pos-rfi-addr+pos-rfi-ctrlfencei Allowed
Histogram (2 states)
20    :>0:x8=2; 0:x10=2; 1:x8=2; 1:x9=0; x=2; y=2;
980   :>0:x8=2; 0:x10=0; 1:x8=2; 1:x9=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x10=0 /\ 1:x8=2 /\ 1:x9=0) is NOT validated
Hash=22ae0546823293b1ac82c2fef5a70db6
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdR Fre PosWW
Relax SB+pos-rfi-addr+pos-rfi-ctrlfencei No Rfi
Safe=Fre PosWW DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdR Fre
Observation SB+pos-rfi-addr+pos-rfi-ctrlfencei Never 0 1000
Time SB+pos-rfi-addr+pos-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+addr-rfi-addr
"PosWW Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | xor x7,x5,x5    ;
 lw x8,0(x6)    | add x10,x9,x7   ;
 xor x9,x8,x8   | sw x8,0(x10)    ;
 add x11,x10,x9 | lw x11,0(x9)    ;
 sw x5,0(x11)   | xor x12,x11,x11 ;
                | add x15,x14,x12 ;
                | lw x13,0(x15)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
Test MP+pos-rfi-addr+addr-rfi-addr Allowed
Histogram (3 states)
419   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x13=0; x=2;
566   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x13=2; x=2;
15    :>0:x8=2; 1:x5=1; 1:x11=1; 1:x13=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=99ca6f1807750c4779ea6d8f0c19e227
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdR Fre PosWW
Relax MP+pos-rfi-addr+addr-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+pos-rfi-addr+addr-rfi-addr Never 0 1000
Time MP+pos-rfi-addr+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+addr-rfi-addr
"PosWW Rfi DpDatadW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 sw x7,0(x6)  | xor x7,x5,x5    ;
 lw x8,0(x6)  | add x10,x9,x7   ;
 xor x9,x8,x8 | sw x8,0(x10)    ;
 ori x9,x9,1  | lw x11,0(x9)    ;
 sw x9,0(x10) | xor x12,x11,x11 ;
              | add x15,x14,x12 ;
              | lw x13,0(x15)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
Test MP+pos-rfi-data+addr-rfi-addr Allowed
Histogram (3 states)
331   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x13=0; x=2;
615   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x13=2; x=2;
54    :>0:x8=2; 1:x5=1; 1:x11=1; 1:x13=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=c1002df9d7ba0253c8f098c0dc85c68b
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpDatadW Rfe DpAddrdW
Relax MP+pos-rfi-data+addr-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+pos-rfi-data+addr-rfi-addr Never 0 1000
Time MP+pos-rfi-data+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+addr-rfi-addr
"PosWW Rfi DpCtrldW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | xor x7,x5,x5    ;
 lw x8,0(x6)    | add x10,x9,x7   ;
 bne x8,x0,LC00 | sw x8,0(x10)    ;
 LC00:          | lw x11,0(x9)    ;
 sw x5,0(x9)    | xor x12,x11,x11 ;
                | add x15,x14,x12 ;
                | lw x13,0(x15)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
Test MP+pos-rfi-ctrl+addr-rfi-addr Allowed
Histogram (3 states)
355   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x13=0; x=2;
604   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x13=2; x=2;
41    :>0:x8=2; 1:x5=1; 1:x11=1; 1:x13=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=b4685b226c28868514fe2dff5ae99c8d
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrldW Rfe DpAddrdW
Relax MP+pos-rfi-ctrl+addr-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+pos-rfi-ctrl+addr-rfi-addr Never 0 1000
Time MP+pos-rfi-ctrl+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+addr-rfi-addr
"PosWW Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | xor x7,x5,x5    ;
 lw x8,0(x6)    | add x10,x9,x7   ;
 bne x8,x0,LC00 | sw x8,0(x10)    ;
 LC00:          | lw x11,0(x9)    ;
 fence.i        | xor x12,x11,x11 ;
 sw x5,0(x9)    | add x15,x14,x12 ;
                | lw x13,0(x15)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
Test MP+pos-rfi-ctrlfencei+addr-rfi-addr Allowed
Histogram (2 states)
635   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x13=0; x=2;
365   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x13=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=37f2ea0d9d098524dafb661eb2f73d1b
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax MP+pos-rfi-ctrlfencei+addr-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+pos-rfi-ctrlfencei+addr-rfi-addr Never 0 1000
Time MP+pos-rfi-ctrlfencei+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+data-rfi-addr
"PosWW Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | xor x7,x5,x5    ;
 lw x8,0(x6)    | ori x7,x7,1     ;
 xor x9,x8,x8   | sw x7,0(x8)     ;
 add x11,x10,x9 | lw x9,0(x8)     ;
 sw x5,0(x11)   | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
Test MP+pos-rfi-addr+data-rfi-addr Allowed
Histogram (3 states)
230   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
750   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
20    :>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=d61e2defe62b6a9faab6394bab092c6c
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdR Fre PosWW
Relax MP+pos-rfi-addr+data-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+pos-rfi-addr+data-rfi-addr Never 0 1000
Time MP+pos-rfi-addr+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+data-rfi-addr
"PosWW Rfi DpDatadW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 sw x7,0(x6)  | xor x7,x5,x5    ;
 lw x8,0(x6)  | ori x7,x7,1     ;
 xor x9,x8,x8 | sw x7,0(x8)     ;
 ori x9,x9,1  | lw x9,0(x8)     ;
 sw x9,0(x10) | xor x10,x9,x9   ;
              | add x13,x12,x10 ;
              | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
Test MP+pos-rfi-data+data-rfi-addr Allowed
Histogram (3 states)
337   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
625   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
38    :>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=fd99d540b4e314986f92849abfd278b1
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpDatadW Rfe DpDatadW
Relax MP+pos-rfi-data+data-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+pos-rfi-data+data-rfi-addr Never 0 1000
Time MP+pos-rfi-data+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+data-rfi-addr
"PosWW Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | xor x7,x5,x5    ;
 lw x8,0(x6)    | ori x7,x7,1     ;
 bne x8,x0,LC00 | sw x7,0(x8)     ;
 LC00:          | lw x9,0(x8)     ;
 sw x5,0(x9)    | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
Test MP+pos-rfi-ctrl+data-rfi-addr Allowed
Histogram (3 states)
345   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
638   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
17    :>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=ebd8509bfb5fe06bec72819f7d5afe7d
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrldW Rfe DpDatadW
Relax MP+pos-rfi-ctrl+data-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+pos-rfi-ctrl+data-rfi-addr Never 0 1000
Time MP+pos-rfi-ctrl+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+data-rfi-addr
"PosWW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | xor x7,x5,x5    ;
 lw x8,0(x6)    | ori x7,x7,1     ;
 bne x8,x0,LC00 | sw x7,0(x8)     ;
 LC00:          | lw x9,0(x8)     ;
 fence.i        | xor x10,x9,x9   ;
 sw x5,0(x9)    | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
Test MP+pos-rfi-ctrlfencei+data-rfi-addr Allowed
Histogram (2 states)
578   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
422   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=b5306f90274881c56585617ee0ac1329
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax MP+pos-rfi-ctrlfencei+data-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+pos-rfi-ctrlfencei+data-rfi-addr Never 0 1000
Time MP+pos-rfi-ctrlfencei+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+ctrl-rfi-addr
"PosWW Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | bne x5,x0,LC00  ;
 lw x8,0(x6)    | LC00:           ;
 xor x9,x8,x8   | sw x7,0(x8)     ;
 add x11,x10,x9 | lw x9,0(x8)     ;
 sw x5,0(x11)   | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
Test MP+pos-rfi-addr+ctrl-rfi-addr Allowed
Histogram (4 states)
517   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
1     *>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=0; x=2;
442   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
40    :>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=2; x=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is validated
Hash=1640cf07b6ced65f1b4ede4bf8b81561
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdR Fre PosWW
Relax MP+pos-rfi-addr+ctrl-rfi-addr Ok Rfi
Safe=Rfe Fre PosWW DpAddrdW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+pos-rfi-addr+ctrl-rfi-addr Sometimes 1 999
Time MP+pos-rfi-addr+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+ctrl-rfi-addr
"PosWW Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 sw x7,0(x6)  | bne x5,x0,LC00  ;
 lw x8,0(x6)  | LC00:           ;
 xor x9,x8,x8 | sw x7,0(x8)     ;
 ori x9,x9,1  | lw x9,0(x8)     ;
 sw x9,0(x10) | xor x10,x9,x9   ;
              | add x13,x12,x10 ;
              | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
Test MP+pos-rfi-data+ctrl-rfi-addr Allowed
Histogram (3 states)
508   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
425   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
67    :>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=afe616c774479f62dcdae7c994a4f1d4
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpDatadW Rfe DpCtrldW
Relax MP+pos-rfi-data+ctrl-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+pos-rfi-data+ctrl-rfi-addr Never 0 1000
Time MP+pos-rfi-data+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+ctrl-rfi-addr
"PosWW Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | bne x5,x0,LC01  ;
 lw x8,0(x6)    | LC01:           ;
 bne x8,x0,LC00 | sw x7,0(x8)     ;
 LC00:          | lw x9,0(x8)     ;
 sw x5,0(x9)    | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
Test MP+pos-rfi-ctrl+ctrl-rfi-addr Allowed
Histogram (3 states)
509   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
466   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
25    :>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=0a33a77de0ead87ed13771b36c763c33
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrldW Rfe DpCtrldW
Relax MP+pos-rfi-ctrl+ctrl-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+pos-rfi-ctrl+ctrl-rfi-addr Never 0 1000
Time MP+pos-rfi-ctrl+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+ctrl-rfi-addr
"PosWW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | bne x5,x0,LC01  ;
 lw x8,0(x6)    | LC01:           ;
 bne x8,x0,LC00 | sw x7,0(x8)     ;
 LC00:          | lw x9,0(x8)     ;
 fence.i        | xor x10,x9,x9   ;
 sw x5,0(x9)    | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
Test MP+pos-rfi-ctrlfencei+ctrl-rfi-addr Allowed
Histogram (2 states)
979   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
21    :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=267ae9e67c6b3d5f982633f3ba84f132
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax MP+pos-rfi-ctrlfencei+ctrl-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+pos-rfi-ctrlfencei+ctrl-rfi-addr Never 0 1000
Time MP+pos-rfi-ctrlfencei+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+ctrlfencei-rfi-addr
"PosWW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | bne x5,x0,LC00  ;
 lw x8,0(x6)    | LC00:           ;
 xor x9,x8,x8   | fence.i         ;
 add x11,x10,x9 | sw x7,0(x8)     ;
 sw x5,0(x11)   | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
Test MP+pos-rfi-addr+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
21    :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
737   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
242   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=1a7494e64ecba538d07a8cb478a76f3b
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre PosWW
Relax MP+pos-rfi-addr+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+pos-rfi-addr+ctrlfencei-rfi-addr Never 0 1000
Time MP+pos-rfi-addr+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+ctrlfencei-rfi-addr
"PosWW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 sw x7,0(x6)  | bne x5,x0,LC00  ;
 lw x8,0(x6)  | LC00:           ;
 xor x9,x8,x8 | fence.i         ;
 ori x9,x9,1  | sw x7,0(x8)     ;
 sw x9,0(x10) | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x13,x12,x10 ;
              | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
Test MP+pos-rfi-data+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
8     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
744   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
248   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=bf5be30554a4eb5ff31e8ff19c684a8a
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax MP+pos-rfi-data+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+pos-rfi-data+ctrlfencei-rfi-addr Never 0 1000
Time MP+pos-rfi-data+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+ctrlfencei-rfi-addr
"PosWW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | bne x5,x0,LC01  ;
 lw x8,0(x6)    | LC01:           ;
 bne x8,x0,LC00 | fence.i         ;
 LC00:          | sw x7,0(x8)     ;
 sw x5,0(x9)    | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
Test MP+pos-rfi-ctrl+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
16    :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
815   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
169   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=b85162437835e1db66b50215494c5c63
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax MP+pos-rfi-ctrl+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+pos-rfi-ctrl+ctrlfencei-rfi-addr Never 0 1000
Time MP+pos-rfi-ctrl+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-addr
"PosWW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | bne x5,x0,LC01  ;
 lw x8,0(x6)    | LC01:           ;
 bne x8,x0,LC00 | fence.i         ;
 LC00:          | sw x7,0(x8)     ;
 fence.i        | lw x9,0(x8)     ;
 sw x5,0(x9)    | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
Test MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
12    :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=0; x=2;
988   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x11=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=e887e1c0c0a27369ab624b5e98a30924
Cycle=Rfi DpAddrdR Fre PosWW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-addr Never 0 1000
Time MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+addr
"PosWW Rfi DpAddrdW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 sw x7,0(x6)    | xor x7,x5,x5  ;
 lw x8,0(x6)    | add x10,x9,x7 ;
 xor x9,x8,x8   | lw x8,0(x10)  ;
 add x11,x10,x9 |               ;
 sw x5,0(x11)   |               ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+pos-rfi-addr+addr Allowed
Histogram (3 states)
515   :>0:x8=2; 1:x5=0; 1:x8=0; x=2;
450   :>0:x8=2; 1:x5=0; 1:x8=2; x=2;
35    :>0:x8=2; 1:x5=1; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=f8bdc0b2b600fab6bacd6ed30d2c11c8
Cycle=Rfi DpAddrdW Rfe DpAddrdR Fre PosWW
Relax MP+pos-rfi-addr+addr No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpAddrdR Fre
Observation MP+pos-rfi-addr+addr Never 0 1000
Time MP+pos-rfi-addr+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+addr
"PosWW Rfi DpDatadW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x9=x;}
 P0           | P1            ;
 sw x5,0(x6)  | lw x5,0(x6)   ;
 sw x7,0(x6)  | xor x7,x5,x5  ;
 lw x8,0(x6)  | add x10,x9,x7 ;
 xor x9,x8,x8 | lw x8,0(x10)  ;
 ori x9,x9,1  |               ;
 sw x9,0(x10) |               ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+pos-rfi-data+addr Allowed
Histogram (3 states)
476   :>0:x8=2; 1:x5=0; 1:x8=0; x=2;
491   :>0:x8=2; 1:x5=0; 1:x8=2; x=2;
33    :>0:x8=2; 1:x5=1; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=7d462e6603bfea7e0745634283b7211c
Cycle=Rfi DpDatadW Rfe DpAddrdR Fre PosWW
Relax MP+pos-rfi-data+addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpAddrdR Fre
Observation MP+pos-rfi-data+addr Never 0 1000
Time MP+pos-rfi-data+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+addr
"PosWW Rfi DpCtrldW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 sw x7,0(x6)    | xor x7,x5,x5  ;
 lw x8,0(x6)    | add x10,x9,x7 ;
 bne x8,x0,LC00 | lw x8,0(x10)  ;
 LC00:          |               ;
 sw x5,0(x9)    |               ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+pos-rfi-ctrl+addr Allowed
Histogram (3 states)
508   :>0:x8=2; 1:x5=0; 1:x8=0; x=2;
471   :>0:x8=2; 1:x5=0; 1:x8=2; x=2;
21    :>0:x8=2; 1:x5=1; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=8388bb592d2bdc36c334c4b3bc32944c
Cycle=Rfi DpCtrldW Rfe DpAddrdR Fre PosWW
Relax MP+pos-rfi-ctrl+addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpAddrdR Fre
Observation MP+pos-rfi-ctrl+addr Never 0 1000
Time MP+pos-rfi-ctrl+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+addr
"PosWW Rfi DpCtrlFenceIdW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 sw x7,0(x6)    | xor x7,x5,x5  ;
 lw x8,0(x6)    | add x10,x9,x7 ;
 bne x8,x0,LC00 | lw x8,0(x10)  ;
 LC00:          |               ;
 fence.i        |               ;
 sw x5,0(x9)    |               ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+pos-rfi-ctrlfencei+addr Allowed
Histogram (2 states)
956   :>0:x8=2; 1:x5=0; 1:x8=0; x=2;
44    :>0:x8=2; 1:x5=0; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=10b20702d005119e8963dd4faa35c012
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdR Fre PosWW
Relax MP+pos-rfi-ctrlfencei+addr No Rfi
Safe=Rfe Fre PosWW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpAddrdR Fre
Observation MP+pos-rfi-ctrlfencei+addr Never 0 1000
Time MP+pos-rfi-ctrlfencei+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/SB+pos-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-rfi-ctrlfenceis
"PosWW Rfi DpCtrlFenceIdR Fre PosWW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 bne x8,x0,LC00 | bne x8,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x9,0(x10)   | lw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x9=0 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
Test SB+pos-rfi-ctrlfenceis Allowed
Histogram (3 states)
8     :>0:x8=2; 0:x9=2; 1:x8=2; 1:x9=0; x=2; y=2;
19    :>0:x8=2; 0:x9=0; 1:x8=2; 1:x9=2; x=2; y=2;
973   :>0:x8=2; 0:x9=2; 1:x8=2; 1:x9=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x9=0 /\ 1:x8=2 /\ 1:x9=0) is NOT validated
Hash=c737bd8a0bde312d9248873adf5076d1
Cycle=Rfi DpCtrlFenceIdR Fre PosWW Rfi DpCtrlFenceIdR Fre PosWW
Relax SB+pos-rfi-ctrlfenceis No Rfi
Safe=Fre PosWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW Rfi DpCtrlFenceIdR Fre PosWW Rfi DpCtrlFenceIdR Fre
Observation SB+pos-rfi-ctrlfenceis Never 0 1000
Time SB+pos-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+addr-rfi-ctrlfencei
"PosWW Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | xor x7,x5,x5    ;
 lw x8,0(x6)    | add x10,x9,x7   ;
 xor x9,x8,x8   | sw x8,0(x10)    ;
 add x11,x10,x9 | lw x11,0(x9)    ;
 sw x5,0(x11)   | bne x11,x0,LC00 ;
                | LC00:           ;
                | fence.i         ;
                | lw x12,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
Test MP+pos-rfi-addr+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
2     :>0:x8=2; 1:x5=0; 1:x11=1; 1:x12=0; x=2;
727   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x12=2; x=2;
271   :>0:x8=2; 1:x5=1; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=61fddfe1e48e188203d9b5ba19de01f2
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-addr+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-addr+addr-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-addr+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+addr-rfi-ctrlfencei
"PosWW Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0           | P1              ;
 sw x5,0(x6)  | lw x5,0(x6)     ;
 sw x7,0(x6)  | xor x7,x5,x5    ;
 lw x8,0(x6)  | add x10,x9,x7   ;
 xor x9,x8,x8 | sw x8,0(x10)    ;
 ori x9,x9,1  | lw x11,0(x9)    ;
 sw x9,0(x10) | bne x11,x0,LC00 ;
              | LC00:           ;
              | fence.i         ;
              | lw x12,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
Test MP+pos-rfi-data+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
2     :>0:x8=2; 1:x5=0; 1:x11=1; 1:x12=0; x=2;
734   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x12=2; x=2;
264   :>0:x8=2; 1:x5=1; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=e60477df9a1d008db995a26644adf7aa
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-data+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-data+addr-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-data+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+addr-rfi-ctrlfencei
"PosWW Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | xor x7,x5,x5    ;
 lw x8,0(x6)    | add x10,x9,x7   ;
 bne x8,x0,LC00 | sw x8,0(x10)    ;
 LC00:          | lw x11,0(x9)    ;
 sw x5,0(x9)    | bne x11,x0,LC01 ;
                | LC01:           ;
                | fence.i         ;
                | lw x12,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
Test MP+pos-rfi-ctrl+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
2     :>0:x8=2; 1:x5=0; 1:x11=1; 1:x12=0; x=2;
758   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x12=2; x=2;
240   :>0:x8=2; 1:x5=1; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=21b11c2737cd8ab31f45bd33faffc766
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrl+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrl+addr-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrl+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+addr-rfi-ctrlfencei
"PosWW Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 sw x5,0(x6)    | lw x5,0(x6)     ;
 sw x7,0(x6)    | xor x7,x5,x5    ;
 lw x8,0(x6)    | add x10,x9,x7   ;
 bne x8,x0,LC00 | sw x8,0(x10)    ;
 LC00:          | lw x11,0(x9)    ;
 fence.i        | bne x11,x0,LC01 ;
 sw x5,0(x9)    | LC01:           ;
                | fence.i         ;
                | lw x12,0(x13)   ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
Test MP+pos-rfi-ctrlfencei+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
5     :>0:x8=2; 1:x5=0; 1:x11=1; 1:x12=0; x=2;
992   :>0:x8=2; 1:x5=0; 1:x11=1; 1:x12=2; x=2;
3     :>0:x8=2; 1:x5=1; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=8a44fac27a40bb165b540bbf86856afa
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrlfencei+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrlfencei+addr-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrlfencei+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+data-rfi-ctrlfencei
"PosWW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | xor x7,x5,x5   ;
 lw x8,0(x6)    | ori x7,x7,1    ;
 xor x9,x8,x8   | sw x7,0(x8)    ;
 add x11,x10,x9 | lw x9,0(x8)    ;
 sw x5,0(x11)   | bne x9,x0,LC00 ;
                | LC00:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
Test MP+pos-rfi-addr+data-rfi-ctrlfencei Allowed
Histogram (3 states)
2     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
683   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
315   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=35e2d3d1e66d652c9c0da95057386110
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-addr+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-addr+data-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-addr+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+data-rfi-ctrlfencei
"PosWW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 sw x7,0(x6)  | xor x7,x5,x5   ;
 lw x8,0(x6)  | ori x7,x7,1    ;
 xor x9,x8,x8 | sw x7,0(x8)    ;
 ori x9,x9,1  | lw x9,0(x8)    ;
 sw x9,0(x10) | bne x9,x0,LC00 ;
              | LC00:          ;
              | fence.i        ;
              | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
Test MP+pos-rfi-data+data-rfi-ctrlfencei Allowed
Histogram (3 states)
7     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
703   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
290   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=c0e461e56fe275e6a9a32717e7f3ea79
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-data+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-data+data-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-data+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+data-rfi-ctrlfencei
"PosWW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | xor x7,x5,x5   ;
 lw x8,0(x6)    | ori x7,x7,1    ;
 bne x8,x0,LC00 | sw x7,0(x8)    ;
 LC00:          | lw x9,0(x8)    ;
 sw x5,0(x9)    | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
Test MP+pos-rfi-ctrl+data-rfi-ctrlfencei Allowed
Histogram (3 states)
5     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
719   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
276   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=ea642e7e037497042ced76f6bfee8658
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrl+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpDatadW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrl+data-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrl+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+data-rfi-ctrlfencei
"PosWW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | xor x7,x5,x5   ;
 lw x8,0(x6)    | ori x7,x7,1    ;
 bne x8,x0,LC00 | sw x7,0(x8)    ;
 LC00:          | lw x9,0(x8)    ;
 fence.i        | bne x9,x0,LC01 ;
 sw x5,0(x9)    | LC01:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
Test MP+pos-rfi-ctrlfencei+data-rfi-ctrlfencei Allowed
Histogram (2 states)
18    :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
982   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=18373b61de490cb65b8754ece4a9f15e
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrlfencei+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpDatadW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrlfencei+data-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrlfencei+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+ctrl-rfi-ctrlfencei
"PosWW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC00 ;
 lw x8,0(x6)    | LC00:          ;
 xor x9,x8,x8   | sw x7,0(x8)    ;
 add x11,x10,x9 | lw x9,0(x8)    ;
 sw x5,0(x11)   | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
Test MP+pos-rfi-addr+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
8     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
736   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
256   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=545da0ff9e37d913bacd1c85fccd3a23
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-addr+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-addr+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-addr+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+ctrl-rfi-ctrlfencei
"PosWW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 sw x7,0(x6)  | bne x5,x0,LC00 ;
 lw x8,0(x6)  | LC00:          ;
 xor x9,x8,x8 | sw x7,0(x8)    ;
 ori x9,x9,1  | lw x9,0(x8)    ;
 sw x9,0(x10) | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
Test MP+pos-rfi-data+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
5     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
731   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
264   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=7a8620fe3240cd0c5b3e7b6a6ac6116c
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-data+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpDatadW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-data+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-data+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+ctrl-rfi-ctrlfencei
"PosWW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC01 ;
 lw x8,0(x6)    | LC01:          ;
 bne x8,x0,LC00 | sw x7,0(x8)    ;
 LC00:          | lw x9,0(x8)    ;
 sw x5,0(x9)    | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
Test MP+pos-rfi-ctrl+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
3     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
790   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
207   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=74c8edc3672d54f630e459ff56e64385
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrl+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrl+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrl+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+ctrl-rfi-ctrlfencei
"PosWW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC01 ;
 lw x8,0(x6)    | LC01:          ;
 bne x8,x0,LC00 | sw x7,0(x8)    ;
 LC00:          | lw x9,0(x8)    ;
 fence.i        | bne x9,x0,LC02 ;
 sw x5,0(x9)    | LC02:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
Test MP+pos-rfi-ctrlfencei+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
6     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
994   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=d5ac75336afc7f95fa1c03a1a970289d
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrlfencei+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpCtrldW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrlfencei+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrlfencei+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+ctrlfencei-rfi-ctrlfencei
"PosWW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC00 ;
 lw x8,0(x6)    | LC00:          ;
 xor x9,x8,x8   | fence.i        ;
 add x11,x10,x9 | sw x7,0(x8)    ;
 sw x5,0(x11)   | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
Test MP+pos-rfi-addr+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (3 states)
2     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
526   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
472   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=3c8da06bef0762a65537190b27d05393
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-addr+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-addr+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-addr+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+ctrlfencei-rfi-ctrlfencei
"PosWW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 sw x7,0(x6)  | bne x5,x0,LC00 ;
 lw x8,0(x6)  | LC00:          ;
 xor x9,x8,x8 | fence.i        ;
 ori x9,x9,1  | sw x7,0(x8)    ;
 sw x9,0(x10) | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
Test MP+pos-rfi-data+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
526   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
474   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=21161bda9aaae7bab64c74d4dcfac1f8
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-data+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpDatadW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-data+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-data+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+ctrlfencei-rfi-ctrlfencei
"PosWW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC01 ;
 lw x8,0(x6)    | LC01:          ;
 bne x8,x0,LC00 | fence.i        ;
 LC00:          | sw x7,0(x8)    ;
 sw x5,0(x9)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
Test MP+pos-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (3 states)
1     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
550   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
449   :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=34e4f41629fb43076278d1da24f9ab87
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrl+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpCtrldW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrl+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei
"PosWW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC01 ;
 lw x8,0(x6)    | LC01:          ;
 bne x8,x0,LC00 | fence.i        ;
 LC00:          | sw x7,0(x8)    ;
 fence.i        | lw x9,0(x8)    ;
 sw x5,0(x9)    | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
Test MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (3 states)
1     :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=0; x=2;
989   :>0:x8=2; 1:x5=0; 1:x9=1; 1:x10=2; x=2;
10    :>0:x8=2; 1:x5=1; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=140a790c38956689556898dcc31f4d4d
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-addr+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-addr+ctrlfencei
"PosWW Rfi DpAddrdW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC00 ;
 lw x8,0(x6)    | LC00:          ;
 xor x9,x8,x8   | fence.i        ;
 add x11,x10,x9 | lw x7,0(x8)    ;
 sw x5,0(x11)   |                ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test MP+pos-rfi-addr+ctrlfencei Allowed
Histogram (3 states)
19    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
867   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
114   :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=abe811ff9cc843547f7bf52958a221fa
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-addr+ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpAddrdW Rfe DpCtrlFenceIdR Fre
Observation MP+pos-rfi-addr+ctrlfencei Never 0 1000
Time MP+pos-rfi-addr+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-data+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-data+ctrlfencei
"PosWW Rfi DpDatadW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 sw x7,0(x6)  | bne x5,x0,LC00 ;
 lw x8,0(x6)  | LC00:          ;
 xor x9,x8,x8 | fence.i        ;
 ori x9,x9,1  | lw x7,0(x8)    ;
 sw x9,0(x10) |                ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test MP+pos-rfi-data+ctrlfencei Allowed
Histogram (3 states)
43    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
819   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
138   :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=0f3ae13e99b7b2ea5021236a406ba872
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-data+ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpDatadW Rfe DpCtrlFenceIdR Fre
Observation MP+pos-rfi-data+ctrlfencei Never 0 1000
Time MP+pos-rfi-data+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrl+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrl+ctrlfencei
"PosWW Rfi DpCtrldW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC01 ;
 lw x8,0(x6)    | LC01:          ;
 bne x8,x0,LC00 | fence.i        ;
 LC00:          | lw x7,0(x8)    ;
 sw x5,0(x9)    |                ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test MP+pos-rfi-ctrl+ctrlfencei Allowed
Histogram (3 states)
24    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
841   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
135   :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=46c98f10533cbd6acbd4bdbf00979aaf
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrl+ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrldW Rfe DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrl+ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrl+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+pos-rfi-ctrlfencei+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+pos-rfi-ctrlfencei+ctrlfencei
"PosWW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC01 ;
 lw x8,0(x6)    | LC01:          ;
 bne x8,x0,LC00 | fence.i        ;
 LC00:          | lw x7,0(x8)    ;
 fence.i        |                ;
 sw x5,0(x9)    |                ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test MP+pos-rfi-ctrlfencei+ctrlfencei Allowed
Histogram (2 states)
67    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
933   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=02d89836c1a64e18e82c7aa63ec5e21a
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdR Fre PosWW
Relax MP+pos-rfi-ctrlfencei+ctrlfencei No Rfi
Safe=Rfe Fre PosWW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PosWW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdR Fre
Observation MP+pos-rfi-ctrlfencei+ctrlfencei Never 0 1000
Time MP+pos-rfi-ctrlfencei+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+addr-rfi-addr
"Fence.r.rwdRW Rfe DpAddrdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence r,rw  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x14,x13,x12 ;
             | sw x8,0(x14)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+addr-rfi-addr Allowed
Histogram (3 states)
981   :>0:x5=0; 1:x5=0; 1:x11=1;
13    :>0:x5=1; 1:x5=0; 1:x11=1;
6     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=eb3cc802558da5de8e7a2712540e4590
Cycle=Rfi DpAddrdW Rfe Fence.r.rwdRW Rfe DpAddrdW
Relax LB+fence.r.rw+addr-rfi-addr No Rfi
Safe=Rfe Fence.r.rwdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpAddrdW Rfi DpAddrdW Rfe
Observation LB+fence.r.rw+addr-rfi-addr Never 0 1000
Time LB+fence.r.rw+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+addr-rfi-data
"Fence.r.rwdRW Rfe DpAddrdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence r,rw  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | ori x12,x12,1   ;
             | sw x12,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+addr-rfi-data Allowed
Histogram (3 states)
959   :>0:x5=0; 1:x5=0; 1:x11=1;
39    :>0:x5=1; 1:x5=0; 1:x11=1;
2     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=e220085109bc495c63482ca104f8839a
Cycle=Rfi DpDatadW Rfe Fence.r.rwdRW Rfe DpAddrdW
Relax LB+fence.r.rw+addr-rfi-data No Rfi
Safe=Rfe Fence.r.rwdRW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpAddrdW Rfi DpDatadW Rfe
Observation LB+fence.r.rw+addr-rfi-data Never 0 1000
Time LB+fence.r.rw+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+addr-rfi-ctrl
"Fence.r.rwdRW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence r,rw  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+addr-rfi-ctrl Allowed
Histogram (3 states)
989   :>0:x5=0; 1:x5=0; 1:x11=1;
8     :>0:x5=1; 1:x5=0; 1:x11=1;
3     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=eb3886e517a72fd5f18cd7a272915906
Cycle=Rfi DpCtrldW Rfe Fence.r.rwdRW Rfe DpAddrdW
Relax LB+fence.r.rw+addr-rfi-ctrl No Rfi
Safe=Rfe Fence.r.rwdRW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+fence.r.rw+addr-rfi-ctrl Never 0 1000
Time LB+fence.r.rw+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+addr-rfi-ctrlfencei
"Fence.r.rwdRW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence r,rw  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
994   :>0:x5=0; 1:x5=0; 1:x11=1;
6     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=9420d07b26c0556a58db5fc84d5cb6aa
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRW Rfe DpAddrdW
Relax LB+fence.r.rw+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.r.rwdRW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.r.rw+addr-rfi-ctrlfencei Never 0 1000
Time LB+fence.r.rw+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+addr-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+addr-rfi-addrs
"Fence.w.wdWW Rfe DpAddrdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x14,x9,x12  ;
             | lw x13,0(x14)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s0,0(t4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a4,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+addr-rfi-addrs Allowed
Histogram (2 states)
786   :>1:x5=0; 1:x11=1; 1:x13=1; x=1;
214   :>1:x5=0; 1:x11=1; 1:x13=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1) is NOT validated
Hash=dbf2b27db372d32094fc510b15b228fc
Cycle=Rfi DpAddrsR Fre Fence.w.wdWW Rfe DpAddrdW
Relax MP+fence.w.w+addr-rfi-addrs No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrsR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi DpAddrsR Fre
Observation MP+fence.w.w+addr-rfi-addrs Never 0 1000
Time MP+fence.w.w+addr-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+addr-rfi-addr
"Fence.w.wdWW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x15,x14,x12 ;
             | lw x13,0(x15)   ;

exists (1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+addr-rfi-addr Allowed
Histogram (2 states)
497   :>1:x5=0; 1:x11=1; 1:x13=0;
503   :>1:x5=0; 1:x11=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=c3d4f33e8de996ec32d949141745b3f1
Cycle=Rfi DpAddrdR Fre Fence.w.wdWW Rfe DpAddrdW
Relax MP+fence.w.w+addr-rfi-addr No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+fence.w.w+addr-rfi-addr Never 0 1000
Time MP+fence.w.w+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+addr-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+addr-rfi-ctrlfenceis
"Fence.w.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | lw x12,0(x9)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s0,0(t1)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+addr-rfi-ctrlfenceis Allowed
Histogram (2 states)
564   :>1:x5=0; 1:x11=1; 1:x12=1; x=1;
436   :>1:x5=0; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1) is NOT validated
Hash=8d53868f760e7feef7188e8220a408d1
Cycle=Rfi DpCtrlFenceIsR Fre Fence.w.wdWW Rfe DpAddrdW
Relax MP+fence.w.w+addr-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrdW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.w.w+addr-rfi-ctrlfenceis Never 0 1000
Time MP+fence.w.w+addr-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+addr-rfi-ctrlfencei
"Fence.w.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | lw x12,0(x13)   ;

exists (1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+addr-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x11=1; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=6ec46a98977bb39689d110c58f0f785c
Cycle=Rfi DpCtrlFenceIdR Fre Fence.w.wdWW Rfe DpAddrdW
Relax MP+fence.w.w+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.w.w+addr-rfi-ctrlfencei Never 0 1000
Time MP+fence.w.w+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+addr-rfi-addr
"Fence.w.wdWW Rfe DpAddrdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x14,x13,x12 ;
             | sw x8,0(x14)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+addr-rfi-addr Allowed
Histogram (2 states)
820   :>1:x5=0; 1:x11=1; x=1;
180   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=2ca46edc1d02126a936798a429d83371
Cycle=Rfi DpAddrdW Wse Fence.w.wdWW Rfe DpAddrdW
Relax S+fence.w.w+addr-rfi-addr No Rfi
Safe=Rfe Wse Fence.w.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi DpAddrdW Wse
Observation S+fence.w.w+addr-rfi-addr Never 0 1000
Time S+fence.w.w+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+addr-rfi-data
"Fence.w.wdWW Rfe DpAddrdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | ori x12,x12,1   ;
             | sw x12,0(x13)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+addr-rfi-data Allowed
Histogram (2 states)
774   :>1:x5=0; 1:x11=1; x=1;
226   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=2e91184db27f04164729441cce4ba9fa
Cycle=Rfi DpDatadW Wse Fence.w.wdWW Rfe DpAddrdW
Relax S+fence.w.w+addr-rfi-data No Rfi
Safe=Rfe Wse Fence.w.wdWW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi DpDatadW Wse
Observation S+fence.w.w+addr-rfi-data Never 0 1000
Time S+fence.w.w+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+addr-rfi-ctrl
"Fence.w.wdWW Rfe DpAddrdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | sw x8,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+addr-rfi-ctrl Allowed
Histogram (2 states)
692   :>1:x5=0; 1:x11=1; x=1;
308   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=b13273abdc5aabf906c92d5b0798a688
Cycle=Rfi DpCtrldW Wse Fence.w.wdWW Rfe DpAddrdW
Relax S+fence.w.w+addr-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.w.wdWW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi DpCtrldW Wse
Observation S+fence.w.w+addr-rfi-ctrl Never 0 1000
Time S+fence.w.w+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+addr-rfi-ctrlfencei
"Fence.w.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | sw x8,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
998   :>1:x5=0; 1:x11=1; x=1;
2     :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=a243531b0e64669cf41a34507f3ec276
Cycle=Rfi DpCtrlFenceIdW Wse Fence.w.wdWW Rfe DpAddrdW
Relax S+fence.w.w+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.w.wdWW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Observation S+fence.w.w+addr-rfi-ctrlfencei Never 0 1000
Time S+fence.w.w+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+addr-rfi
"Fence.rw.wdWW Rfe DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,w  | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;
             | lw x11,0(x9)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+addr-rfi Allowed
Histogram (2 states)
531   :>1:x5=0; 1:x11=1; x=1;
469   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=81c2d5e0d1eba2f4589f806197d7679e
Cycle=Rfi Fre Fence.rw.wdWW Rfe DpAddrdW
Relax MP+fence.rw.w+addr-rfi No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpAddrdW Rfi Fre
Observation MP+fence.rw.w+addr-rfi Never 0 1000
Time MP+fence.rw.w+addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+addr-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+addr-rfi-addrs
"Fence.rw.wdWW Rfe DpAddrdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x14,x9,x12  ;
             | lw x13,0(x14)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s0,0(t4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a4,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+addr-rfi-addrs Allowed
Histogram (2 states)
756   :>1:x5=0; 1:x11=1; 1:x13=1; x=1;
244   :>1:x5=0; 1:x11=1; 1:x13=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1) is NOT validated
Hash=f67b1aa232f8a092e374ec0979617c2d
Cycle=Rfi DpAddrsR Fre Fence.rw.wdWW Rfe DpAddrdW
Relax MP+fence.rw.w+addr-rfi-addrs No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrsR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpAddrdW Rfi DpAddrsR Fre
Observation MP+fence.rw.w+addr-rfi-addrs Never 0 1000
Time MP+fence.rw.w+addr-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+addr-rfi-addr
"Fence.rw.wdWW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x15,x14,x12 ;
             | lw x13,0(x15)   ;

exists (1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+addr-rfi-addr Allowed
Histogram (3 states)
499   :>1:x5=0; 1:x11=1; 1:x13=0;
499   :>1:x5=0; 1:x11=1; 1:x13=1;
2     :>1:x5=1; 1:x11=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=00e3ca3bbdb5d37c4e172aef3513456f
Cycle=Rfi DpAddrdR Fre Fence.rw.wdWW Rfe DpAddrdW
Relax MP+fence.rw.w+addr-rfi-addr No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+fence.rw.w+addr-rfi-addr Never 0 1000
Time MP+fence.rw.w+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+addr-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+addr-rfi-ctrlfenceis
"Fence.rw.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | lw x12,0(x9)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s0,0(t1)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+addr-rfi-ctrlfenceis Allowed
Histogram (3 states)
577   :>1:x5=0; 1:x11=1; 1:x12=1; x=1;
1     :>1:x5=0; 1:x11=1; 1:x12=1; x=2;
422   :>1:x5=0; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1) is NOT validated
Hash=6ad336adecfa41135baf0b20ec05fc51
Cycle=Rfi DpCtrlFenceIsR Fre Fence.rw.wdWW Rfe DpAddrdW
Relax MP+fence.rw.w+addr-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrdW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.rw.w+addr-rfi-ctrlfenceis Never 0 1000
Time MP+fence.rw.w+addr-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+addr-rfi-ctrlfencei
"Fence.rw.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | lw x12,0(x13)   ;

exists (1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+addr-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x11=1; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=5ecb8baa366c440b4ebfbc16c346885f
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.wdWW Rfe DpAddrdW
Relax MP+fence.rw.w+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.rw.w+addr-rfi-ctrlfencei Never 0 1000
Time MP+fence.rw.w+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+addr-rfi-addr
"Fence.rw.wdWW Rfe DpAddrdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x14,x13,x12 ;
             | sw x8,0(x14)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+addr-rfi-addr Allowed
Histogram (2 states)
756   :>1:x5=0; 1:x11=1; x=1;
244   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=d6ef8bc6b957fef7a2b499da266e1062
Cycle=Rfi DpAddrdW Wse Fence.rw.wdWW Rfe DpAddrdW
Relax S+fence.rw.w+addr-rfi-addr No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpAddrdW Rfi DpAddrdW Wse
Observation S+fence.rw.w+addr-rfi-addr Never 0 1000
Time S+fence.rw.w+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+addr-rfi-data
"Fence.rw.wdWW Rfe DpAddrdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | ori x12,x12,1   ;
             | sw x12,0(x13)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+addr-rfi-data Allowed
Histogram (2 states)
753   :>1:x5=0; 1:x11=1; x=1;
247   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=ce5cf15dd45fafe2ae691ca72cf0609d
Cycle=Rfi DpDatadW Wse Fence.rw.wdWW Rfe DpAddrdW
Relax S+fence.rw.w+addr-rfi-data No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpAddrdW Rfi DpDatadW Wse
Observation S+fence.rw.w+addr-rfi-data Never 0 1000
Time S+fence.rw.w+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+addr-rfi-ctrl
"Fence.rw.wdWW Rfe DpAddrdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | sw x8,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+addr-rfi-ctrl Allowed
Histogram (2 states)
684   :>1:x5=0; 1:x11=1; x=1;
316   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=170e7e898014bd409bff1ec09af823eb
Cycle=Rfi DpCtrldW Wse Fence.rw.wdWW Rfe DpAddrdW
Relax S+fence.rw.w+addr-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpAddrdW Rfi DpCtrldW Wse
Observation S+fence.rw.w+addr-rfi-ctrl Never 0 1000
Time S+fence.rw.w+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+addr-rfi-ctrlfencei
"Fence.rw.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | sw x8,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
998   :>1:x5=0; 1:x11=1; x=1;
1     :>1:x5=1; 1:x11=1; x=1;
1     :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=f69bd5dc1da195a349ed7926b5a308ec
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.wdWW Rfe DpAddrdW
Relax S+fence.rw.w+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Observation S+fence.rw.w+addr-rfi-ctrlfencei Never 0 1000
Time S+fence.rw.w+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+addr-rfi-addr
"Fence.rw.wdRW Rfe DpAddrdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x14,x13,x12 ;
             | sw x8,0(x14)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+addr-rfi-addr Allowed
Histogram (2 states)
987   :>0:x5=0; 1:x5=0; 1:x11=1;
13    :>0:x5=1; 1:x5=0; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=a2e18c28b51ce695372808d6cc80f6a6
Cycle=Rfi DpAddrdW Rfe Fence.rw.wdRW Rfe DpAddrdW
Relax LB+fence.rw.w+addr-rfi-addr No Rfi
Safe=Rfe Fence.rw.wdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpAddrdW Rfi DpAddrdW Rfe
Observation LB+fence.rw.w+addr-rfi-addr Never 0 1000
Time LB+fence.rw.w+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+addr-rfi-data
"Fence.rw.wdRW Rfe DpAddrdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | ori x12,x12,1   ;
             | sw x12,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+addr-rfi-data Allowed
Histogram (3 states)
970   :>0:x5=0; 1:x5=0; 1:x11=1;
28    :>0:x5=1; 1:x5=0; 1:x11=1;
2     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=a705b1c956aaac7ff015278de55751d8
Cycle=Rfi DpDatadW Rfe Fence.rw.wdRW Rfe DpAddrdW
Relax LB+fence.rw.w+addr-rfi-data No Rfi
Safe=Rfe Fence.rw.wdRW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpAddrdW Rfi DpDatadW Rfe
Observation LB+fence.rw.w+addr-rfi-data Never 0 1000
Time LB+fence.rw.w+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+addr-rfi-ctrl
"Fence.rw.wdRW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+addr-rfi-ctrl Allowed
Histogram (3 states)
864   :>0:x5=0; 1:x5=0; 1:x11=1;
134   :>0:x5=1; 1:x5=0; 1:x11=1;
2     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=6dc91470f88ddae6ea35b7efe291ce85
Cycle=Rfi DpCtrldW Rfe Fence.rw.wdRW Rfe DpAddrdW
Relax LB+fence.rw.w+addr-rfi-ctrl No Rfi
Safe=Rfe Fence.rw.wdRW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+fence.rw.w+addr-rfi-ctrl Never 0 1000
Time LB+fence.rw.w+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+addr-rfi-ctrlfencei
"Fence.rw.wdRW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
991   :>0:x5=0; 1:x5=0; 1:x11=1;
9     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=77019b11ef48d46477b2fe8c7dfaa3fa
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.wdRW Rfe DpAddrdW
Relax LB+fence.rw.w+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.rw.wdRW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.rw.w+addr-rfi-ctrlfencei Never 0 1000
Time LB+fence.rw.w+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+addr-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-rfi
"Fence.rw.rwdWW Rfe DpAddrdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,rw | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | sw x8,0(x10)  ;
             | lw x11,0(x9)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	add a0,a4,a7
	sw s0,0(a0)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+addr-rfi Allowed
Histogram (2 states)
532   :>1:x5=0; 1:x11=1; x=1;
468   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=7c42f5b870481dd9459f192b6b1fbe19
Cycle=Rfi Fre Fence.rw.rwdWW Rfe DpAddrdW
Relax MP+fence.rw.rw+addr-rfi No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfi Fre
Observation MP+fence.rw.rw+addr-rfi Never 0 1000
Time MP+fence.rw.rw+addr-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+addr-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-rfi-addrs
"Fence.rw.rwdWW Rfe DpAddrdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x14,x9,x12  ;
             | lw x13,0(x14)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s0,0(t4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a4,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+addr-rfi-addrs Allowed
Histogram (3 states)
764   :>1:x5=0; 1:x11=1; 1:x13=1; x=1;
4     :>1:x5=1; 1:x11=1; 1:x13=1; x=1;
232   :>1:x5=0; 1:x11=1; 1:x13=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x13=1) is NOT validated
Hash=5186060d6d062a93c9a19d28cb519b1a
Cycle=Rfi DpAddrsR Fre Fence.rw.rwdWW Rfe DpAddrdW
Relax MP+fence.rw.rw+addr-rfi-addrs No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrsR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfi DpAddrsR Fre
Observation MP+fence.rw.rw+addr-rfi-addrs Never 0 1000
Time MP+fence.rw.rw+addr-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-rfi-addr
"Fence.rw.rwdWW Rfe DpAddrdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x14=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x15,x14,x12 ;
             | lw x13,0(x15)   ;

exists (1:x5=1 /\ 1:x11=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s0,0(t5)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+addr-rfi-addr Allowed
Histogram (2 states)
491   :>1:x5=0; 1:x11=1; 1:x13=0;
509   :>1:x5=0; 1:x11=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x11=1 /\ 1:x13=0) is NOT validated
Hash=cd492a01435b8a42bd943890123a7b4a
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe DpAddrdW
Relax MP+fence.rw.rw+addr-rfi-addr No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+addr-rfi-addr Never 0 1000
Time MP+fence.rw.rw+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+addr-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-rfi-ctrlfenceis
"Fence.rw.rwdWW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | lw x12,0(x9)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s0,0(t1)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+addr-rfi-ctrlfenceis Allowed
Histogram (4 states)
558   :>1:x5=0; 1:x11=1; 1:x12=1; x=1;
4     :>1:x5=1; 1:x11=1; 1:x12=1; x=1;
5     :>1:x5=0; 1:x11=1; 1:x12=1; x=2;
433   :>1:x5=0; 1:x11=1; 1:x12=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1 /\ 1:x12=1) is NOT validated
Hash=160110157f933b56696d386a5f481730
Cycle=Rfi DpCtrlFenceIsR Fre Fence.rw.rwdWW Rfe DpAddrdW
Relax MP+fence.rw.rw+addr-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.rw.rw+addr-rfi-ctrlfenceis Never 0 1000
Time MP+fence.rw.rw+addr-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-rfi-ctrlfencei
"Fence.rw.rwdWW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | lw x12,0(x13)   ;

exists (1:x5=1 /\ 1:x11=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s0,0(t3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
1     :>1:x5=0; 1:x11=1; 1:x12=0;
999   :>1:x5=0; 1:x11=1; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x11=1 /\ 1:x12=0) is NOT validated
Hash=ebcc92dd15eb0ee5f93cc335dec63af6
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.rwdWW Rfe DpAddrdW
Relax MP+fence.rw.rw+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.rw.rw+addr-rfi-ctrlfencei Never 0 1000
Time MP+fence.rw.rw+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-rfi-addr
"Fence.rw.rwdWW Rfe DpAddrdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x14,x13,x12 ;
             | sw x8,0(x14)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-rfi-addr Allowed
Histogram (3 states)
725   :>1:x5=0; 1:x11=1; x=1;
1     :>1:x5=1; 1:x11=1; x=1;
274   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=0a5c58cf696fd4b4bb0ac6ff918e579e
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe DpAddrdW
Relax S+fence.rw.rw+addr-rfi-addr No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfi DpAddrdW Wse
Observation S+fence.rw.rw+addr-rfi-addr Never 0 1000
Time S+fence.rw.rw+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-rfi-data
"Fence.rw.rwdWW Rfe DpAddrdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | ori x12,x12,1   ;
             | sw x12,0(x13)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-rfi-data Allowed
Histogram (2 states)
683   :>1:x5=0; 1:x11=1; x=1;
317   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=16287b22fb327fef94d891b2e88b2d63
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe DpAddrdW
Relax S+fence.rw.rw+addr-rfi-data No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfi DpDatadW Wse
Observation S+fence.rw.rw+addr-rfi-data Never 0 1000
Time S+fence.rw.rw+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-rfi-ctrl
"Fence.rw.rwdWW Rfe DpAddrdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | sw x8,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-rfi-ctrl Allowed
Histogram (2 states)
713   :>1:x5=0; 1:x11=1; x=1;
287   :>1:x5=0; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=3591eeaf1b5beecab3b98cc0448d441f
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe DpAddrdW
Relax S+fence.rw.rw+addr-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfi DpCtrldW Wse
Observation S+fence.rw.rw+addr-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-rfi-ctrlfencei
"Fence.rw.rwdWW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | sw x8,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x11=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=b7de2db1d25632a269dd5a0393a28952
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWW Rfe DpAddrdW
Relax S+fence.rw.rw+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfi DpCtrlFenceIdW Wse
Observation S+fence.rw.rw+addr-rfi-ctrlfencei Never 0 1000
Time S+fence.rw.rw+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-rfi-addr
"Fence.rw.rwdRW Rfe DpAddrdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | add x14,x13,x12 ;
             | sw x8,0(x14)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-rfi-addr Allowed
Histogram (3 states)
982   :>0:x5=0; 1:x5=0; 1:x11=1;
16    :>0:x5=1; 1:x5=0; 1:x11=1;
2     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=ba5f9488d9f4efa2ddc02cbfb33b30da
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe DpAddrdW
Relax LB+fence.rw.rw+addr-rfi-addr No Rfi
Safe=Rfe Fence.rw.rwdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdW Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+addr-rfi-addr Never 0 1000
Time LB+fence.rw.rw+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-rfi-data
"Fence.rw.rwdRW Rfe DpAddrdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | xor x12,x11,x11 ;
             | ori x12,x12,1   ;
             | sw x12,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-rfi-data Allowed
Histogram (3 states)
963   :>0:x5=0; 1:x5=0; 1:x11=1;
35    :>0:x5=1; 1:x5=0; 1:x11=1;
2     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=af974100cfbff55b6bc4353b52a6e7e8
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe DpAddrdW
Relax LB+fence.rw.rw+addr-rfi-data No Rfi
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdW Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+addr-rfi-data Never 0 1000
Time LB+fence.rw.rw+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-rfi-ctrl
"Fence.rw.rwdRW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-rfi-ctrl Allowed
Histogram (3 states)
844   :>0:x5=0; 1:x5=0; 1:x11=1;
154   :>0:x5=1; 1:x5=0; 1:x11=1;
2     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=5573bf2ad354502d9d1575b90ca18d36
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe DpAddrdW
Relax LB+fence.rw.rw+addr-rfi-ctrl No Rfi
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+addr-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-rfi-ctrlfencei
"Fence.rw.rwdRW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | lw x11,0(x9)    ;
             | bne x11,x0,LC00 ;
             | LC00:           ;
             | fence.i         ;
             | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
989   :>0:x5=0; 1:x5=0; 1:x11=1;
2     :>0:x5=1; 1:x5=0; 1:x11=1;
9     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=5637b3ee842ef0774ecdee85c997bf37
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRW Rfe DpAddrdW
Relax LB+fence.rw.rw+addr-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.rw.rw+addr-rfi-ctrlfencei Never 0 1000
Time LB+fence.rw.rw+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addrs
"DpAddrdW Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x13=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 xor x12,x11,x11 | xor x12,x11,x11 ;
 add x14,x13,x12 | add x14,x13,x12 ;
 sw x8,0(x14)    | sw x8,0(x14)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addrs Allowed
Histogram (3 states)
942   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
33    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x11=1;
25    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=1b6e4898f1c3910b7c04e67db1b1279f
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Rfe DpAddrdW
Relax LB+addr-rfi-addrs No Rfi
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-addrs Never 0 1000
Time LB+addr-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+addr-rfi-data
"DpAddrdW Rfi DpAddrdW Rfe DpAddrdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x13=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 xor x12,x11,x11 | xor x12,x11,x11 ;
 add x14,x13,x12 | ori x12,x12,1   ;
 sw x8,0(x14)    | sw x12,0(x13)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-addr+addr-rfi-data Allowed
Histogram (3 states)
982   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
8     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x11=1;
10    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=8cac9bd3da692aa669322567525c732e
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpDatadW Rfe DpAddrdW
Relax LB+addr-rfi-addr+addr-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpAddrdW Rfi DpDatadW Rfe
Observation LB+addr-rfi-addr+addr-rfi-data Never 0 1000
Time LB+addr-rfi-addr+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+addr-rfi-ctrl
"DpAddrdW Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 xor x12,x11,x11 | bne x11,x0,LC00 ;
 add x14,x13,x12 | LC00:           ;
 sw x8,0(x14)    | sw x8,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-addr+addr-rfi-ctrl Allowed
Histogram (3 states)
964   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
14    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x11=1;
22    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=6b386eadb85857d7b6c7ebbee053c6cd
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Rfe DpAddrdW
Relax LB+addr-rfi-addr+addr-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-addr+addr-rfi-ctrl Never 0 1000
Time LB+addr-rfi-addr+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+addr-rfi-ctrlfencei
"DpAddrdW Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 xor x12,x11,x11 | bne x11,x0,LC00 ;
 add x14,x13,x12 | LC00:           ;
 sw x8,0(x14)    | fence.i         ;
                 | sw x8,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addr+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
945   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
55    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=b898f958545e4a8c51b9586cca88dbb8
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-addr+addr-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-addr+addr-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-addr+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+data-rfi-addr
"DpAddrdW Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=a; 1:x11=1; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | ori x7,x7,1     ;
 sw x8,0(x10)    | sw x7,0(x8)     ;
 lw x11,0(x9)    | lw x9,0(x8)     ;
 xor x12,x11,x11 | xor x10,x9,x9   ;
 add x14,x13,x12 | add x13,x12,x10 ;
 sw x8,0(x14)    | sw x11,0(x13)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addr+data-rfi-addr Allowed
Histogram (3 states)
960   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
21    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
19    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7dbd7f784a0f1ef0adf51c8972e96f76
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Rfe DpDatadW
Relax LB+addr-rfi-addr+data-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-addr+data-rfi-addr Never 0 1000
Time LB+addr-rfi-addr+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+data-rfi-addr
"DpAddrdW Rfi DpDatadW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=a; 1:x11=1; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | ori x7,x7,1     ;
 sw x8,0(x10)    | sw x7,0(x8)     ;
 lw x11,0(x9)    | lw x9,0(x8)     ;
 xor x12,x11,x11 | xor x10,x9,x9   ;
 ori x12,x12,1   | add x13,x12,x10 ;
 sw x12,0(x13)   | sw x11,0(x13)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-data+data-rfi-addr Allowed
Histogram (3 states)
964   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
19    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
17    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9928e2a35827df8af53e17f4915dc1a9
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpDatadW Rfe DpDatadW
Relax LB+addr-rfi-data+data-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-data+data-rfi-addr Never 0 1000
Time LB+addr-rfi-data+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+data-rfi-addr
"DpAddrdW Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=a; 1:x11=1; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | ori x7,x7,1     ;
 sw x8,0(x10)    | sw x7,0(x8)     ;
 lw x11,0(x9)    | lw x9,0(x8)     ;
 bne x11,x0,LC00 | xor x10,x9,x9   ;
 LC00:           | add x13,x12,x10 ;
 sw x8,0(x12)    | sw x11,0(x13)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-ctrl+data-rfi-addr Allowed
Histogram (3 states)
965   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
22    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
13    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0d9984426db02b46fc5f2796a09ce103
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Rfe DpDatadW
Relax LB+addr-rfi-ctrl+data-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-ctrl+data-rfi-addr Never 0 1000
Time LB+addr-rfi-ctrl+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+data-rfi-addr
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=a; 1:x11=1; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | ori x7,x7,1     ;
 sw x8,0(x10)    | sw x7,0(x8)     ;
 lw x11,0(x9)    | lw x9,0(x8)     ;
 bne x11,x0,LC00 | xor x10,x9,x9   ;
 LC00:           | add x13,x12,x10 ;
 fence.i         | sw x11,0(x13)   ;
 sw x8,0(x12)    |                 ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-ctrlfencei+data-rfi-addr Allowed
Histogram (3 states)
942   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
57    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9e7a03fc02db7070f112d8fed0a875d6
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+addr-rfi-ctrlfencei+data-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-ctrlfencei+data-rfi-addr Never 0 1000
Time LB+addr-rfi-ctrlfencei+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+ctrl-rfi-addr
"DpAddrdW Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC00  ;
 add x10,x9,x7   | LC00:           ;
 sw x8,0(x10)    | sw x7,0(x8)     ;
 lw x11,0(x9)    | lw x9,0(x8)     ;
 xor x12,x11,x11 | xor x10,x9,x9   ;
 add x14,x13,x12 | add x12,x11,x10 ;
 sw x8,0(x14)    | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addr+ctrl-rfi-addr Allowed
Histogram (3 states)
951   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
33    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
16    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=93642091115a93366c4aff8f39579a9f
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Rfe DpCtrldW
Relax LB+addr-rfi-addr+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-addr+ctrl-rfi-addr Never 0 1000
Time LB+addr-rfi-addr+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+ctrl-rfi-addr
"DpAddrdW Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC00  ;
 add x10,x9,x7   | LC00:           ;
 sw x8,0(x10)    | sw x7,0(x8)     ;
 lw x11,0(x9)    | lw x9,0(x8)     ;
 xor x12,x11,x11 | xor x10,x9,x9   ;
 ori x12,x12,1   | add x12,x11,x10 ;
 sw x12,0(x13)   | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-data+ctrl-rfi-addr Allowed
Histogram (3 states)
946   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
36    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
18    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1d7956e16bbd82c08f62eff35219399b
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpDatadW Rfe DpCtrldW
Relax LB+addr-rfi-data+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-data+ctrl-rfi-addr Never 0 1000
Time LB+addr-rfi-data+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+ctrl-rfi-addr
"DpAddrdW Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC01  ;
 add x10,x9,x7   | LC01:           ;
 sw x8,0(x10)    | sw x7,0(x8)     ;
 lw x11,0(x9)    | lw x9,0(x8)     ;
 bne x11,x0,LC00 | xor x10,x9,x9   ;
 LC00:           | add x12,x11,x10 ;
 sw x8,0(x12)    | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-ctrl+ctrl-rfi-addr Allowed
Histogram (3 states)
924   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
35    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
41    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=db568dcd4a931e8df6704a6ce3ba42e0
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+addr-rfi-ctrl+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-ctrl+ctrl-rfi-addr Never 0 1000
Time LB+addr-rfi-ctrl+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+ctrl-rfi-addr
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC01  ;
 add x10,x9,x7   | LC01:           ;
 sw x8,0(x10)    | sw x7,0(x8)     ;
 lw x11,0(x9)    | lw x9,0(x8)     ;
 bne x11,x0,LC00 | xor x10,x9,x9   ;
 LC00:           | add x12,x11,x10 ;
 fence.i         | sw x7,0(x12)    ;
 sw x8,0(x12)    |                 ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-ctrlfencei+ctrl-rfi-addr Allowed
Histogram (2 states)
958   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
42    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=cb26cfdc13a6b350ddce788ee81650ee
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+addr-rfi-ctrlfencei+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-ctrlfencei+ctrl-rfi-addr Never 0 1000
Time LB+addr-rfi-ctrlfencei+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+ctrlfencei-rfi-addr
"DpAddrdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC00  ;
 add x10,x9,x7   | LC00:           ;
 sw x8,0(x10)    | fence.i         ;
 lw x11,0(x9)    | sw x7,0(x8)     ;
 xor x12,x11,x11 | lw x9,0(x8)     ;
 add x14,x13,x12 | xor x10,x9,x9   ;
 sw x8,0(x14)    | add x12,x11,x10 ;
                 | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addr+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
986   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
14    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=291754fa5e9729e6d0744524fd10cc57
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-addr+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-addr+ctrlfencei-rfi-addr Never 0 1000
Time LB+addr-rfi-addr+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+ctrlfencei-rfi-addr
"DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC00  ;
 add x10,x9,x7   | LC00:           ;
 sw x8,0(x10)    | fence.i         ;
 lw x11,0(x9)    | sw x7,0(x8)     ;
 xor x12,x11,x11 | lw x9,0(x8)     ;
 ori x12,x12,1   | xor x10,x9,x9   ;
 sw x12,0(x13)   | add x12,x11,x10 ;
                 | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-data+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
989   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
11    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f77dbb62a1535945e62313fe994b2a9f
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-data+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-data+ctrlfencei-rfi-addr Never 0 1000
Time LB+addr-rfi-data+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+ctrlfencei-rfi-addr
"DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC01  ;
 add x10,x9,x7   | LC01:           ;
 sw x8,0(x10)    | fence.i         ;
 lw x11,0(x9)    | sw x7,0(x8)     ;
 bne x11,x0,LC00 | lw x9,0(x8)     ;
 LC00:           | xor x10,x9,x9   ;
 sw x8,0(x12)    | add x12,x11,x10 ;
                 | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrl+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
997   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
3     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=01b5ec339b7f4cf7fc483256ef9cd186
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-ctrl+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-ctrl+ctrlfencei-rfi-addr Never 0 1000
Time LB+addr-rfi-ctrl+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-addr
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC01  ;
 add x10,x9,x7   | LC01:           ;
 sw x8,0(x10)    | fence.i         ;
 lw x11,0(x9)    | sw x7,0(x8)     ;
 bne x11,x0,LC00 | lw x9,0(x8)     ;
 LC00:           | xor x10,x9,x9   ;
 fence.i         | add x12,x11,x10 ;
 sw x8,0(x12)    | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
997   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f41e319d06f2e3496148853aa05062b0
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-addr Never 0 1000
Time LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-rfi-addr
"DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | sw x8,0(x10)    ;
               | lw x11,0(x9)    ;
               | xor x12,x11,x11 ;
               | add x14,x13,x12 ;
               | sw x8,0(x14)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-rfi-addr Allowed
Histogram (3 states)
905   :>0:x5=0; 1:x5=0; 1:x11=1;
37    :>0:x5=1; 1:x5=0; 1:x11=1;
58    :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=a999e9e17d8fd6ad15369f77b386a65e
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe DpAddrdW
Relax LB+addr+addr-rfi-addr No Rfi
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Rfi DpAddrdW Rfe
Observation LB+addr+addr-rfi-addr Never 0 1000
Time LB+addr+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-rfi-data
"DpAddrdW Rfe DpAddrdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | sw x8,0(x10)    ;
               | lw x11,0(x9)    ;
               | xor x12,x11,x11 ;
               | ori x12,x12,1   ;
               | sw x12,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-rfi-data Allowed
Histogram (3 states)
907   :>0:x5=0; 1:x5=0; 1:x11=1;
7     :>0:x5=1; 1:x5=0; 1:x11=1;
86    :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=45ac37c0af71ea472fb7a234e307bedf
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe DpAddrdW
Relax LB+addr+addr-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Rfi DpDatadW Rfe
Observation LB+addr+addr-rfi-data Never 0 1000
Time LB+addr+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-rfi-ctrl
"DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | sw x8,0(x10)    ;
               | lw x11,0(x9)    ;
               | bne x11,x0,LC00 ;
               | LC00:           ;
               | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-rfi-ctrl Allowed
Histogram (3 states)
918   :>0:x5=0; 1:x5=0; 1:x11=1;
28    :>0:x5=1; 1:x5=0; 1:x11=1;
54    :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=d4a960170ade96249dba7adba935c210
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe DpAddrdW
Relax LB+addr+addr-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+addr+addr-rfi-ctrl Never 0 1000
Time LB+addr+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-rfi-ctrlfencei
"DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | sw x8,0(x10)    ;
               | lw x11,0(x9)    ;
               | bne x11,x0,LC00 ;
               | LC00:           ;
               | fence.i         ;
               | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
595   :>0:x5=0; 1:x5=0; 1:x11=1;
405   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=c849ae1245c67effa791e2bb60d28c46
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfe DpAddrdW
Relax LB+addr+addr-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr+addr-rfi-ctrlfencei Never 0 1000
Time LB+addr+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-datas.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-datas
"DpAddrdW Rfi DpDatadW Rfe DpAddrdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x13=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 xor x12,x11,x11 | xor x12,x11,x11 ;
 ori x12,x12,1   | ori x12,x12,1   ;
 sw x12,0(x13)   | sw x12,0(x13)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-datas Allowed
Histogram (3 states)
963   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
22    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x11=1;
15    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=da043f0876ff00079e9bc1109057fc14
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpDatadW Rfe DpAddrdW
Relax LB+addr-rfi-datas No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpAddrdW Rfi DpDatadW Rfe
Observation LB+addr-rfi-datas Never 0 1000
Time LB+addr-rfi-datas 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+addr-rfi-ctrl
"DpAddrdW Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 xor x12,x11,x11 | bne x11,x0,LC00 ;
 ori x12,x12,1   | LC00:           ;
 sw x12,0(x13)   | sw x8,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-data+addr-rfi-ctrl Allowed
Histogram (3 states)
981   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
10    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x11=1;
9     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=19a996c2abb3b61d13f11b3d03e5c141
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrldW Rfe DpAddrdW
Relax LB+addr-rfi-data+addr-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-data+addr-rfi-ctrl Never 0 1000
Time LB+addr-rfi-data+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+addr-rfi-ctrlfencei
"DpAddrdW Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 xor x12,x11,x11 | bne x11,x0,LC00 ;
 ori x12,x12,1   | LC00:           ;
 sw x12,0(x13)   | fence.i         ;
                 | sw x8,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-data+addr-rfi-ctrlfencei Allowed
Histogram (3 states)
967   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
3     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x11=1;
30    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=783abd9d64378f52eb2c0b3dbf2ed62d
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-data+addr-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-data+addr-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-data+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+data-rfi-data
"DpAddrdW Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=a; 1:x11=x;}
 P0              | P1            ;
 lw x5,0(x6)     | lw x5,0(x6)   ;
 xor x7,x5,x5    | xor x7,x5,x5  ;
 add x10,x9,x7   | ori x7,x7,1   ;
 sw x8,0(x10)    | sw x7,0(x8)   ;
 lw x11,0(x9)    | lw x9,0(x8)   ;
 xor x12,x11,x11 | xor x10,x9,x9 ;
 add x14,x13,x12 | ori x10,x10,1 ;
 sw x8,0(x14)    | sw x10,0(x11) ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+addr-rfi-addr+data-rfi-data Allowed
Histogram (3 states)
980   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
13    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
7     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=fcf58381aa2972c23210b69ae112c1a9
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe DpAddrdW
Relax LB+addr-rfi-addr+data-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+addr-rfi-addr+data-rfi-data Never 0 1000
Time LB+addr-rfi-addr+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+data-rfi-data
"DpAddrdW Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=a; 1:x11=x;}
 P0              | P1            ;
 lw x5,0(x6)     | lw x5,0(x6)   ;
 xor x7,x5,x5    | xor x7,x5,x5  ;
 add x10,x9,x7   | ori x7,x7,1   ;
 sw x8,0(x10)    | sw x7,0(x8)   ;
 lw x11,0(x9)    | lw x9,0(x8)   ;
 xor x12,x11,x11 | xor x10,x9,x9 ;
 ori x12,x12,1   | ori x10,x10,1 ;
 sw x12,0(x13)   | sw x10,0(x11) ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+addr-rfi-data+data-rfi-data Allowed
Histogram (3 states)
966   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
15    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
19    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8ceaaa75d3f9308d2c71546ddcb8ee97
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpDatadW Rfe DpDatadW
Relax LB+addr-rfi-data+data-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+addr-rfi-data+data-rfi-data Never 0 1000
Time LB+addr-rfi-data+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+data-rfi-data
"DpAddrdW Rfi DpCtrldW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=a; 1:x11=x;}
 P0              | P1            ;
 lw x5,0(x6)     | lw x5,0(x6)   ;
 xor x7,x5,x5    | xor x7,x5,x5  ;
 add x10,x9,x7   | ori x7,x7,1   ;
 sw x8,0(x10)    | sw x7,0(x8)   ;
 lw x11,0(x9)    | lw x9,0(x8)   ;
 bne x11,x0,LC00 | xor x10,x9,x9 ;
 LC00:           | ori x10,x10,1 ;
 sw x8,0(x12)    | sw x10,0(x11) ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+addr-rfi-ctrl+data-rfi-data Allowed
Histogram (3 states)
988   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
7     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
5     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a8a6c8e046e567440a568ed7607c8605
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrldW Rfe DpDatadW
Relax LB+addr-rfi-ctrl+data-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+addr-rfi-ctrl+data-rfi-data Never 0 1000
Time LB+addr-rfi-ctrl+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+data-rfi-data
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=a; 1:x11=x;}
 P0              | P1            ;
 lw x5,0(x6)     | lw x5,0(x6)   ;
 xor x7,x5,x5    | xor x7,x5,x5  ;
 add x10,x9,x7   | ori x7,x7,1   ;
 sw x8,0(x10)    | sw x7,0(x8)   ;
 lw x11,0(x9)    | lw x9,0(x8)   ;
 bne x11,x0,LC00 | xor x10,x9,x9 ;
 LC00:           | ori x10,x10,1 ;
 fence.i         | sw x10,0(x11) ;
 sw x8,0(x12)    |               ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+addr-rfi-ctrlfencei+data-rfi-data Allowed
Histogram (2 states)
965   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
35    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f1cd2116754b5103e22e6b95f3db89a0
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+addr-rfi-ctrlfencei+data-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+addr-rfi-ctrlfencei+data-rfi-data Never 0 1000
Time LB+addr-rfi-ctrlfencei+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+ctrl-rfi-data
"DpAddrdW Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | xor x10,x9,x9  ;
 add x14,x13,x12 | ori x10,x10,1  ;
 sw x8,0(x14)    | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-addr+ctrl-rfi-data Allowed
Histogram (3 states)
933   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
41    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
26    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=bf2f580e01597adc4d10985660963857
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe DpAddrdW
Relax LB+addr-rfi-addr+ctrl-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+addr-rfi-addr+ctrl-rfi-data Never 0 1000
Time LB+addr-rfi-addr+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+ctrl-rfi-data
"DpAddrdW Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | xor x10,x9,x9  ;
 ori x12,x12,1   | ori x10,x10,1  ;
 sw x12,0(x13)   | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-data+ctrl-rfi-data Allowed
Histogram (3 states)
947   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
33    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
20    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3ce9a02d761c393da2291a1f778a2e2d
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpDatadW Rfe DpCtrldW
Relax LB+addr-rfi-data+ctrl-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+addr-rfi-data+ctrl-rfi-data Never 0 1000
Time LB+addr-rfi-data+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+ctrl-rfi-data
"DpAddrdW Rfi DpCtrldW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | xor x10,x9,x9  ;
 LC00:           | ori x10,x10,1  ;
 sw x8,0(x12)    | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-ctrl+ctrl-rfi-data Allowed
Histogram (3 states)
927   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
31    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
42    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=96a80abbbbe496512c11fb83eb641702
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+addr-rfi-ctrl+ctrl-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+addr-rfi-ctrl+ctrl-rfi-data Never 0 1000
Time LB+addr-rfi-ctrl+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+ctrl-rfi-data
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | xor x10,x9,x9  ;
 LC00:           | ori x10,x10,1  ;
 fence.i         | sw x10,0(x11)  ;
 sw x8,0(x12)    |                ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-ctrlfencei+ctrl-rfi-data Allowed
Histogram (2 states)
930   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
70    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=95e8d7b6b39ae2ca02cfbb580ab9858b
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+addr-rfi-ctrlfencei+ctrl-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+addr-rfi-ctrlfencei+ctrl-rfi-data Never 0 1000
Time LB+addr-rfi-ctrlfencei+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+ctrlfencei-rfi-data
"DpAddrdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 xor x12,x11,x11 | lw x9,0(x8)    ;
 add x14,x13,x12 | xor x10,x9,x9  ;
 sw x8,0(x14)    | ori x10,x10,1  ;
                 | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addr+ctrlfencei-rfi-data Allowed
Histogram (2 states)
989   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
11    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8225cafc28de51d6194e22ce6023f4c2
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe DpAddrdW
Relax LB+addr-rfi-addr+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+addr-rfi-addr+ctrlfencei-rfi-data Never 0 1000
Time LB+addr-rfi-addr+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+ctrlfencei-rfi-data
"DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 xor x12,x11,x11 | lw x9,0(x8)    ;
 ori x12,x12,1   | xor x10,x9,x9  ;
 sw x12,0(x13)   | ori x10,x10,1  ;
                 | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-data+ctrlfencei-rfi-data Allowed
Histogram (3 states)
981   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
2     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
17    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e0044c7be9280f85b514c34c9395d613
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-data+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+addr-rfi-data+ctrlfencei-rfi-data Never 0 1000
Time LB+addr-rfi-data+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+ctrlfencei-rfi-data
"DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 bne x11,x0,LC00 | lw x9,0(x8)    ;
 LC00:           | xor x10,x9,x9  ;
 sw x8,0(x12)    | ori x10,x10,1  ;
                 | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrl+ctrlfencei-rfi-data Allowed
Histogram (2 states)
938   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
62    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4050a61a8a313d28bea0fcbc1e9a6e4f
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-ctrl+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+addr-rfi-ctrl+ctrlfencei-rfi-data Never 0 1000
Time LB+addr-rfi-ctrl+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-data
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 bne x11,x0,LC00 | lw x9,0(x8)    ;
 LC00:           | xor x10,x9,x9  ;
 fence.i         | ori x10,x10,1  ;
 sw x8,0(x12)    | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-data Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6dd9605ce2e4e22bbae17ede9c18213d
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-data Never 0 1000
Time LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-rfi-addr
"DpDatadW Rfe DpAddrdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | sw x8,0(x10)    ;
              | lw x11,0(x9)    ;
              | xor x12,x11,x11 ;
              | add x14,x13,x12 ;
              | sw x8,0(x14)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-rfi-addr Allowed
Histogram (3 states)
835   :>0:x5=0; 1:x5=0; 1:x11=1;
19    :>0:x5=1; 1:x5=0; 1:x11=1;
146   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=a865e0e2495488e8dbe0aef74cf3383a
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe DpAddrdW
Relax LB+data+addr-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdW Rfi DpAddrdW Rfe
Observation LB+data+addr-rfi-addr Never 0 1000
Time LB+data+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-rfi-data
"DpDatadW Rfe DpAddrdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | sw x8,0(x10)    ;
              | lw x11,0(x9)    ;
              | xor x12,x11,x11 ;
              | ori x12,x12,1   ;
              | sw x12,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-rfi-data Allowed
Histogram (3 states)
852   :>0:x5=0; 1:x5=0; 1:x11=1;
12    :>0:x5=1; 1:x5=0; 1:x11=1;
136   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=d5c07c2280ba028d8659ac13f0dac42e
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe DpAddrdW
Relax LB+data+addr-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdW Rfi DpDatadW Rfe
Observation LB+data+addr-rfi-data Never 0 1000
Time LB+data+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-rfi-ctrl
"DpDatadW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | sw x8,0(x10)    ;
              | lw x11,0(x9)    ;
              | bne x11,x0,LC00 ;
              | LC00:           ;
              | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-rfi-ctrl Allowed
Histogram (3 states)
708   :>0:x5=0; 1:x5=0; 1:x11=1;
11    :>0:x5=1; 1:x5=0; 1:x11=1;
281   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=3d90aec02e7fb98ff1e785af1e6ddf84
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe DpAddrdW
Relax LB+data+addr-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+data+addr-rfi-ctrl Never 0 1000
Time LB+data+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-rfi-ctrlfencei
"DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | sw x8,0(x10)    ;
              | lw x11,0(x9)    ;
              | bne x11,x0,LC00 ;
              | LC00:           ;
              | fence.i         ;
              | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
612   :>0:x5=0; 1:x5=0; 1:x11=1;
388   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=9d060e739c19baaa2c05941d3dac5f60
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfe DpAddrdW
Relax LB+data+addr-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+data+addr-rfi-ctrlfencei Never 0 1000
Time LB+data+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrls.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrls
"DpAddrdW Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 bne x11,x0,LC00 | bne x11,x0,LC01 ;
 LC00:           | LC01:           ;
 sw x8,0(x12)    | sw x8,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrls Allowed
Histogram (3 states)
945   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
9     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x11=1;
46    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=0f8ccb70ac088ea8dee76c1e6c589a1f
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Rfe DpAddrdW
Relax LB+addr-rfi-ctrls No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-ctrls Never 0 1000
Time LB+addr-rfi-ctrls 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+addr-rfi-ctrlfencei
"DpAddrdW Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 bne x11,x0,LC00 | bne x11,x0,LC01 ;
 LC00:           | LC01:           ;
 sw x8,0(x12)    | fence.i         ;
                 | sw x8,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrl+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
734   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
266   :>0:x5=0; 0:x11=1; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=e5f2fb710bdb462fabe41d19679fe1bc
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-ctrl+addr-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-ctrl+addr-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-ctrl+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+data-rfi-ctrl
"DpAddrdW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 add x10,x9,x7   | ori x7,x7,1    ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | bne x9,x0,LC00 ;
 add x14,x13,x12 | LC00:          ;
 sw x8,0(x14)    | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-addr+data-rfi-ctrl Allowed
Histogram (3 states)
985   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
6     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
9     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=18eb104dc3c807e7e8db6949731a62bc
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe DpAddrdW
Relax LB+addr-rfi-addr+data-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-addr+data-rfi-ctrl Never 0 1000
Time LB+addr-rfi-addr+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+data-rfi-ctrl
"DpAddrdW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 add x10,x9,x7   | ori x7,x7,1    ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | bne x9,x0,LC00 ;
 ori x12,x12,1   | LC00:          ;
 sw x12,0(x13)   | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-data+data-rfi-ctrl Allowed
Histogram (3 states)
962   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
21    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
17    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=b0116bf0fd41635b95220a39a387ae3f
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe DpAddrdW
Relax LB+addr-rfi-data+data-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-data+data-rfi-ctrl Never 0 1000
Time LB+addr-rfi-data+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+data-rfi-ctrl
"DpAddrdW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 add x10,x9,x7   | ori x7,x7,1    ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | bne x9,x0,LC01 ;
 LC00:           | LC01:          ;
 sw x8,0(x12)    | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrl+data-rfi-ctrl Allowed
Histogram (3 states)
977   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
5     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
18    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6334894171192c81ea84fa5feaf8ed34
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Rfe DpDatadW
Relax LB+addr-rfi-ctrl+data-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-ctrl+data-rfi-ctrl Never 0 1000
Time LB+addr-rfi-ctrl+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+data-rfi-ctrl
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 add x10,x9,x7   | ori x7,x7,1    ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | bne x9,x0,LC01 ;
 LC00:           | LC01:          ;
 fence.i         | sw x10,0(x11)  ;
 sw x8,0(x12)    |                ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrlfencei+data-rfi-ctrl Allowed
Histogram (2 states)
901   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
99    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1fb3065a29eeb58089ba1bb29b8d12d7
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+addr-rfi-ctrlfencei+data-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-ctrlfencei+data-rfi-ctrl Never 0 1000
Time LB+addr-rfi-ctrlfencei+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+ctrl-rfi-ctrl
"DpAddrdW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | bne x9,x0,LC01 ;
 add x14,x13,x12 | LC01:          ;
 sw x8,0(x14)    | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+addr-rfi-addr+ctrl-rfi-ctrl Allowed
Histogram (3 states)
948   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
44    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
8     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=09d29158411cddc025c078a0130dd638
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe DpAddrdW
Relax LB+addr-rfi-addr+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-addr+ctrl-rfi-ctrl Never 0 1000
Time LB+addr-rfi-addr+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+ctrl-rfi-ctrl
"DpAddrdW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | bne x9,x0,LC01 ;
 ori x12,x12,1   | LC01:          ;
 sw x12,0(x13)   | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+addr-rfi-data+ctrl-rfi-ctrl Allowed
Histogram (3 states)
949   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
37    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
14    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=866406397d7fab54f4d3757074becc0c
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe DpAddrdW
Relax LB+addr-rfi-data+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-data+ctrl-rfi-ctrl Never 0 1000
Time LB+addr-rfi-data+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+ctrl-rfi-ctrl
"DpAddrdW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | bne x9,x0,LC02 ;
 LC00:           | LC02:          ;
 sw x8,0(x12)    | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+addr-rfi-ctrl+ctrl-rfi-ctrl Allowed
Histogram (3 states)
947   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
33    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
20    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=bdb66efc3532954f3ff34b4308e28cb6
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+addr-rfi-ctrl+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-ctrl+ctrl-rfi-ctrl Never 0 1000
Time LB+addr-rfi-ctrl+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrl
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | bne x9,x0,LC02 ;
 LC00:           | LC02:          ;
 fence.i         | sw x7,0(x10)   ;
 sw x8,0(x12)    |                ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrl Allowed
Histogram (2 states)
944   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
56    :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3f4dcbfdf6b8f884cceaab1db66f750c
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrl Never 0 1000
Time LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+ctrlfencei-rfi-ctrl
"DpAddrdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 xor x12,x11,x11 | lw x9,0(x8)    ;
 add x14,x13,x12 | bne x9,x0,LC01 ;
 sw x8,0(x14)    | LC01:          ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addr+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
975   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
25    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=41e61aade54e6eb7deee4acc60097bb6
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe DpAddrdW
Relax LB+addr-rfi-addr+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-addr+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+addr-rfi-addr+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+ctrlfencei-rfi-ctrl
"DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 xor x12,x11,x11 | lw x9,0(x8)    ;
 ori x12,x12,1   | bne x9,x0,LC01 ;
 sw x12,0(x13)   | LC01:          ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-data+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
975   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
25    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=889ed0a82781deab489c7481767ebf51
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe DpAddrdW
Relax LB+addr-rfi-data+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-data+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+addr-rfi-data+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrl
"DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 bne x11,x0,LC00 | lw x9,0(x8)    ;
 LC00:           | bne x9,x0,LC02 ;
 sw x8,0(x12)    | LC02:          ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
870   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
130   :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9eb23948aaa3d9f4a79d1739c892e707
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrl
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 bne x11,x0,LC00 | lw x9,0(x8)    ;
 LC00:           | bne x9,x0,LC02 ;
 fence.i         | LC02:          ;
 sw x8,0(x12)    | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
999   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=163c465d70c9f2b8eecf23341148903b
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-rfi-addr
"DpCtrldW Rfe DpAddrdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | sw x8,0(x10)    ;
                | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | add x14,x13,x12 ;
                | sw x8,0(x14)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-rfi-addr Allowed
Histogram (3 states)
700   :>0:x5=0; 1:x5=0; 1:x11=1;
24    :>0:x5=1; 1:x5=0; 1:x11=1;
276   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=b7cbbc65884a3b606c769bb4b73ded48
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe DpAddrdW
Relax LB+ctrl+addr-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdW Rfi DpAddrdW Rfe
Observation LB+ctrl+addr-rfi-addr Never 0 1000
Time LB+ctrl+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-rfi-data
"DpCtrldW Rfe DpAddrdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | sw x8,0(x10)    ;
                | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | ori x12,x12,1   ;
                | sw x12,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-rfi-data Allowed
Histogram (3 states)
701   :>0:x5=0; 1:x5=0; 1:x11=1;
16    :>0:x5=1; 1:x5=0; 1:x11=1;
283   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=b39d1898ec6e688c87f5eb8aa7ebb07a
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe DpAddrdW
Relax LB+ctrl+addr-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdW Rfi DpDatadW Rfe
Observation LB+ctrl+addr-rfi-data Never 0 1000
Time LB+ctrl+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-rfi-ctrl
"DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | sw x8,0(x10)    ;
                | lw x11,0(x9)    ;
                | bne x11,x0,LC01 ;
                | LC01:           ;
                | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-rfi-ctrl Allowed
Histogram (3 states)
703   :>0:x5=0; 1:x5=0; 1:x11=1;
19    :>0:x5=1; 1:x5=0; 1:x11=1;
278   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=c674a62e1071c9c540795fef7166f619
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe DpAddrdW
Relax LB+ctrl+addr-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+ctrl+addr-rfi-ctrl Never 0 1000
Time LB+ctrl+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-rfi-ctrlfencei
"DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | sw x8,0(x10)    ;
                | lw x11,0(x9)    ;
                | bne x11,x0,LC01 ;
                | LC01:           ;
                | fence.i         ;
                | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
593   :>0:x5=0; 1:x5=0; 1:x11=1;
407   :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=97ff56b1a1d87807d3cd604f5a94b498
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfe DpAddrdW
Relax LB+ctrl+addr-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl+addr-rfi-ctrlfencei Never 0 1000
Time LB+ctrl+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfenceis
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=1; 1:x9=a; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 add x10,x9,x7   | add x10,x9,x7   ;
 sw x8,0(x10)    | sw x8,0(x10)    ;
 lw x11,0(x9)    | lw x11,0(x9)    ;
 bne x11,x0,LC00 | bne x11,x0,LC01 ;
 LC00:           | LC01:           ;
 fence.i         | fence.i         ;
 sw x8,0(x12)    | sw x8,0(x12)    ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
Test LB+addr-rfi-ctrlfenceis Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x11=1; 1:x5=0; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=32c1acc70a027cae1a89a7b6ef4d4e5c
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-ctrlfenceis No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-ctrlfenceis Never 0 1000
Time LB+addr-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+data-rfi-ctrlfencei
"DpAddrdW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 add x10,x9,x7   | ori x7,x7,1    ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | bne x9,x0,LC00 ;
 add x14,x13,x12 | LC00:          ;
 sw x8,0(x14)    | fence.i        ;
                 | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addr+data-rfi-ctrlfencei Allowed
Histogram (2 states)
957   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
43    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e49e5992f5be230583c9e28746a232cb
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-addr+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-addr+data-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-addr+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+data-rfi-ctrlfencei
"DpAddrdW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 add x10,x9,x7   | ori x7,x7,1    ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | bne x9,x0,LC00 ;
 ori x12,x12,1   | LC00:          ;
 sw x12,0(x13)   | fence.i        ;
                 | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-data+data-rfi-ctrlfencei Allowed
Histogram (2 states)
960   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
40    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1803640b37a8f7564727d5d2333ada0e
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-data+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-data+data-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-data+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+data-rfi-ctrlfencei
"DpAddrdW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 add x10,x9,x7   | ori x7,x7,1    ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | bne x9,x0,LC01 ;
 LC00:           | LC01:          ;
 sw x8,0(x12)    | fence.i        ;
                 | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrl+data-rfi-ctrlfencei Allowed
Histogram (3 states)
740   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
259   :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=bd63161870e5124776c4d8aee7ae581a
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-ctrl+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-ctrl+data-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-ctrl+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+data-rfi-ctrlfencei
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 add x10,x9,x7   | ori x7,x7,1    ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | bne x9,x0,LC01 ;
 LC00:           | LC01:          ;
 fence.i         | fence.i        ;
 sw x8,0(x12)    | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
Test LB+addr-rfi-ctrlfencei+data-rfi-ctrlfencei Allowed
Histogram (2 states)
997   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
3     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0a25670da48985556d5eb49ad0f1df61
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+addr-rfi-ctrlfencei+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-ctrlfencei+data-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-ctrlfencei+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+ctrl-rfi-ctrlfencei
"DpAddrdW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | bne x9,x0,LC01 ;
 add x14,x13,x12 | LC01:          ;
 sw x8,0(x14)    | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addr+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
963   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
37    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7729228b6a59a57c83348ee5ebcb2468
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-addr+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-addr+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-addr+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+ctrl-rfi-ctrlfencei
"DpAddrdW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 xor x12,x11,x11 | bne x9,x0,LC01 ;
 ori x12,x12,1   | LC01:          ;
 sw x12,0(x13)   | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-data+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
953   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
47    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=81a8d2682c30317e3141ad7bb2e3d675
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-data+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-data+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-data+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+ctrl-rfi-ctrlfencei
"DpAddrdW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | bne x9,x0,LC02 ;
 LC00:           | LC02:          ;
 sw x8,0(x12)    | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrl+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
976   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
24    :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=957dc39cfafa5f87cbbd41aa67b9a03a
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-ctrl+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-ctrl+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-ctrl+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrlfencei
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | sw x7,0(x8)    ;
 lw x11,0(x9)    | lw x9,0(x8)    ;
 bne x11,x0,LC00 | bne x9,x0,LC02 ;
 LC00:           | LC02:          ;
 fence.i         | fence.i        ;
 sw x8,0(x12)    | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
Test LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
995   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
3     :>0:x5=1; 0:x11=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=531fbb34266dabd5e10ac15a7d0b22b0
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-ctrlfencei+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-addr+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-addr+ctrlfencei-rfi-ctrlfencei
"DpAddrdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 xor x12,x11,x11 | lw x9,0(x8)    ;
 add x14,x13,x12 | bne x9,x0,LC01 ;
 sw x8,0(x14)    | LC01:          ;
                 | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+addr-rfi-addr+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
772   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
228   :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=315f2f45bb4d807e07b0140b09a54070
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-addr+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-addr+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-addr+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-data+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-data+ctrlfencei-rfi-ctrlfencei
"DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x13=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 add x10,x9,x7   | LC00:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 xor x12,x11,x11 | lw x9,0(x8)    ;
 ori x12,x12,1   | bne x9,x0,LC01 ;
 sw x12,0(x13)   | LC01:          ;
                 | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+addr-rfi-data+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
753   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
247   :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6a3812a72caacd467f0c70b16131f965
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-data+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-data+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-data+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrlfencei
"DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 bne x11,x0,LC00 | lw x9,0(x8)    ;
 LC00:           | bne x9,x0,LC02 ;
 sw x8,0(x12)    | LC02:          ;
                 | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
868   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
132   :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=71519217c0c54aa7e1cbd2835b90a2e8
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-ctrl+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei
"DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC01 ;
 add x10,x9,x7   | LC01:          ;
 sw x8,0(x10)    | fence.i        ;
 lw x11,0(x9)    | sw x7,0(x8)    ;
 bne x11,x0,LC00 | lw x9,0(x8)    ;
 LC00:           | bne x9,x0,LC02 ;
 fence.i         | LC02:          ;
 sw x8,0(x12)    | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
Test LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
998   :>0:x5=0; 0:x11=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 0:x11=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x11=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4bcea59e61a827225baf940e9050f7c3
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+addr-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+addr-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+addr-rfi-addr
"DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 fence.i        | sw x8,0(x10)    ;
 sw x7,0(x8)    | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | add x14,x13,x12 ;
                | sw x8,0(x14)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a4,t4
	sw s0,0(t3)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+addr-rfi-addr Allowed
Histogram (3 states)
966   :>0:x5=0; 1:x5=0; 1:x11=1;
29    :>0:x5=1; 1:x5=0; 1:x11=1;
5     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=905aedc044901b08adc341018636c86d
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+ctrlfencei+addr-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpAddrdW Rfi DpAddrdW Rfe
Observation LB+ctrlfencei+addr-rfi-addr Never 0 1000
Time LB+ctrlfencei+addr-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+addr-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+addr-rfi-data
"DpCtrlFenceIdW Rfe DpAddrdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x13=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 fence.i        | sw x8,0(x10)    ;
 sw x7,0(x8)    | lw x11,0(x9)    ;
                | xor x12,x11,x11 ;
                | ori x12,x12,1   ;
                | sw x12,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a4,t3
	sw s0,0(t1)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+addr-rfi-data Allowed
Histogram (2 states)
974   :>0:x5=0; 1:x5=0; 1:x11=1;
26    :>0:x5=1; 1:x5=0; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=19b12e7bb7d7a31b74e6232f91bcc1e7
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+ctrlfencei+addr-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpAddrdW Rfi DpDatadW Rfe
Observation LB+ctrlfencei+addr-rfi-data Never 0 1000
Time LB+ctrlfencei+addr-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+addr-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+addr-rfi-ctrl
"DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 fence.i        | sw x8,0(x10)    ;
 sw x7,0(x8)    | lw x11,0(x9)    ;
                | bne x11,x0,LC01 ;
                | LC01:           ;
                | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+addr-rfi-ctrl Allowed
Histogram (3 states)
971   :>0:x5=0; 1:x5=0; 1:x11=1;
28    :>0:x5=1; 1:x5=0; 1:x11=1;
1     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=8d045460b794579ac62212b12ba88978
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+ctrlfencei+addr-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrldW Rfe
Observation LB+ctrlfencei+addr-rfi-ctrl Never 0 1000
Time LB+ctrlfencei+addr-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+addr-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+addr-rfi-ctrlfencei
"DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 fence.i        | sw x8,0(x10)    ;
 sw x7,0(x8)    | lw x11,0(x9)    ;
                | bne x11,x0,LC01 ;
                | LC01:           ;
                | fence.i         ;
                | sw x8,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	sw s0,0(a7)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+addr-rfi-ctrlfencei Allowed
Histogram (2 states)
997   :>0:x5=0; 1:x5=0; 1:x11=1;
3     :>0:x5=0; 1:x5=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x11=1) is NOT validated
Hash=16e0d4b239e04fb70f34e82b95dd2a69
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfe DpAddrdW
Relax LB+ctrlfencei+addr-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpAddrdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrlfencei+addr-rfi-ctrlfencei Never 0 1000
Time LB+ctrlfencei+addr-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+data-rfi-addr
"Fence.r.rwdRW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence r,rw  | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+data-rfi-addr Allowed
Histogram (3 states)
966   :>0:x5=0; 1:x5=0; 1:x9=1;
33    :>0:x5=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8e04f97d8d0875496a987b8767dc9626
Cycle=Rfi DpAddrdW Rfe Fence.r.rwdRW Rfe DpDatadW
Relax LB+fence.r.rw+data-rfi-addr No Rfi
Safe=Rfe Fence.r.rwdRW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+fence.r.rw+data-rfi-addr Never 0 1000
Time LB+fence.r.rw+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+data-rfi-data
"Fence.r.rwdRW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1            ;
 lw x5,0(x6) | lw x5,0(x6)   ;
 fence r,rw  | xor x7,x5,x5  ;
 sw x7,0(x8) | ori x7,x7,1   ;
             | sw x7,0(x8)   ;
             | lw x9,0(x8)   ;
             | xor x10,x9,x9 ;
             | ori x10,x10,1 ;
             | sw x10,0(x11) ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+data-rfi-data Allowed
Histogram (3 states)
994   :>0:x5=0; 1:x5=0; 1:x9=1;
5     :>0:x5=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=2f7e4e002681ee76e83315c30d78d0a1
Cycle=Rfi DpDatadW Rfe Fence.r.rwdRW Rfe DpDatadW
Relax LB+fence.r.rw+data-rfi-data No Rfi
Safe=Rfe Fence.r.rwdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+fence.r.rw+data-rfi-data Never 0 1000
Time LB+fence.r.rw+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+data-rfi-ctrl
"Fence.r.rwdRW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+data-rfi-ctrl Allowed
Histogram (3 states)
992   :>0:x5=0; 1:x5=0; 1:x9=1;
5     :>0:x5=1; 1:x5=0; 1:x9=1;
3     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=2d015d0794f21c7d6d45878a74647eff
Cycle=Rfi DpCtrldW Rfe Fence.r.rwdRW Rfe DpDatadW
Relax LB+fence.r.rw+data-rfi-ctrl No Rfi
Safe=Rfe Fence.r.rwdRW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+fence.r.rw+data-rfi-ctrl Never 0 1000
Time LB+fence.r.rw+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+data-rfi-ctrlfencei
"Fence.r.rwdRW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+data-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>0:x5=0; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c9b4a983654fffbabc8bf67f8dfaecee
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRW Rfe DpDatadW
Relax LB+fence.r.rw+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.r.rwdRW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.r.rw+data-rfi-ctrlfencei Never 0 1000
Time LB+fence.r.rw+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+data-rfi
"Fence.w.wdWW Rfe DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 fence w,w   | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;
             | lw x9,0(x8)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	ori a1,a1,1
	sw a1,0(a4)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+data-rfi Allowed
Histogram (2 states)
548   :>1:x5=0; 1:x9=1; x=1;
452   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=bd8bd4d1fb9c933be4105e454e9eaa24
Cycle=Rfi Fre Fence.w.wdWW Rfe DpDatadW
Relax MP+fence.w.w+data-rfi No Rfi
Safe=Rfe Fre Fence.w.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Rfi Fre
Observation MP+fence.w.w+data-rfi Never 0 1000
Time MP+fence.w.w+data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+data-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+data-rfi-addrs
"Fence.w.wdWW Rfe DpDatadW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | add x12,x8,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t3,a2,a2
	ori t3,t3,1
	sw t3,0(a4)
	lw a1,0(a4)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+data-rfi-addrs Allowed
Histogram (2 states)
654   :>1:x5=0; 1:x9=1; 1:x11=1; x=1;
346   :>1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=0a6f39e36cf64dcbe6558d02b147107c
Cycle=Rfi DpAddrsR Fre Fence.w.wdWW Rfe DpDatadW
Relax MP+fence.w.w+data-rfi-addrs No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrsR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpAddrsR Fre
Observation MP+fence.w.w+data-rfi-addrs Never 0 1000
Time MP+fence.w.w+data-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+data-rfi-addr
"Fence.w.wdWW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x5,0(x7) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+data-rfi-addr Allowed
Histogram (2 states)
494   :>1:x5=0; 1:x9=1; 1:x11=0;
506   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=3d20eb6e1745c10a24a933abe5832f42
Cycle=Rfi DpAddrdR Fre Fence.w.wdWW Rfe DpDatadW
Relax MP+fence.w.w+data-rfi-addr No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+fence.w.w+data-rfi-addr Never 0 1000
Time MP+fence.w.w+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+data-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+data-rfi-ctrlfenceis
"Fence.w.wdWW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+data-rfi-ctrlfenceis Allowed
Histogram (3 states)
543   :>1:x5=0; 1:x9=1; 1:x10=1; x=1;
8     :>1:x5=0; 1:x9=1; 1:x10=1; x=2;
449   :>1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=4b586d7ac0d80ce84c896dd34c39a4c5
Cycle=Rfi DpCtrlFenceIsR Fre Fence.w.wdWW Rfe DpDatadW
Relax MP+fence.w.w+data-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.w.wdWW DpDatadW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.w.w+data-rfi-ctrlfenceis Never 0 1000
Time MP+fence.w.w+data-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+data-rfi-ctrlfencei
"Fence.w.wdWW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | xor x7,x5,x5   ;
 sw x5,0(x7) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+data-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=8092e49fae5904246bf968e8290e8aac
Cycle=Rfi DpCtrlFenceIdR Fre Fence.w.wdWW Rfe DpDatadW
Relax MP+fence.w.w+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.w.wdWW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.w.w+data-rfi-ctrlfencei Never 0 1000
Time MP+fence.w.w+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+data-rfi-addr
"Fence.w.wdWW Rfe DpDatadW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | sw x11,0(x13)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+data-rfi-addr Allowed
Histogram (2 states)
752   :>1:x5=0; 1:x9=1; x=1;
248   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=61b6b3591d4db8d1ec55696842044772
Cycle=Rfi DpAddrdW Wse Fence.w.wdWW Rfe DpDatadW
Relax S+fence.w.w+data-rfi-addr No Rfi
Safe=Rfe Wse Fence.w.wdWW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpAddrdW Wse
Observation S+fence.w.w+data-rfi-addr Never 0 1000
Time S+fence.w.w+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+data-rfi-data
"Fence.w.wdWW Rfe DpDatadW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence w,w   | xor x7,x5,x5  ;
 sw x7,0(x8) | ori x7,x7,1   ;
             | sw x7,0(x8)   ;
             | lw x9,0(x8)   ;
             | xor x10,x9,x9 ;
             | ori x10,x10,1 ;
             | sw x10,0(x11) ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+data-rfi-data Allowed
Histogram (2 states)
792   :>1:x5=0; 1:x9=1; x=1;
208   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=32fc31ba3e6b41afec06f6d3341ff8cb
Cycle=Rfi DpDatadW Wse Fence.w.wdWW Rfe DpDatadW
Relax S+fence.w.w+data-rfi-data No Rfi
Safe=Rfe Wse Fence.w.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpDatadW Wse
Observation S+fence.w.w+data-rfi-data Never 0 1000
Time S+fence.w.w+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+data-rfi-ctrl
"Fence.w.wdWW Rfe DpDatadW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+data-rfi-ctrl Allowed
Histogram (2 states)
675   :>1:x5=0; 1:x9=1; x=1;
325   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=615473d193a755ae3ca3b83a863c972d
Cycle=Rfi DpCtrldW Wse Fence.w.wdWW Rfe DpDatadW
Relax S+fence.w.w+data-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.w.wdWW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpCtrldW Wse
Observation S+fence.w.w+data-rfi-ctrl Never 0 1000
Time S+fence.w.w+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+data-rfi-ctrlfencei
"Fence.w.wdWW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+data-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=dea89c4c80a29fae06cfa9738a7f485d
Cycle=Rfi DpCtrlFenceIdW Wse Fence.w.wdWW Rfe DpDatadW
Relax S+fence.w.w+data-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.w.wdWW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Observation S+fence.w.w+data-rfi-ctrlfencei Never 0 1000
Time S+fence.w.w+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+data-rfi
"Fence.rw.wdWW Rfe DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 fence rw,w  | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;
             | lw x9,0(x8)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	ori a1,a1,1
	sw a1,0(a4)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+data-rfi Allowed
Histogram (2 states)
572   :>1:x5=0; 1:x9=1; x=1;
428   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=649fa034950f6f76ddcba82c5574e4a0
Cycle=Rfi Fre Fence.rw.wdWW Rfe DpDatadW
Relax MP+fence.rw.w+data-rfi No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpDatadW Rfi Fre
Observation MP+fence.rw.w+data-rfi Never 0 1000
Time MP+fence.rw.w+data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+data-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+data-rfi-addrs
"Fence.rw.wdWW Rfe DpDatadW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | add x12,x8,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t3,a2,a2
	ori t3,t3,1
	sw t3,0(a4)
	lw a1,0(a4)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+data-rfi-addrs Allowed
Histogram (2 states)
711   :>1:x5=0; 1:x9=1; 1:x11=1; x=1;
289   :>1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=e61630f97d19a53f9ae8266090245522
Cycle=Rfi DpAddrsR Fre Fence.rw.wdWW Rfe DpDatadW
Relax MP+fence.rw.w+data-rfi-addrs No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrsR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpDatadW Rfi DpAddrsR Fre
Observation MP+fence.rw.w+data-rfi-addrs Never 0 1000
Time MP+fence.rw.w+data-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+data-rfi-addr
"Fence.rw.wdWW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x5,0(x7) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+data-rfi-addr Allowed
Histogram (2 states)
495   :>1:x5=0; 1:x9=1; 1:x11=0;
505   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=754c368ff851a1828f50638150992171
Cycle=Rfi DpAddrdR Fre Fence.rw.wdWW Rfe DpDatadW
Relax MP+fence.rw.w+data-rfi-addr No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+fence.rw.w+data-rfi-addr Never 0 1000
Time MP+fence.rw.w+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+data-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+data-rfi-ctrlfenceis
"Fence.rw.wdWW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+data-rfi-ctrlfenceis Allowed
Histogram (3 states)
579   :>1:x5=0; 1:x9=1; 1:x10=1; x=1;
1     :>1:x5=0; 1:x9=1; 1:x10=1; x=2;
420   :>1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=20c499671be5799346f2fd35c305f868
Cycle=Rfi DpCtrlFenceIsR Fre Fence.rw.wdWW Rfe DpDatadW
Relax MP+fence.rw.w+data-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpDatadW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.rw.w+data-rfi-ctrlfenceis Never 0 1000
Time MP+fence.rw.w+data-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+data-rfi-ctrlfencei
"Fence.rw.wdWW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | xor x7,x5,x5   ;
 sw x5,0(x7) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+data-rfi-ctrlfencei Allowed
Histogram (2 states)
1     :>1:x5=0; 1:x9=1; 1:x10=0;
999   :>1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=1b5885e1aab833636a22e098455c5648
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.wdWW Rfe DpDatadW
Relax MP+fence.rw.w+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.rw.w+data-rfi-ctrlfencei Never 0 1000
Time MP+fence.rw.w+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+data-rfi-addr
"Fence.rw.wdWW Rfe DpDatadW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | sw x11,0(x13)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+data-rfi-addr Allowed
Histogram (2 states)
774   :>1:x5=0; 1:x9=1; x=1;
226   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=860544a140780e0ebd27cecab7238e90
Cycle=Rfi DpAddrdW Wse Fence.rw.wdWW Rfe DpDatadW
Relax S+fence.rw.w+data-rfi-addr No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpDatadW Rfi DpAddrdW Wse
Observation S+fence.rw.w+data-rfi-addr Never 0 1000
Time S+fence.rw.w+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+data-rfi-data
"Fence.rw.wdWW Rfe DpDatadW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,w  | xor x7,x5,x5  ;
 sw x7,0(x8) | ori x7,x7,1   ;
             | sw x7,0(x8)   ;
             | lw x9,0(x8)   ;
             | xor x10,x9,x9 ;
             | ori x10,x10,1 ;
             | sw x10,0(x11) ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+data-rfi-data Allowed
Histogram (2 states)
779   :>1:x5=0; 1:x9=1; x=1;
221   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4d719cd61dd664fe77ee18dcf358a770
Cycle=Rfi DpDatadW Wse Fence.rw.wdWW Rfe DpDatadW
Relax S+fence.rw.w+data-rfi-data No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpDatadW Rfi DpDatadW Wse
Observation S+fence.rw.w+data-rfi-data Never 0 1000
Time S+fence.rw.w+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+data-rfi-ctrl
"Fence.rw.wdWW Rfe DpDatadW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+data-rfi-ctrl Allowed
Histogram (2 states)
696   :>1:x5=0; 1:x9=1; x=1;
304   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=133092a4fdc36b65a47cc2d0da03f59b
Cycle=Rfi DpCtrldW Wse Fence.rw.wdWW Rfe DpDatadW
Relax S+fence.rw.w+data-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpDatadW Rfi DpCtrldW Wse
Observation S+fence.rw.w+data-rfi-ctrl Never 0 1000
Time S+fence.rw.w+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+data-rfi-ctrlfencei
"Fence.rw.wdWW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+data-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e49e5d77f6a83d3e609769635da43273
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.wdWW Rfe DpDatadW
Relax S+fence.rw.w+data-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Observation S+fence.rw.w+data-rfi-ctrlfencei Never 0 1000
Time S+fence.rw.w+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+data-rfi-addr
"Fence.rw.wdRW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+data-rfi-addr Allowed
Histogram (2 states)
979   :>0:x5=0; 1:x5=0; 1:x9=1;
21    :>0:x5=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f23d9798afc7d37fc1a6ede637ef2716
Cycle=Rfi DpAddrdW Rfe Fence.rw.wdRW Rfe DpDatadW
Relax LB+fence.rw.w+data-rfi-addr No Rfi
Safe=Rfe Fence.rw.wdRW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+fence.rw.w+data-rfi-addr Never 0 1000
Time LB+fence.rw.w+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+data-rfi-data
"Fence.rw.wdRW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1            ;
 lw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,w  | xor x7,x5,x5  ;
 sw x7,0(x8) | ori x7,x7,1   ;
             | sw x7,0(x8)   ;
             | lw x9,0(x8)   ;
             | xor x10,x9,x9 ;
             | ori x10,x10,1 ;
             | sw x10,0(x11) ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+data-rfi-data Allowed
Histogram (2 states)
986   :>0:x5=0; 1:x5=0; 1:x9=1;
14    :>0:x5=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=2d8245594bd0dd35a77985ee4f1979f3
Cycle=Rfi DpDatadW Rfe Fence.rw.wdRW Rfe DpDatadW
Relax LB+fence.rw.w+data-rfi-data No Rfi
Safe=Rfe Fence.rw.wdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+fence.rw.w+data-rfi-data Never 0 1000
Time LB+fence.rw.w+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+data-rfi-ctrl
"Fence.rw.wdRW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+data-rfi-ctrl Allowed
Histogram (3 states)
899   :>0:x5=0; 1:x5=0; 1:x9=1;
99    :>0:x5=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=986a08d8faa831ff59dec221214ece23
Cycle=Rfi DpCtrldW Rfe Fence.rw.wdRW Rfe DpDatadW
Relax LB+fence.rw.w+data-rfi-ctrl No Rfi
Safe=Rfe Fence.rw.wdRW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+fence.rw.w+data-rfi-ctrl Never 0 1000
Time LB+fence.rw.w+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+data-rfi-ctrlfencei
"Fence.rw.wdRW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+data-rfi-ctrlfencei Allowed
Histogram (2 states)
997   :>0:x5=0; 1:x5=0; 1:x9=1;
3     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8dc32acf4d79e36ff0e663124efa1b70
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.wdRW Rfe DpDatadW
Relax LB+fence.rw.w+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.rw.wdRW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.rw.w+data-rfi-ctrlfencei Never 0 1000
Time LB+fence.rw.w+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+data-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+data-rfi
"Fence.rw.rwdWW Rfe DpDatadW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 fence rw,rw | xor x7,x5,x5 ;
 sw x7,0(x8) | ori x7,x7,1  ;
             | sw x7,0(x8)  ;
             | lw x9,0(x8)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	ori a1,a1,1
	sw a1,0(a4)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+data-rfi Allowed
Histogram (2 states)
530   :>1:x5=0; 1:x9=1; x=1;
470   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=671a61768fa2acd6016e7e6b0123436c
Cycle=Rfi Fre Fence.rw.rwdWW Rfe DpDatadW
Relax MP+fence.rw.rw+data-rfi No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpDatadW Rfi Fre
Observation MP+fence.rw.rw+data-rfi Never 0 1000
Time MP+fence.rw.rw+data-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+data-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+data-rfi-addrs
"Fence.rw.rwdWW Rfe DpDatadW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | add x12,x8,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor t3,a2,a2
	ori t3,t3,1
	sw t3,0(a4)
	lw a1,0(a4)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+data-rfi-addrs Allowed
Histogram (2 states)
740   :>1:x5=0; 1:x9=1; 1:x11=1; x=1;
260   :>1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=d97105ffe7ef37b212fb1aef2528ef7c
Cycle=Rfi DpAddrsR Fre Fence.rw.rwdWW Rfe DpDatadW
Relax MP+fence.rw.rw+data-rfi-addrs No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrsR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpDatadW Rfi DpAddrsR Fre
Observation MP+fence.rw.rw+data-rfi-addrs Never 0 1000
Time MP+fence.rw.rw+data-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+data-rfi-addr
"Fence.rw.rwdWW Rfe DpDatadW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x5,0(x7) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+data-rfi-addr Allowed
Histogram (2 states)
494   :>1:x5=0; 1:x9=1; 1:x11=0;
506   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=6cd0d367b8d34e4aaaaa6271176f169e
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe DpDatadW
Relax MP+fence.rw.rw+data-rfi-addr No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpDatadW Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+data-rfi-addr Never 0 1000
Time MP+fence.rw.rw+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+data-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+data-rfi-ctrlfenceis
"Fence.rw.rwdWW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+data-rfi-ctrlfenceis Allowed
Histogram (3 states)
571   :>1:x5=0; 1:x9=1; 1:x10=1; x=1;
7     :>1:x5=0; 1:x9=1; 1:x10=1; x=2;
422   :>1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=52723fd0c551943165dea9fe372ee527
Cycle=Rfi DpCtrlFenceIsR Fre Fence.rw.rwdWW Rfe DpDatadW
Relax MP+fence.rw.rw+data-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpDatadW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpDatadW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.rw.rw+data-rfi-ctrlfenceis Never 0 1000
Time MP+fence.rw.rw+data-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+data-rfi-ctrlfencei
"Fence.rw.rwdWW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | xor x7,x5,x5   ;
 sw x5,0(x7) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+data-rfi-ctrlfencei Allowed
Histogram (2 states)
1     :>1:x5=0; 1:x9=1; 1:x10=0;
999   :>1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=bac96051f3743c7940015f217e4801b2
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.rwdWW Rfe DpDatadW
Relax MP+fence.rw.rw+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpDatadW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpDatadW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.rw.rw+data-rfi-ctrlfencei Never 0 1000
Time MP+fence.rw.rw+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+data-rfi-addr
"Fence.rw.rwdWW Rfe DpDatadW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | sw x11,0(x13)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+data-rfi-addr Allowed
Histogram (2 states)
720   :>1:x5=0; 1:x9=1; x=1;
280   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=645a865a6679bf4ff2e72cfb2060c516
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe DpDatadW
Relax S+fence.rw.rw+data-rfi-addr No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpDatadW Rfi DpAddrdW Wse
Observation S+fence.rw.rw+data-rfi-addr Never 0 1000
Time S+fence.rw.rw+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+data-rfi-data
"Fence.rw.rwdWW Rfe DpDatadW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,rw | xor x7,x5,x5  ;
 sw x7,0(x8) | ori x7,x7,1   ;
             | sw x7,0(x8)   ;
             | lw x9,0(x8)   ;
             | xor x10,x9,x9 ;
             | ori x10,x10,1 ;
             | sw x10,0(x11) ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+data-rfi-data Allowed
Histogram (2 states)
804   :>1:x5=0; 1:x9=1; x=1;
196   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=84e7a2494296c699fa8d0805dce997e4
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe DpDatadW
Relax S+fence.rw.rw+data-rfi-data No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpDatadW Rfi DpDatadW Wse
Observation S+fence.rw.rw+data-rfi-data Never 0 1000
Time S+fence.rw.rw+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+data-rfi-ctrl
"Fence.rw.rwdWW Rfe DpDatadW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+data-rfi-ctrl Allowed
Histogram (2 states)
665   :>1:x5=0; 1:x9=1; x=1;
335   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e8ff5d00d8d7551b7e38cd26129a80c0
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe DpDatadW
Relax S+fence.rw.rw+data-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpDatadW Rfi DpCtrldW Wse
Observation S+fence.rw.rw+data-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+data-rfi-ctrlfencei
"Fence.rw.rwdWW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+data-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f18fa532a2954e8fbd271f72d739fc78
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWW Rfe DpDatadW
Relax S+fence.rw.rw+data-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpDatadW Rfi DpCtrlFenceIdW Wse
Observation S+fence.rw.rw+data-rfi-ctrlfencei Never 0 1000
Time S+fence.rw.rw+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+data-rfi-addr
"Fence.rw.rwdRW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+data-rfi-addr Allowed
Histogram (2 states)
979   :>0:x5=0; 1:x5=0; 1:x9=1;
21    :>0:x5=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7279ade9d8a5e6042e0b2e02673e5acc
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe DpDatadW
Relax LB+fence.rw.rw+data-rfi-addr No Rfi
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+data-rfi-addr Never 0 1000
Time LB+fence.rw.rw+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+data-rfi-data
"Fence.rw.rwdRW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1            ;
 lw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,rw | xor x7,x5,x5  ;
 sw x7,0(x8) | ori x7,x7,1   ;
             | sw x7,0(x8)   ;
             | lw x9,0(x8)   ;
             | xor x10,x9,x9 ;
             | ori x10,x10,1 ;
             | sw x10,0(x11) ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+data-rfi-data Allowed
Histogram (3 states)
972   :>0:x5=0; 1:x5=0; 1:x9=1;
27    :>0:x5=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4f1f5ad394e67a97e2daab92449143cf
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe DpDatadW
Relax LB+fence.rw.rw+data-rfi-data No Rfi
Safe=Rfe Fence.rw.rwdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+data-rfi-data Never 0 1000
Time LB+fence.rw.rw+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+data-rfi-ctrl
"Fence.rw.rwdRW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+data-rfi-ctrl Allowed
Histogram (2 states)
955   :>0:x5=0; 1:x5=0; 1:x9=1;
45    :>0:x5=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=250a36c1dbedd8fe7985e197ca57294a
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe DpDatadW
Relax LB+fence.rw.rw+data-rfi-ctrl No Rfi
Safe=Rfe Fence.rw.rwdRW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+data-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+data-rfi-ctrlfencei
"Fence.rw.rwdRW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | xor x7,x5,x5   ;
 sw x7,0(x8) | ori x7,x7,1    ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+data-rfi-ctrlfencei Allowed
Histogram (2 states)
998   :>0:x5=0; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=cbf382eb3b560b44eb6c2c6b7a1d57c2
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRW Rfe DpDatadW
Relax LB+fence.rw.rw+data-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.rw.rwdRW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.rw.rw+data-rfi-ctrlfencei Never 0 1000
Time LB+fence.rw.rw+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addrs
"DpDatadW Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x8=a; 1:x11=1; 1:x12=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | xor x7,x5,x5    ;
 ori x7,x7,1     | ori x7,x7,1     ;
 sw x7,0(x8)     | sw x7,0(x8)     ;
 lw x9,0(x8)     | lw x9,0(x8)     ;
 xor x10,x9,x9   | xor x10,x9,x9   ;
 add x13,x12,x10 | add x13,x12,x10 ;
 sw x11,0(x13)   | sw x11,0(x13)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-addrs Allowed
Histogram (3 states)
969   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
18    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
13    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=bbcc8370f3073b96b81bd6cb9a128e15
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Rfe DpDatadW
Relax LB+data-rfi-addrs No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+data-rfi-addrs Never 0 1000
Time LB+data-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+data-rfi-data
"DpDatadW Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x8=a; 1:x11=x;}
 P0              | P1            ;
 lw x5,0(x6)     | lw x5,0(x6)   ;
 xor x7,x5,x5    | xor x7,x5,x5  ;
 ori x7,x7,1     | ori x7,x7,1   ;
 sw x7,0(x8)     | sw x7,0(x8)   ;
 lw x9,0(x8)     | lw x9,0(x8)   ;
 xor x10,x9,x9   | xor x10,x9,x9 ;
 add x13,x12,x10 | ori x10,x10,1 ;
 sw x11,0(x13)   | sw x10,0(x11) ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+data-rfi-addr+data-rfi-data Allowed
Histogram (3 states)
985   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
5     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
10    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=58cea6d8eb9c5536159a68ecac9ec6bd
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe DpDatadW
Relax LB+data-rfi-addr+data-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+data-rfi-addr+data-rfi-data Never 0 1000
Time LB+data-rfi-addr+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+data-rfi-ctrl
"DpDatadW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 ori x7,x7,1     | ori x7,x7,1    ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | bne x9,x0,LC00 ;
 add x13,x12,x10 | LC00:          ;
 sw x11,0(x13)   | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+data-rfi-addr+data-rfi-ctrl Allowed
Histogram (3 states)
973   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
11    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
16    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=d6564fd269c3a7f87343d6c740ddcfe6
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe DpDatadW
Relax LB+data-rfi-addr+data-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+data-rfi-addr+data-rfi-ctrl Never 0 1000
Time LB+data-rfi-addr+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+data-rfi-ctrlfencei
"DpDatadW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | xor x7,x5,x5   ;
 ori x7,x7,1     | ori x7,x7,1    ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | bne x9,x0,LC00 ;
 add x13,x12,x10 | LC00:          ;
 sw x11,0(x13)   | fence.i        ;
                 | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-addr+data-rfi-ctrlfencei Allowed
Histogram (2 states)
979   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
21    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8eee079b5d9231960816cf75a51105f9
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-addr+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-addr+data-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-addr+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+ctrl-rfi-addr
"DpDatadW Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC00  ;
 ori x7,x7,1     | LC00:           ;
 sw x7,0(x8)     | sw x7,0(x8)     ;
 lw x9,0(x8)     | lw x9,0(x8)     ;
 xor x10,x9,x9   | xor x10,x9,x9   ;
 add x13,x12,x10 | add x12,x11,x10 ;
 sw x11,0(x13)   | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-addr+ctrl-rfi-addr Allowed
Histogram (3 states)
974   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
18    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
8     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=915e4ff702b7d09247c6c138d514dbb4
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Rfe DpCtrldW
Relax LB+data-rfi-addr+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+data-rfi-addr+ctrl-rfi-addr Never 0 1000
Time LB+data-rfi-addr+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+ctrl-rfi-addr
"DpDatadW Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 ori x7,x7,1   | LC00:           ;
 sw x7,0(x8)   | sw x7,0(x8)     ;
 lw x9,0(x8)   | lw x9,0(x8)     ;
 xor x10,x9,x9 | xor x10,x9,x9   ;
 ori x10,x10,1 | add x12,x11,x10 ;
 sw x10,0(x11) | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-data+ctrl-rfi-addr Allowed
Histogram (3 states)
936   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
54    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
10    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=d6f37273cc3926a79a2650c09cf051fe
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe DpCtrldW
Relax LB+data-rfi-data+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+data-rfi-data+ctrl-rfi-addr Never 0 1000
Time LB+data-rfi-data+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrl+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrl+ctrl-rfi-addr
"DpDatadW Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 xor x7,x5,x5   | bne x5,x0,LC01  ;
 ori x7,x7,1    | LC01:           ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
 lw x9,0(x8)    | lw x9,0(x8)     ;
 bne x9,x0,LC00 | xor x10,x9,x9   ;
 LC00:          | add x12,x11,x10 ;
 sw x10,0(x11)  | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-ctrl+ctrl-rfi-addr Allowed
Histogram (3 states)
954   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
22    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
24    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3203da65d4a10710912f28b6b504b828
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+data-rfi-ctrl+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+data-rfi-ctrl+ctrl-rfi-addr Never 0 1000
Time LB+data-rfi-ctrl+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrlfencei+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrlfencei+ctrl-rfi-addr
"DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 xor x7,x5,x5   | bne x5,x0,LC01  ;
 ori x7,x7,1    | LC01:           ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
 lw x9,0(x8)    | lw x9,0(x8)     ;
 bne x9,x0,LC00 | xor x10,x9,x9   ;
 LC00:          | add x12,x11,x10 ;
 fence.i        | sw x7,0(x12)    ;
 sw x10,0(x11)  |                 ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-ctrlfencei+ctrl-rfi-addr Allowed
Histogram (2 states)
945   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
55    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c49875e27e8d3f5c9a6ca7caaf7cf44d
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+data-rfi-ctrlfencei+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+data-rfi-ctrlfencei+ctrl-rfi-addr Never 0 1000
Time LB+data-rfi-ctrlfencei+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+ctrlfencei-rfi-addr
"DpDatadW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 xor x7,x5,x5    | bne x5,x0,LC00  ;
 ori x7,x7,1     | LC00:           ;
 sw x7,0(x8)     | fence.i         ;
 lw x9,0(x8)     | sw x7,0(x8)     ;
 xor x10,x9,x9   | lw x9,0(x8)     ;
 add x13,x12,x10 | xor x10,x9,x9   ;
 sw x11,0(x13)   | add x12,x11,x10 ;
                 | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-addr+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
990   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
10    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f112edae8a654d256e5ef0ede5922fcb
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpAddrdW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-addr+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+data-rfi-addr+ctrlfencei-rfi-addr Never 0 1000
Time LB+data-rfi-addr+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+ctrlfencei-rfi-addr
"DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 ori x7,x7,1   | LC00:           ;
 sw x7,0(x8)   | fence.i         ;
 lw x9,0(x8)   | sw x7,0(x8)     ;
 xor x10,x9,x9 | lw x9,0(x8)     ;
 ori x10,x10,1 | xor x10,x9,x9   ;
 sw x10,0(x11) | add x12,x11,x10 ;
               | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+data-rfi-data+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
981   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
19    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a229f8f81e5f7cd7ee879251b337b04f
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-data+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+data-rfi-data+ctrlfencei-rfi-addr Never 0 1000
Time LB+data-rfi-data+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrl+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrl+ctrlfencei-rfi-addr
"DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 xor x7,x5,x5   | bne x5,x0,LC01  ;
 ori x7,x7,1    | LC01:           ;
 sw x7,0(x8)    | fence.i         ;
 lw x9,0(x8)    | sw x7,0(x8)     ;
 bne x9,x0,LC00 | lw x9,0(x8)     ;
 LC00:          | xor x10,x9,x9   ;
 sw x10,0(x11)  | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+data-rfi-ctrl+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
966   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
34    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0ed8b9bf592d6daebff225f86f9f4e82
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-ctrl+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+data-rfi-ctrl+ctrlfencei-rfi-addr Never 0 1000
Time LB+data-rfi-ctrl+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrlfencei+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrlfencei+ctrlfencei-rfi-addr
"DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 xor x7,x5,x5   | bne x5,x0,LC01  ;
 ori x7,x7,1    | LC01:           ;
 sw x7,0(x8)    | fence.i         ;
 lw x9,0(x8)    | sw x7,0(x8)     ;
 bne x9,x0,LC00 | lw x9,0(x8)     ;
 LC00:          | xor x10,x9,x9   ;
 fence.i        | add x12,x11,x10 ;
 sw x10,0(x11)  | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-ctrlfencei+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
997   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a3c010e84598955a32a4b61af703de36
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-ctrlfencei+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+data-rfi-ctrlfencei+ctrlfencei-rfi-addr Never 0 1000
Time LB+data-rfi-ctrlfencei+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+data-rfi-addr
"DpAddrdW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | ori x7,x7,1     ;
 sw x8,0(x10)  | sw x7,0(x8)     ;
               | lw x9,0(x8)     ;
               | xor x10,x9,x9   ;
               | add x13,x12,x10 ;
               | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+data-rfi-addr Allowed
Histogram (3 states)
866   :>0:x5=0; 1:x5=0; 1:x9=1;
30    :>0:x5=1; 1:x5=0; 1:x9=1;
104   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ac405bb39f2d1161555ceaed7e07d5c4
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe DpDatadW
Relax LB+addr+data-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+addr+data-rfi-addr Never 0 1000
Time LB+addr+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+data-rfi-data
"DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0            | P1            ;
 lw x5,0(x6)   | lw x5,0(x6)   ;
 xor x7,x5,x5  | xor x7,x5,x5  ;
 add x10,x9,x7 | ori x7,x7,1   ;
 sw x8,0(x10)  | sw x7,0(x8)   ;
               | lw x9,0(x8)   ;
               | xor x10,x9,x9 ;
               | ori x10,x10,1 ;
               | sw x10,0(x11) ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+data-rfi-data Allowed
Histogram (3 states)
823   :>0:x5=0; 1:x5=0; 1:x9=1;
10    :>0:x5=1; 1:x5=0; 1:x9=1;
167   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1099179f6131606cf56720a70bc591bb
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe DpDatadW
Relax LB+addr+data-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+addr+data-rfi-data Never 0 1000
Time LB+addr+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+data-rfi-ctrl
"DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | xor x7,x5,x5   ;
 add x10,x9,x7 | ori x7,x7,1    ;
 sw x8,0(x10)  | sw x7,0(x8)    ;
               | lw x9,0(x8)    ;
               | bne x9,x0,LC00 ;
               | LC00:          ;
               | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+data-rfi-ctrl Allowed
Histogram (3 states)
860   :>0:x5=0; 1:x5=0; 1:x9=1;
34    :>0:x5=1; 1:x5=0; 1:x9=1;
106   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ac287faafcc8b26abad682792c06eb5b
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe DpDatadW
Relax LB+addr+data-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+addr+data-rfi-ctrl Never 0 1000
Time LB+addr+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+data-rfi-ctrlfencei
"DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | xor x7,x5,x5   ;
 add x10,x9,x7 | ori x7,x7,1    ;
 sw x8,0(x10)  | sw x7,0(x8)    ;
               | lw x9,0(x8)    ;
               | bne x9,x0,LC00 ;
               | LC00:          ;
               | fence.i        ;
               | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+data-rfi-ctrlfencei Allowed
Histogram (2 states)
607   :>0:x5=0; 1:x5=0; 1:x9=1;
393   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1954f9f921d57df3dfcecbc53ba5c963
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfe DpDatadW
Relax LB+addr+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr+data-rfi-ctrlfencei Never 0 1000
Time LB+addr+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-datas.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-datas
"DpDatadW Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x8=a; 1:x11=x;}
 P0            | P1            ;
 lw x5,0(x6)   | lw x5,0(x6)   ;
 xor x7,x5,x5  | xor x7,x5,x5  ;
 ori x7,x7,1   | ori x7,x7,1   ;
 sw x7,0(x8)   | sw x7,0(x8)   ;
 lw x9,0(x8)   | lw x9,0(x8)   ;
 xor x10,x9,x9 | xor x10,x9,x9 ;
 ori x10,x10,1 | ori x10,x10,1 ;
 sw x10,0(x11) | sw x10,0(x11) ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+data-rfi-datas Allowed
Histogram (3 states)
964   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
19    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
17    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a10c264b43cb274f7614b6461c8e3b6a
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Rfe DpDatadW
Relax LB+data-rfi-datas No Rfi
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+data-rfi-datas Never 0 1000
Time LB+data-rfi-datas 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+data-rfi-ctrl
"DpDatadW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | xor x7,x5,x5   ;
 ori x7,x7,1   | ori x7,x7,1    ;
 sw x7,0(x8)   | sw x7,0(x8)    ;
 lw x9,0(x8)   | lw x9,0(x8)    ;
 xor x10,x9,x9 | bne x9,x0,LC00 ;
 ori x10,x10,1 | LC00:          ;
 sw x10,0(x11) | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+data-rfi-data+data-rfi-ctrl Allowed
Histogram (3 states)
957   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
31    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
12    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4de7cea9b8c20903aab8c7dc807657f0
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe DpDatadW
Relax LB+data-rfi-data+data-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+data-rfi-data+data-rfi-ctrl Never 0 1000
Time LB+data-rfi-data+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+data-rfi-ctrlfencei
"DpDatadW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | xor x7,x5,x5   ;
 ori x7,x7,1   | ori x7,x7,1    ;
 sw x7,0(x8)   | sw x7,0(x8)    ;
 lw x9,0(x8)   | lw x9,0(x8)    ;
 xor x10,x9,x9 | bne x9,x0,LC00 ;
 ori x10,x10,1 | LC00:          ;
 sw x10,0(x11) | fence.i        ;
               | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+data-rfi-data+data-rfi-ctrlfencei Allowed
Histogram (3 states)
982   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
17    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7404d04896c7e30ebc75bcdd27df1958
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-data+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-data+data-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-data+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+ctrl-rfi-data
"DpDatadW Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 ori x7,x7,1     | LC00:          ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | xor x10,x9,x9  ;
 add x13,x12,x10 | ori x10,x10,1  ;
 sw x11,0(x13)   | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+data-rfi-addr+ctrl-rfi-data Allowed
Histogram (3 states)
950   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
36    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
14    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f86ac3c418790576f4b526cb849a404f
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe DpDatadW
Relax LB+data-rfi-addr+ctrl-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+data-rfi-addr+ctrl-rfi-data Never 0 1000
Time LB+data-rfi-addr+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+ctrl-rfi-data
"DpDatadW Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 ori x7,x7,1   | LC00:          ;
 sw x7,0(x8)   | sw x7,0(x8)    ;
 lw x9,0(x8)   | lw x9,0(x8)    ;
 xor x10,x9,x9 | xor x10,x9,x9  ;
 ori x10,x10,1 | ori x10,x10,1  ;
 sw x10,0(x11) | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+data-rfi-data+ctrl-rfi-data Allowed
Histogram (3 states)
954   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
38    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
8     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f4ed66d1a8fb5717d85662d6367e57f7
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Rfe DpCtrldW
Relax LB+data-rfi-data+ctrl-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+data-rfi-data+ctrl-rfi-data Never 0 1000
Time LB+data-rfi-data+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrl+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrl+ctrl-rfi-data
"DpDatadW Rfi DpCtrldW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC00 | xor x10,x9,x9  ;
 LC00:          | ori x10,x10,1  ;
 sw x10,0(x11)  | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+data-rfi-ctrl+ctrl-rfi-data Allowed
Histogram (3 states)
946   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
33    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
21    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0e44b8456b5ec98511608d38662195d5
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+data-rfi-ctrl+ctrl-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+data-rfi-ctrl+ctrl-rfi-data Never 0 1000
Time LB+data-rfi-ctrl+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrlfencei+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrlfencei+ctrl-rfi-data
"DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC00 | xor x10,x9,x9  ;
 LC00:          | ori x10,x10,1  ;
 fence.i        | sw x10,0(x11)  ;
 sw x10,0(x11)  |                ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+data-rfi-ctrlfencei+ctrl-rfi-data Allowed
Histogram (2 states)
673   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
327   :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=cdca6ef5fe8de9b90d2043969e90a2ad
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+data-rfi-ctrlfencei+ctrl-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+data-rfi-ctrlfencei+ctrl-rfi-data Never 0 1000
Time LB+data-rfi-ctrlfencei+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+ctrlfencei-rfi-data
"DpDatadW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 ori x7,x7,1     | LC00:          ;
 sw x7,0(x8)     | fence.i        ;
 lw x9,0(x8)     | sw x7,0(x8)    ;
 xor x10,x9,x9   | lw x9,0(x8)    ;
 add x13,x12,x10 | xor x10,x9,x9  ;
 sw x11,0(x13)   | ori x10,x10,1  ;
                 | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-addr+ctrlfencei-rfi-data Allowed
Histogram (3 states)
973   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
26    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f5e782dd9553a83d4f69ea3566b9f70a
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe DpDatadW
Relax LB+data-rfi-addr+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+data-rfi-addr+ctrlfencei-rfi-data Never 0 1000
Time LB+data-rfi-addr+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+ctrlfencei-rfi-data
"DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 ori x7,x7,1   | LC00:          ;
 sw x7,0(x8)   | fence.i        ;
 lw x9,0(x8)   | sw x7,0(x8)    ;
 xor x10,x9,x9 | lw x9,0(x8)    ;
 ori x10,x10,1 | xor x10,x9,x9  ;
 sw x10,0(x11) | ori x10,x10,1  ;
               | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+data-rfi-data+ctrlfencei-rfi-data Allowed
Histogram (2 states)
977   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
23    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1c5afa8cd00f333c3832ee294ab7cd89
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-data+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+data-rfi-data+ctrlfencei-rfi-data Never 0 1000
Time LB+data-rfi-data+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrl+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrl+ctrlfencei-rfi-data
"DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC00 | lw x9,0(x8)    ;
 LC00:          | xor x10,x9,x9  ;
 sw x10,0(x11)  | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+data-rfi-ctrl+ctrlfencei-rfi-data Allowed
Histogram (2 states)
946   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
54    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ab45702edf4a8ef469b2be4526a38981
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-ctrl+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+data-rfi-ctrl+ctrlfencei-rfi-data Never 0 1000
Time LB+data-rfi-ctrl+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrlfencei+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrlfencei+ctrlfencei-rfi-data
"DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC00 | lw x9,0(x8)    ;
 LC00:          | xor x10,x9,x9  ;
 fence.i        | ori x10,x10,1  ;
 sw x10,0(x11)  | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+data-rfi-ctrlfencei+ctrlfencei-rfi-data Allowed
Histogram (3 states)
998   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1725829c6f5ae3cee8ba0c0d6bc6dbbe
Cycle=Rfi DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-ctrlfencei+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+data-rfi-ctrlfencei+ctrlfencei-rfi-data Never 0 1000
Time LB+data-rfi-ctrlfencei+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+data-rfi-addr
"DpDatadW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | ori x7,x7,1     ;
 sw x7,0(x8)  | sw x7,0(x8)     ;
              | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x13,x12,x10 ;
              | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+data-rfi-addr Allowed
Histogram (3 states)
621   :>0:x5=0; 1:x5=0; 1:x9=1;
10    :>0:x5=1; 1:x5=0; 1:x9=1;
369   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6fee53156615163b36fbdab5ead69d38
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe DpDatadW
Relax LB+data+data-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+data+data-rfi-addr Never 0 1000
Time LB+data+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+data-rfi-data
"DpDatadW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0           | P1            ;
 lw x5,0(x6)  | lw x5,0(x6)   ;
 xor x7,x5,x5 | xor x7,x5,x5  ;
 ori x7,x7,1  | ori x7,x7,1   ;
 sw x7,0(x8)  | sw x7,0(x8)   ;
              | lw x9,0(x8)   ;
              | xor x10,x9,x9 ;
              | ori x10,x10,1 ;
              | sw x10,0(x11) ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+data-rfi-data Allowed
Histogram (3 states)
792   :>0:x5=0; 1:x5=0; 1:x9=1;
7     :>0:x5=1; 1:x5=0; 1:x9=1;
201   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6b5252bbd63eda478c96b0b6a4717605
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe DpDatadW
Relax LB+data+data-rfi-data No Rfi
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+data+data-rfi-data Never 0 1000
Time LB+data+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+data-rfi-ctrl
"DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | xor x7,x5,x5   ;
 ori x7,x7,1  | ori x7,x7,1    ;
 sw x7,0(x8)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC00 ;
              | LC00:          ;
              | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+data-rfi-ctrl Allowed
Histogram (3 states)
858   :>0:x5=0; 1:x5=0; 1:x9=1;
12    :>0:x5=1; 1:x5=0; 1:x9=1;
130   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9d2fbe66995e7c4a9c74833f73795304
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe DpDatadW
Relax LB+data+data-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+data+data-rfi-ctrl Never 0 1000
Time LB+data+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+data-rfi-ctrlfencei
"DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | xor x7,x5,x5   ;
 ori x7,x7,1  | ori x7,x7,1    ;
 sw x7,0(x8)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC00 ;
              | LC00:          ;
              | fence.i        ;
              | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+data-rfi-ctrlfencei Allowed
Histogram (2 states)
675   :>0:x5=0; 1:x5=0; 1:x9=1;
325   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9f4d0bd1d678ac6a6c7ea543b524a291
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfe DpDatadW
Relax LB+data+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+data+data-rfi-ctrlfencei Never 0 1000
Time LB+data+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrls.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrls
"DpDatadW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | xor x7,x5,x5   ;
 ori x7,x7,1    | ori x7,x7,1    ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC00 | bne x9,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x10,0(x11)  | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+data-rfi-ctrls Allowed
Histogram (3 states)
958   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
10    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
32    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8f9a6483927b6703d92103c5534c2ab4
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Rfe DpDatadW
Relax LB+data-rfi-ctrls No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+data-rfi-ctrls Never 0 1000
Time LB+data-rfi-ctrls 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrl+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrl+data-rfi-ctrlfencei
"DpDatadW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | xor x7,x5,x5   ;
 ori x7,x7,1    | ori x7,x7,1    ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC00 | bne x9,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x10,0(x11)  | fence.i        ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+data-rfi-ctrl+data-rfi-ctrlfencei Allowed
Histogram (2 states)
689   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
311   :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=dd5102d2393aeaae9850de243ec5cee1
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-ctrl+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-ctrl+data-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-ctrl+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+ctrl-rfi-ctrl
"DpDatadW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 ori x7,x7,1     | LC00:          ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | bne x9,x0,LC01 ;
 add x13,x12,x10 | LC01:          ;
 sw x11,0(x13)   | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+data-rfi-addr+ctrl-rfi-ctrl Allowed
Histogram (3 states)
955   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
27    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
18    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=5e6fa19afc11159682ef909f4d96956d
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe DpDatadW
Relax LB+data-rfi-addr+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+data-rfi-addr+ctrl-rfi-ctrl Never 0 1000
Time LB+data-rfi-addr+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+ctrl-rfi-ctrl
"DpDatadW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 ori x7,x7,1   | LC00:          ;
 sw x7,0(x8)   | sw x7,0(x8)    ;
 lw x9,0(x8)   | lw x9,0(x8)    ;
 xor x10,x9,x9 | bne x9,x0,LC01 ;
 ori x10,x10,1 | LC01:          ;
 sw x10,0(x11) | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+data-rfi-data+ctrl-rfi-ctrl Allowed
Histogram (3 states)
958   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
31    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
11    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=b008d60860d50008a9899e929634fb52
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe DpDatadW
Relax LB+data-rfi-data+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+data-rfi-data+ctrl-rfi-ctrl Never 0 1000
Time LB+data-rfi-data+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrl+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrl+ctrl-rfi-ctrl
"DpDatadW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC00 | bne x9,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x10,0(x11)  | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+data-rfi-ctrl+ctrl-rfi-ctrl Allowed
Histogram (3 states)
962   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
29    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
9     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=369f1c7c35a02af5658aa581415a30e8
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+data-rfi-ctrl+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+data-rfi-ctrl+ctrl-rfi-ctrl Never 0 1000
Time LB+data-rfi-ctrl+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrlfencei+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrlfencei+ctrl-rfi-ctrl
"DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC00 | bne x9,x0,LC02 ;
 LC00:          | LC02:          ;
 fence.i        | sw x7,0(x10)   ;
 sw x10,0(x11)  |                ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+data-rfi-ctrlfencei+ctrl-rfi-ctrl Allowed
Histogram (2 states)
857   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
143   :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6ebc29d5527dba84b11f41d946054a23
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+data-rfi-ctrlfencei+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+data-rfi-ctrlfencei+ctrl-rfi-ctrl Never 0 1000
Time LB+data-rfi-ctrlfencei+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+ctrlfencei-rfi-ctrl
"DpDatadW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 ori x7,x7,1     | LC00:          ;
 sw x7,0(x8)     | fence.i        ;
 lw x9,0(x8)     | sw x7,0(x8)    ;
 xor x10,x9,x9   | lw x9,0(x8)    ;
 add x13,x12,x10 | bne x9,x0,LC01 ;
 sw x11,0(x13)   | LC01:          ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-addr+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
983   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
17    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=742369895abbc4a9468cd314f6ab75b6
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe DpDatadW
Relax LB+data-rfi-addr+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+data-rfi-addr+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+data-rfi-addr+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+ctrlfencei-rfi-ctrl
"DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 ori x7,x7,1   | LC00:          ;
 sw x7,0(x8)   | fence.i        ;
 lw x9,0(x8)   | sw x7,0(x8)    ;
 xor x10,x9,x9 | lw x9,0(x8)    ;
 ori x10,x10,1 | bne x9,x0,LC01 ;
 sw x10,0(x11) | LC01:          ;
               | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+data-rfi-data+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
990   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
10    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=336c47cd95130277ac1345ee5e984599
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe DpDatadW
Relax LB+data-rfi-data+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+data-rfi-data+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+data-rfi-data+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrl+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrl+ctrlfencei-rfi-ctrl
"DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC00 | lw x9,0(x8)    ;
 LC00:          | bne x9,x0,LC02 ;
 sw x10,0(x11)  | LC02:          ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+data-rfi-ctrl+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
989   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
11    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=afccf0ece6214b0c3aeb95df5dd36da1
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-ctrl+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+data-rfi-ctrl+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+data-rfi-ctrl+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrl
"DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC00 | lw x9,0(x8)    ;
 LC00:          | bne x9,x0,LC02 ;
 fence.i        | LC02:          ;
 sw x10,0(x11)  | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrl Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0a67cb3c69e669d270c403507bf36f67
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+data-rfi-addr
"DpCtrldW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | ori x7,x7,1     ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
                | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+data-rfi-addr Allowed
Histogram (3 states)
578   :>0:x5=0; 1:x5=0; 1:x9=1;
13    :>0:x5=1; 1:x5=0; 1:x9=1;
409   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6cdcd43f77389aa821ffe7fee85efeb7
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe DpDatadW
Relax LB+ctrl+data-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+ctrl+data-rfi-addr Never 0 1000
Time LB+ctrl+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+data-rfi-data
"DpCtrldW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1            ;
 lw x5,0(x6)    | lw x5,0(x6)   ;
 bne x5,x0,LC00 | xor x7,x5,x5  ;
 LC00:          | ori x7,x7,1   ;
 sw x7,0(x8)    | sw x7,0(x8)   ;
                | lw x9,0(x8)   ;
                | xor x10,x9,x9 ;
                | ori x10,x10,1 ;
                | sw x10,0(x11) ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+data-rfi-data Allowed
Histogram (3 states)
717   :>0:x5=0; 1:x5=0; 1:x9=1;
9     :>0:x5=1; 1:x5=0; 1:x9=1;
274   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=614b68a65e3c9858807ebf8ffcf12c2b
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe DpDatadW
Relax LB+ctrl+data-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+ctrl+data-rfi-data Never 0 1000
Time LB+ctrl+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+data-rfi-ctrl
"DpCtrldW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | xor x7,x5,x5   ;
 LC00:          | ori x7,x7,1    ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+data-rfi-ctrl Allowed
Histogram (3 states)
769   :>0:x5=0; 1:x5=0; 1:x9=1;
10    :>0:x5=1; 1:x5=0; 1:x9=1;
221   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=feca4ebf5854282ac8f2877bfb53f6f4
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe DpDatadW
Relax LB+ctrl+data-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+ctrl+data-rfi-ctrl Never 0 1000
Time LB+ctrl+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+data-rfi-ctrlfencei
"DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | xor x7,x5,x5   ;
 LC00:          | ori x7,x7,1    ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+data-rfi-ctrlfencei Allowed
Histogram (3 states)
563   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 1:x5=0; 1:x9=1;
436   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=cc1f7ea6601028bdeacdae6f10d68822
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfe DpDatadW
Relax LB+ctrl+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl+data-rfi-ctrlfencei Never 0 1000
Time LB+ctrl+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrlfenceis
"DpDatadW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x8=a; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | xor x7,x5,x5   ;
 ori x7,x7,1    | ori x7,x7,1    ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC00 | bne x9,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x10,0(x11)  | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
Test LB+data-rfi-ctrlfenceis Allowed
Histogram (2 states)
999   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=df7f1dc7e2c29d6e97271461133c68fd
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-ctrlfenceis No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-ctrlfenceis Never 0 1000
Time LB+data-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+ctrl-rfi-ctrlfencei
"DpDatadW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 ori x7,x7,1     | LC00:          ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | bne x9,x0,LC01 ;
 add x13,x12,x10 | LC01:          ;
 sw x11,0(x13)   | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-addr+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
969   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
30    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c64e644375f94d1adebc998e01627f95
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-addr+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-addr+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-addr+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+ctrl-rfi-ctrlfencei
"DpDatadW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 ori x7,x7,1   | LC00:          ;
 sw x7,0(x8)   | sw x7,0(x8)    ;
 lw x9,0(x8)   | lw x9,0(x8)    ;
 xor x10,x9,x9 | bne x9,x0,LC01 ;
 ori x10,x10,1 | LC01:          ;
 sw x10,0(x11) | fence.i        ;
               | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+data-rfi-data+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
974   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
25    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=28da151fed2457c2413ee5e881566f0f
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-data+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-data+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-data+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrl+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrl+ctrl-rfi-ctrlfencei
"DpDatadW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC00 | bne x9,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x10,0(x11)  | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+data-rfi-ctrl+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
984   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
15    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a141884f8f9c816202d1496c853a0072
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-ctrl+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-ctrl+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-ctrl+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrlfencei+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrlfencei+ctrl-rfi-ctrlfencei
"DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC00 | bne x9,x0,LC02 ;
 LC00:          | LC02:          ;
 fence.i        | fence.i        ;
 sw x10,0(x11)  | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
Test LB+data-rfi-ctrlfencei+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
995   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
4     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=fa724282a91b6ae527766e402196e4d5
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+data-rfi-ctrlfencei+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-ctrlfencei+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-ctrlfencei+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-addr+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-addr+ctrlfencei-rfi-ctrlfencei
"DpDatadW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=1; 0:x12=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 xor x7,x5,x5    | bne x5,x0,LC00 ;
 ori x7,x7,1     | LC00:          ;
 sw x7,0(x8)     | fence.i        ;
 lw x9,0(x8)     | sw x7,0(x8)    ;
 xor x10,x9,x9   | lw x9,0(x8)    ;
 add x13,x12,x10 | bne x9,x0,LC01 ;
 sw x11,0(x13)   | LC01:          ;
                 | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+data-rfi-addr+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
766   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
234   :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ebbc9aba834a7338dc5ecac970dc63bc
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-addr+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-addr+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-addr+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-data+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-data+ctrlfencei-rfi-ctrlfencei
"DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 ori x7,x7,1   | LC00:          ;
 sw x7,0(x8)   | fence.i        ;
 lw x9,0(x8)   | sw x7,0(x8)    ;
 xor x10,x9,x9 | lw x9,0(x8)    ;
 ori x10,x10,1 | bne x9,x0,LC01 ;
 sw x10,0(x11) | LC01:          ;
               | fence.i        ;
               | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
Test LB+data-rfi-data+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
781   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
219   :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=51a488391c29884c42f854045b230d09
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-data+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-data+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-data+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrl+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrl+ctrlfencei-rfi-ctrlfencei
"DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC00 | lw x9,0(x8)    ;
 LC00:          | bne x9,x0,LC02 ;
 sw x10,0(x11)  | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
Test LB+data-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
777   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
223   :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c6a103f00e82bc2990933df8673c3c79
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpDatadW
Relax LB+data-rfi-ctrl+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-ctrl+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei
"DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 0:x10=1; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 xor x7,x5,x5   | bne x5,x0,LC01 ;
 ori x7,x7,1    | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC00 | lw x9,0(x8)    ;
 LC00:          | bne x9,x0,LC02 ;
 fence.i        | LC02:          ;
 sw x10,0(x11)  | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
Test LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
999   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=57624ee9cd97e39a4bce85b339218698
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+data-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+data-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+data-rfi-addr
"DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=1; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | ori x7,x7,1     ;
 fence.i        | sw x7,0(x8)     ;
 sw x7,0(x8)    | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x13,x12,x10 ;
                | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+data-rfi-addr Allowed
Histogram (3 states)
968   :>0:x5=0; 1:x5=0; 1:x9=1;
30    :>0:x5=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=457a434c68ee63dc7f316b1254c71927
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfe DpDatadW
Relax LB+ctrlfencei+data-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpDatadW Rfi DpAddrdW Rfe
Observation LB+ctrlfencei+data-rfi-addr Never 0 1000
Time LB+ctrlfencei+data-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+data-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+data-rfi-data
"DpCtrlFenceIdW Rfe DpDatadW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0             | P1            ;
 lw x5,0(x6)    | lw x5,0(x6)   ;
 bne x5,x0,LC00 | xor x7,x5,x5  ;
 LC00:          | ori x7,x7,1   ;
 fence.i        | sw x7,0(x8)   ;
 sw x7,0(x8)    | lw x9,0(x8)   ;
                | xor x10,x9,x9 ;
                | ori x10,x10,1 ;
                | sw x10,0(x11) ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	xor a7,a2,a2
	ori a7,a7,1
	sw a7,0(a4)
	lw a1,0(a4)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+data-rfi-data Allowed
Histogram (3 states)
990   :>0:x5=0; 1:x5=0; 1:x9=1;
9     :>0:x5=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=88b81d56ba0fd99df567cc7a2d0d7ba2
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfe DpDatadW
Relax LB+ctrlfencei+data-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpDatadW Rfi DpDatadW Rfe
Observation LB+ctrlfencei+data-rfi-data Never 0 1000
Time LB+ctrlfencei+data-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+data-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+data-rfi-ctrl
"DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | xor x7,x5,x5   ;
 LC00:          | ori x7,x7,1    ;
 fence.i        | sw x7,0(x8)    ;
 sw x7,0(x8)    | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+data-rfi-ctrl Allowed
Histogram (3 states)
942   :>0:x5=0; 1:x5=0; 1:x9=1;
57    :>0:x5=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4c820add2658c31d8b089f62377c4bcb
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfe DpDatadW
Relax LB+ctrlfencei+data-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrldW Rfe
Observation LB+ctrlfencei+data-rfi-ctrl Never 0 1000
Time LB+ctrlfencei+data-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+data-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+data-rfi-ctrlfencei
"DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | xor x7,x5,x5   ;
 LC00:          | ori x7,x7,1    ;
 fence.i        | sw x7,0(x8)    ;
 sw x7,0(x8)    | lw x9,0(x8)    ;
                | bne x9,x0,LC01 ;
                | LC01:          ;
                | fence.i        ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor a7,a1,a1
	ori a7,a7,1
	sw a7,0(a4)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+data-rfi-ctrlfencei Allowed
Histogram (2 states)
996   :>0:x5=0; 1:x5=0; 1:x9=1;
4     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=d857b7533c0c6fce8370575258555211
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfe DpDatadW
Relax LB+ctrlfencei+data-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpDatadW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrlfencei+data-rfi-ctrlfencei Never 0 1000
Time LB+ctrlfencei+data-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrl-rfi-addr
"Fence.r.rwdRW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence r,rw  | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrl-rfi-addr Allowed
Histogram (3 states)
971   :>0:x5=0; 1:x5=0; 1:x9=1;
25    :>0:x5=1; 1:x5=0; 1:x9=1;
4     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=51db123c91a4a438c792d4fbfb2bf427
Cycle=Rfi DpAddrdW Rfe Fence.r.rwdRW Rfe DpCtrldW
Relax LB+fence.r.rw+ctrl-rfi-addr No Rfi
Safe=Rfe Fence.r.rwdRW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+fence.r.rw+ctrl-rfi-addr Never 0 1000
Time LB+fence.r.rw+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrl-rfi-data
"Fence.r.rwdRW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrl-rfi-data Allowed
Histogram (3 states)
979   :>0:x5=0; 1:x5=0; 1:x9=1;
19    :>0:x5=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9600523dfa4056013d2550a0de1484c3
Cycle=Rfi DpDatadW Rfe Fence.r.rwdRW Rfe DpCtrldW
Relax LB+fence.r.rw+ctrl-rfi-data No Rfi
Safe=Rfe Fence.r.rwdRW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+fence.r.rw+ctrl-rfi-data Never 0 1000
Time LB+fence.r.rw+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrl-rfi-ctrl
"Fence.r.rwdRW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrl-rfi-ctrl Allowed
Histogram (3 states)
976   :>0:x5=0; 1:x5=0; 1:x9=1;
23    :>0:x5=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f31267900055afa144be7ced41cf3a25
Cycle=Rfi DpCtrldW Rfe Fence.r.rwdRW Rfe DpCtrldW
Relax LB+fence.r.rw+ctrl-rfi-ctrl No Rfi
Safe=Rfe Fence.r.rwdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+fence.r.rw+ctrl-rfi-ctrl Never 0 1000
Time LB+fence.r.rw+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrl-rfi-ctrlfencei
"Fence.r.rwdRW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
998   :>0:x5=0; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6f33ab2f2a2c6a9530dfdcaf62e739a4
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRW Rfe DpCtrldW
Relax LB+fence.r.rw+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.r.rwdRW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.r.rw+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+fence.r.rw+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrl-rfi
"Fence.w.wdWW Rfe DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+ctrl-rfi Allowed
Histogram (2 states)
482   :>1:x5=0; 1:x9=1; x=1;
518   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=97ee4a2e9d0206a4278ba34a3cd66525
Cycle=Rfi Fre Fence.w.wdWW Rfe DpCtrldW
Relax MP+fence.w.w+ctrl-rfi No Rfi
Safe=Rfe Fre Fence.w.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi Fre
Observation MP+fence.w.w+ctrl-rfi Never 0 1000
Time MP+fence.w.w+ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrl-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrl-rfi-addrs
"Fence.w.wdWW Rfe DpCtrldW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | add x12,x8,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+ctrl-rfi-addrs Allowed
Histogram (2 states)
531   :>1:x5=0; 1:x9=1; 1:x11=1; x=1;
469   :>1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=42bb213f50501ababf4f089aee1cf16f
Cycle=Rfi DpAddrsR Fre Fence.w.wdWW Rfe DpCtrldW
Relax MP+fence.w.w+ctrl-rfi-addrs No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrsR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi DpAddrsR Fre
Observation MP+fence.w.w+ctrl-rfi-addrs Never 0 1000
Time MP+fence.w.w+ctrl-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrl-rfi-addr
"Fence.w.wdWW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+ctrl-rfi-addr Allowed
Histogram (2 states)
564   :>1:x5=0; 1:x9=1; 1:x11=0;
436   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=d4f811c3bb32cb502ed78b7c08542745
Cycle=Rfi DpAddrdR Fre Fence.w.wdWW Rfe DpCtrldW
Relax MP+fence.w.w+ctrl-rfi-addr No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+fence.w.w+ctrl-rfi-addr Never 0 1000
Time MP+fence.w.w+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrl-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrl-rfi-ctrlfenceis
"Fence.w.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+ctrl-rfi-ctrlfenceis Allowed
Histogram (3 states)
517   :>1:x5=0; 1:x9=1; 1:x10=1; x=1;
4     :>1:x5=0; 1:x9=1; 1:x10=1; x=2;
479   :>1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=2de0148bc01686b2f6810db66403308a
Cycle=Rfi DpCtrlFenceIsR Fre Fence.w.wdWW Rfe DpCtrldW
Relax MP+fence.w.w+ctrl-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.w.wdWW DpCtrldW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.w.w+ctrl-rfi-ctrlfenceis Never 0 1000
Time MP+fence.w.w+ctrl-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrl-rfi-ctrlfencei
"Fence.w.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
2     :>1:x5=0; 1:x9=1; 1:x10=0;
998   :>1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=2f38b709fbb6c59bc4f167a0ff54eb98
Cycle=Rfi DpCtrlFenceIdR Fre Fence.w.wdWW Rfe DpCtrldW
Relax MP+fence.w.w+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.w.wdWW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.w.w+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+fence.w.w+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrl-rfi-addr
"Fence.w.wdWW Rfe DpCtrldW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrl-rfi-addr Allowed
Histogram (2 states)
538   :>1:x5=0; 1:x9=1; x=1;
462   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=587b4ba0f39d583d6b2c351013596bb6
Cycle=Rfi DpAddrdW Wse Fence.w.wdWW Rfe DpCtrldW
Relax S+fence.w.w+ctrl-rfi-addr No Rfi
Safe=Rfe Wse Fence.w.wdWW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi DpAddrdW Wse
Observation S+fence.w.w+ctrl-rfi-addr Never 0 1000
Time S+fence.w.w+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrl-rfi-data
"Fence.w.wdWW Rfe DpCtrldW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrl-rfi-data Allowed
Histogram (3 states)
638   :>1:x5=0; 1:x9=1; x=1;
1     :>1:x5=1; 1:x9=1; x=1;
361   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=eaf59e2f70f229a395730f4161b25347
Cycle=Rfi DpDatadW Wse Fence.w.wdWW Rfe DpCtrldW
Relax S+fence.w.w+ctrl-rfi-data No Rfi
Safe=Rfe Wse Fence.w.wdWW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi DpDatadW Wse
Observation S+fence.w.w+ctrl-rfi-data Never 0 1000
Time S+fence.w.w+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrl-rfi-ctrl
"Fence.w.wdWW Rfe DpCtrldW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrl-rfi-ctrl Allowed
Histogram (3 states)
568   :>1:x5=0; 1:x9=1; x=1;
1     :>1:x5=1; 1:x9=1; x=1;
431   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3780cdff9c3c281f948c04700dbde7cf
Cycle=Rfi DpCtrldW Wse Fence.w.wdWW Rfe DpCtrldW
Relax S+fence.w.w+ctrl-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.w.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi DpCtrldW Wse
Observation S+fence.w.w+ctrl-rfi-ctrl Never 0 1000
Time S+fence.w.w+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrl-rfi-ctrlfencei
"Fence.w.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
996   :>1:x5=0; 1:x9=1; x=1;
4     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4069c137db3c4cbc8c7b92a6c0dc0e78
Cycle=Rfi DpCtrlFenceIdW Wse Fence.w.wdWW Rfe DpCtrldW
Relax S+fence.w.w+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.w.wdWW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Observation S+fence.w.w+ctrl-rfi-ctrlfencei Never 0 1000
Time S+fence.w.w+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrl-rfi
"Fence.rw.wdWW Rfe DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+ctrl-rfi Allowed
Histogram (2 states)
487   :>1:x5=0; 1:x9=1; x=1;
513   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=141a129b5a03d982e900ff892d4fd082
Cycle=Rfi Fre Fence.rw.wdWW Rfe DpCtrldW
Relax MP+fence.rw.w+ctrl-rfi No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrldW Rfi Fre
Observation MP+fence.rw.w+ctrl-rfi Never 0 1000
Time MP+fence.rw.w+ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrl-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrl-rfi-addrs
"Fence.rw.wdWW Rfe DpCtrldW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | add x12,x8,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+ctrl-rfi-addrs Allowed
Histogram (2 states)
514   :>1:x5=0; 1:x9=1; 1:x11=1; x=1;
486   :>1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=b17c718cefc2f8d37c9dfecf95a7991b
Cycle=Rfi DpAddrsR Fre Fence.rw.wdWW Rfe DpCtrldW
Relax MP+fence.rw.w+ctrl-rfi-addrs No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrsR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrldW Rfi DpAddrsR Fre
Observation MP+fence.rw.w+ctrl-rfi-addrs Never 0 1000
Time MP+fence.rw.w+ctrl-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrl-rfi-addr
"Fence.rw.wdWW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+ctrl-rfi-addr Allowed
Histogram (2 states)
515   :>1:x5=0; 1:x9=1; 1:x11=0;
485   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=88d35d9266ed7ef6fabebef922c143e7
Cycle=Rfi DpAddrdR Fre Fence.rw.wdWW Rfe DpCtrldW
Relax MP+fence.rw.w+ctrl-rfi-addr No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+fence.rw.w+ctrl-rfi-addr Never 0 1000
Time MP+fence.rw.w+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrl-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrl-rfi-ctrlfenceis
"Fence.rw.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+ctrl-rfi-ctrlfenceis Allowed
Histogram (3 states)
504   :>1:x5=0; 1:x9=1; 1:x10=1; x=1;
2     :>1:x5=0; 1:x9=1; 1:x10=1; x=2;
494   :>1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=777e3c441bb9da42d78117fbb6f05bfe
Cycle=Rfi DpCtrlFenceIsR Fre Fence.rw.wdWW Rfe DpCtrldW
Relax MP+fence.rw.w+ctrl-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpCtrldW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.rw.w+ctrl-rfi-ctrlfenceis Never 0 1000
Time MP+fence.rw.w+ctrl-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrl-rfi-ctrlfencei
"Fence.rw.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+ctrl-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=66505f30ea12943576d6713aa0264cc0
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.wdWW Rfe DpCtrldW
Relax MP+fence.rw.w+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.rw.w+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+fence.rw.w+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrl-rfi-addr
"Fence.rw.wdWW Rfe DpCtrldW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrl-rfi-addr Allowed
Histogram (2 states)
564   :>1:x5=0; 1:x9=1; x=1;
436   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=fc47a08897b3ee00d0234bd2d0e41a63
Cycle=Rfi DpAddrdW Wse Fence.rw.wdWW Rfe DpCtrldW
Relax S+fence.rw.w+ctrl-rfi-addr No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrldW Rfi DpAddrdW Wse
Observation S+fence.rw.w+ctrl-rfi-addr Never 0 1000
Time S+fence.rw.w+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrl-rfi-data
"Fence.rw.wdWW Rfe DpCtrldW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrl-rfi-data Allowed
Histogram (2 states)
583   :>1:x5=0; 1:x9=1; x=1;
417   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6020d93f585ed4d8a2e7c9c4c2885f1e
Cycle=Rfi DpDatadW Wse Fence.rw.wdWW Rfe DpCtrldW
Relax S+fence.rw.w+ctrl-rfi-data No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrldW Rfi DpDatadW Wse
Observation S+fence.rw.w+ctrl-rfi-data Never 0 1000
Time S+fence.rw.w+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrl-rfi-ctrl
"Fence.rw.wdWW Rfe DpCtrldW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrl-rfi-ctrl Allowed
Histogram (2 states)
591   :>1:x5=0; 1:x9=1; x=1;
409   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=56c951396fac2449f4aceb907fa25c27
Cycle=Rfi DpCtrldW Wse Fence.rw.wdWW Rfe DpCtrldW
Relax S+fence.rw.w+ctrl-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrldW Rfi DpCtrldW Wse
Observation S+fence.rw.w+ctrl-rfi-ctrl Never 0 1000
Time S+fence.rw.w+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrl-rfi-ctrlfencei
"Fence.rw.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrl-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4c13e36e25455666d9876ef35992c37d
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.wdWW Rfe DpCtrldW
Relax S+fence.rw.w+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Observation S+fence.rw.w+ctrl-rfi-ctrlfencei Never 0 1000
Time S+fence.rw.w+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrl-rfi-addr
"Fence.rw.wdRW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrl-rfi-addr Allowed
Histogram (3 states)
969   :>0:x5=0; 1:x5=0; 1:x9=1;
30    :>0:x5=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=cf4b32b38b17feed8476c09cd9e9c0db
Cycle=Rfi DpAddrdW Rfe Fence.rw.wdRW Rfe DpCtrldW
Relax LB+fence.rw.w+ctrl-rfi-addr No Rfi
Safe=Rfe Fence.rw.wdRW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+fence.rw.w+ctrl-rfi-addr Never 0 1000
Time LB+fence.rw.w+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrl-rfi-data
"Fence.rw.wdRW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrl-rfi-data Allowed
Histogram (2 states)
982   :>0:x5=0; 1:x5=0; 1:x9=1;
18    :>0:x5=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=48ff82179d527271971fda7f02dc45cd
Cycle=Rfi DpDatadW Rfe Fence.rw.wdRW Rfe DpCtrldW
Relax LB+fence.rw.w+ctrl-rfi-data No Rfi
Safe=Rfe Fence.rw.wdRW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+fence.rw.w+ctrl-rfi-data Never 0 1000
Time LB+fence.rw.w+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrl-rfi-ctrl
"Fence.rw.wdRW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrl-rfi-ctrl Allowed
Histogram (3 states)
972   :>0:x5=0; 1:x5=0; 1:x9=1;
23    :>0:x5=1; 1:x5=0; 1:x9=1;
5     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e6863ae37e61b0f5cbedf02d886fdf77
Cycle=Rfi DpCtrldW Rfe Fence.rw.wdRW Rfe DpCtrldW
Relax LB+fence.rw.w+ctrl-rfi-ctrl No Rfi
Safe=Rfe Fence.rw.wdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+fence.rw.w+ctrl-rfi-ctrl Never 0 1000
Time LB+fence.rw.w+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrl-rfi-ctrlfencei
"Fence.rw.wdRW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
998   :>0:x5=0; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=77dfce1730fb5eee2ed61c9f56275fa6
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.wdRW Rfe DpCtrldW
Relax LB+fence.rw.w+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.rw.wdRW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.rw.w+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+fence.rw.w+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrl-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-rfi
"Fence.rw.rwdWW Rfe DpCtrldW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+ctrl-rfi Allowed
Histogram (2 states)
492   :>1:x5=0; 1:x9=1; x=1;
508   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=16938edb4a4beda7d4a200e156fa388b
Cycle=Rfi Fre Fence.rw.rwdWW Rfe DpCtrldW
Relax MP+fence.rw.rw+ctrl-rfi No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldW Rfi Fre
Observation MP+fence.rw.rw+ctrl-rfi Never 0 1000
Time MP+fence.rw.rw+ctrl-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrl-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-rfi-addrs
"Fence.rw.rwdWW Rfe DpCtrldW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | add x12,x8,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+ctrl-rfi-addrs Allowed
Histogram (2 states)
510   :>1:x5=0; 1:x9=1; 1:x11=1; x=1;
490   :>1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=5e1d805c5cd60423f21113a138767144
Cycle=Rfi DpAddrsR Fre Fence.rw.rwdWW Rfe DpCtrldW
Relax MP+fence.rw.rw+ctrl-rfi-addrs No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrsR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldW Rfi DpAddrsR Fre
Observation MP+fence.rw.rw+ctrl-rfi-addrs Never 0 1000
Time MP+fence.rw.rw+ctrl-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-rfi-addr
"Fence.rw.rwdWW Rfe DpCtrldW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrl-rfi-addr Allowed
Histogram (2 states)
545   :>1:x5=0; 1:x9=1; 1:x11=0;
455   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=5ce131b85e9b7cf39e5f858d161649ca
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe DpCtrldW
Relax MP+fence.rw.rw+ctrl-rfi-addr No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldW Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+ctrl-rfi-addr Never 0 1000
Time MP+fence.rw.rw+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrl-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-rfi-ctrlfenceis
"Fence.rw.rwdWW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+ctrl-rfi-ctrlfenceis Allowed
Histogram (3 states)
518   :>1:x5=0; 1:x9=1; 1:x10=1; x=1;
2     :>1:x5=0; 1:x9=1; 1:x10=1; x=2;
480   :>1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=ea81bd9f1c9070ab6da7a0af6413f889
Cycle=Rfi DpCtrlFenceIsR Fre Fence.rw.rwdWW Rfe DpCtrldW
Relax MP+fence.rw.rw+ctrl-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpCtrldW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.rw.rw+ctrl-rfi-ctrlfenceis Never 0 1000
Time MP+fence.rw.rw+ctrl-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-rfi-ctrlfencei
"Fence.rw.rwdWW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrl-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=15cbbb0330fe88ca447f11b5e2f5a326
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.rwdWW Rfe DpCtrldW
Relax MP+fence.rw.rw+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpCtrldW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.rw.rw+ctrl-rfi-ctrlfencei Never 0 1000
Time MP+fence.rw.rw+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-rfi-addr
"Fence.rw.rwdWW Rfe DpCtrldW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-rfi-addr Allowed
Histogram (2 states)
560   :>1:x5=0; 1:x9=1; x=1;
440   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=15ebc31156419c53a6de1d809100cb94
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe DpCtrldW
Relax S+fence.rw.rw+ctrl-rfi-addr No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldW Rfi DpAddrdW Wse
Observation S+fence.rw.rw+ctrl-rfi-addr Never 0 1000
Time S+fence.rw.rw+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-rfi-data
"Fence.rw.rwdWW Rfe DpCtrldW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-rfi-data Allowed
Histogram (2 states)
555   :>1:x5=0; 1:x9=1; x=1;
445   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0968a9d3de4ab9d8c12d769a2662e0bf
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe DpCtrldW
Relax S+fence.rw.rw+ctrl-rfi-data No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldW Rfi DpDatadW Wse
Observation S+fence.rw.rw+ctrl-rfi-data Never 0 1000
Time S+fence.rw.rw+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-rfi-ctrl
"Fence.rw.rwdWW Rfe DpCtrldW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-rfi-ctrl Allowed
Histogram (2 states)
583   :>1:x5=0; 1:x9=1; x=1;
417   :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=83c82a505718d6a9a5406d2c2db052a4
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe DpCtrldW
Relax S+fence.rw.rw+ctrl-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldW Rfi DpCtrldW Wse
Observation S+fence.rw.rw+ctrl-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-rfi-ctrlfencei
"Fence.rw.rwdWW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
999   :>1:x5=0; 1:x9=1; x=1;
1     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4d1a838c87cda3177c29635a2802165b
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWW Rfe DpCtrldW
Relax S+fence.rw.rw+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldW Rfi DpCtrlFenceIdW Wse
Observation S+fence.rw.rw+ctrl-rfi-ctrlfencei Never 0 1000
Time S+fence.rw.rw+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-rfi-addr
"Fence.rw.rwdRW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-rfi-addr Allowed
Histogram (3 states)
977   :>0:x5=0; 1:x5=0; 1:x9=1;
21    :>0:x5=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f95f79d343c36cfe7c08b8342d6d0b55
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe DpCtrldW
Relax LB+fence.rw.rw+ctrl-rfi-addr No Rfi
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+ctrl-rfi-addr Never 0 1000
Time LB+fence.rw.rw+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-rfi-data
"Fence.rw.rwdRW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-rfi-data Allowed
Histogram (3 states)
974   :>0:x5=0; 1:x5=0; 1:x9=1;
25    :>0:x5=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=892a82653c266ad1b6f8adc335c4f23e
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe DpCtrldW
Relax LB+fence.rw.rw+ctrl-rfi-data No Rfi
Safe=Rfe Fence.rw.rwdRW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+ctrl-rfi-data Never 0 1000
Time LB+fence.rw.rw+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-rfi-ctrl
"Fence.rw.rwdRW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-rfi-ctrl Allowed
Histogram (3 states)
989   :>0:x5=0; 1:x5=0; 1:x9=1;
9     :>0:x5=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9e4fc22269c87723d73fcb8f79aedc99
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe DpCtrldW
Relax LB+fence.rw.rw+ctrl-rfi-ctrl No Rfi
Safe=Rfe Fence.rw.rwdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+ctrl-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-rfi-ctrlfencei
"Fence.rw.rwdRW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>0:x5=0; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3c29e5bab90edc3893765e35fc57150d
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRW Rfe DpCtrldW
Relax LB+fence.rw.rw+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.rw.rwdRW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.rw.rw+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+fence.rw.rw+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-addrs
"DpCtrldW Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 bne x5,x0,LC00  | bne x5,x0,LC01  ;
 LC00:           | LC01:           ;
 sw x7,0(x8)     | sw x7,0(x8)     ;
 lw x9,0(x8)     | lw x9,0(x8)     ;
 xor x10,x9,x9   | xor x10,x9,x9   ;
 add x12,x11,x10 | add x12,x11,x10 ;
 sw x7,0(x12)    | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+ctrl-rfi-addrs Allowed
Histogram (3 states)
922   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
41    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
37    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ad11883d43384618c10e81298fa1790d
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe DpCtrldW
Relax LB+ctrl-rfi-addrs No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+ctrl-rfi-addrs Never 0 1000
Time LB+ctrl-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-addr+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-addr+ctrl-rfi-data
"DpCtrldW Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 bne x5,x0,LC00  | bne x5,x0,LC01 ;
 LC00:           | LC01:          ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | xor x10,x9,x9  ;
 add x12,x11,x10 | ori x10,x10,1  ;
 sw x7,0(x12)    | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrl-rfi-addr+ctrl-rfi-data Allowed
Histogram (3 states)
958   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
13    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
29    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a633c03bae94b611e516cfa691c9653b
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe DpCtrldW
Relax LB+ctrl-rfi-addr+ctrl-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+ctrl-rfi-addr+ctrl-rfi-data Never 0 1000
Time LB+ctrl-rfi-addr+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-addr+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-addr+ctrl-rfi-ctrl
"DpCtrldW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 bne x5,x0,LC00  | bne x5,x0,LC01 ;
 LC00:           | LC01:          ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | bne x9,x0,LC02 ;
 add x12,x11,x10 | LC02:          ;
 sw x7,0(x12)    | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrl-rfi-addr+ctrl-rfi-ctrl Allowed
Histogram (3 states)
949   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
23    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
28    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=b1bb7012c2672fd3a330f3fc43a90078
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+ctrl-rfi-addr+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+ctrl-rfi-addr+ctrl-rfi-ctrl Never 0 1000
Time LB+ctrl-rfi-addr+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-addr+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-addr+ctrl-rfi-ctrlfencei
"DpCtrldW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 bne x5,x0,LC00  | bne x5,x0,LC01 ;
 LC00:           | LC01:          ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | bne x9,x0,LC02 ;
 add x12,x11,x10 | LC02:          ;
 sw x7,0(x12)    | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+ctrl-rfi-addr+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
927   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
73    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8b53bc54fb206f1314b560d020340b01
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrl-rfi-addr+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl-rfi-addr+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+ctrl-rfi-addr+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-addr+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-addr+ctrlfencei-rfi-addr
"DpCtrldW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 bne x5,x0,LC00  | bne x5,x0,LC01  ;
 LC00:           | LC01:           ;
 sw x7,0(x8)     | fence.i         ;
 lw x9,0(x8)     | sw x7,0(x8)     ;
 xor x10,x9,x9   | lw x9,0(x8)     ;
 add x12,x11,x10 | xor x10,x9,x9   ;
 sw x7,0(x12)    | add x12,x11,x10 ;
                 | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+ctrl-rfi-addr+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
970   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
29    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8345ffa6070cece9b4cff6d30b2319ae
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-addr+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+ctrl-rfi-addr+ctrlfencei-rfi-addr Never 0 1000
Time LB+ctrl-rfi-addr+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-data+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-data+ctrlfencei-rfi-addr
"DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 sw x7,0(x8)    | fence.i         ;
 lw x9,0(x8)    | sw x7,0(x8)     ;
 xor x10,x9,x9  | lw x9,0(x8)     ;
 ori x10,x10,1  | xor x10,x9,x9   ;
 sw x10,0(x11)  | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrl-rfi-data+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
960   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
3     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
37    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e9c7a420bc421fbb3f3e6d353c202516
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-data+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+ctrl-rfi-data+ctrlfencei-rfi-addr Never 0 1000
Time LB+ctrl-rfi-data+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrl+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrl+ctrlfencei-rfi-addr
"DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC02  ;
 LC00:          | LC02:           ;
 sw x7,0(x8)    | fence.i         ;
 lw x9,0(x8)    | sw x7,0(x8)     ;
 bne x9,x0,LC01 | lw x9,0(x8)     ;
 LC01:          | xor x10,x9,x9   ;
 sw x7,0(x10)   | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrl-rfi-ctrl+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
967   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
33    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f9152d8a46774069bcff2603e5cdbde2
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-ctrl+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+ctrl-rfi-ctrl+ctrlfencei-rfi-addr Never 0 1000
Time LB+ctrl-rfi-ctrl+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-addr
"DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC02  ;
 LC00:          | LC02:           ;
 sw x7,0(x8)    | fence.i         ;
 lw x9,0(x8)    | sw x7,0(x8)     ;
 bne x9,x0,LC01 | lw x9,0(x8)     ;
 LC01:          | xor x10,x9,x9   ;
 fence.i        | add x12,x11,x10 ;
 sw x7,0(x10)   | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-addr Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e8dea13d20f6b5c55ab141daa8068e0f
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-addr Never 0 1000
Time LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-rfi-addr
"DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 add x10,x9,x7 | LC00:           ;
 sw x8,0(x10)  | sw x7,0(x8)     ;
               | lw x9,0(x8)     ;
               | xor x10,x9,x9   ;
               | add x12,x11,x10 ;
               | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-rfi-addr Allowed
Histogram (3 states)
730   :>0:x5=0; 1:x5=0; 1:x9=1;
207   :>0:x5=1; 1:x5=0; 1:x9=1;
63    :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=918daa92a605b713243fbea6bc1256ce
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe DpCtrldW
Relax LB+addr+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+addr+ctrl-rfi-addr Never 0 1000
Time LB+addr+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-rfi-data
"DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 add x10,x9,x7 | LC00:          ;
 sw x8,0(x10)  | sw x7,0(x8)    ;
               | lw x9,0(x8)    ;
               | xor x10,x9,x9  ;
               | ori x10,x10,1  ;
               | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-rfi-data Allowed
Histogram (3 states)
867   :>0:x5=0; 1:x5=0; 1:x9=1;
59    :>0:x5=1; 1:x5=0; 1:x9=1;
74    :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a61b67ae388b5ca46b252c3704f54605
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe DpCtrldW
Relax LB+addr+ctrl-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+addr+ctrl-rfi-data Never 0 1000
Time LB+addr+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-rfi-ctrl
"DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 add x10,x9,x7 | LC00:          ;
 sw x8,0(x10)  | sw x7,0(x8)    ;
               | lw x9,0(x8)    ;
               | bne x9,x0,LC01 ;
               | LC01:          ;
               | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-rfi-ctrl Allowed
Histogram (3 states)
928   :>0:x5=0; 1:x5=0; 1:x9=1;
11    :>0:x5=1; 1:x5=0; 1:x9=1;
61    :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6b0a3e19eac5be1c29bbc40a17d18dfe
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe DpCtrldW
Relax LB+addr+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+addr+ctrl-rfi-ctrl Never 0 1000
Time LB+addr+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-rfi-ctrlfencei
"DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 add x10,x9,x7 | LC00:          ;
 sw x8,0(x10)  | sw x7,0(x8)    ;
               | lw x9,0(x8)    ;
               | bne x9,x0,LC01 ;
               | LC01:          ;
               | fence.i        ;
               | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
752   :>0:x5=0; 1:x5=0; 1:x9=1;
248   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=00299fe3aed29a82d7578578b696dde4
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfe DpCtrldW
Relax LB+addr+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+addr+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-datas.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-datas
"DpCtrldW Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 xor x10,x9,x9  | xor x10,x9,x9  ;
 ori x10,x10,1  | ori x10,x10,1  ;
 sw x10,0(x11)  | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrl-rfi-datas Allowed
Histogram (3 states)
929   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
23    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
48    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7364664b22699daee7081079c121e65f
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe DpCtrldW
Relax LB+ctrl-rfi-datas No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+ctrl-rfi-datas Never 0 1000
Time LB+ctrl-rfi-datas 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-data+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-data+ctrl-rfi-ctrl
"DpCtrldW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 xor x10,x9,x9  | bne x9,x0,LC02 ;
 ori x10,x10,1  | LC02:          ;
 sw x10,0(x11)  | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrl-rfi-data+ctrl-rfi-ctrl Allowed
Histogram (3 states)
930   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
42    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
28    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=eba72c1075a4c27e88c3c8e22c75d747
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+ctrl-rfi-data+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+ctrl-rfi-data+ctrl-rfi-ctrl Never 0 1000
Time LB+ctrl-rfi-data+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-data+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-data+ctrl-rfi-ctrlfencei
"DpCtrldW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 xor x10,x9,x9  | bne x9,x0,LC02 ;
 ori x10,x10,1  | LC02:          ;
 sw x10,0(x11)  | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrl-rfi-data+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
952   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
48    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=370f52ac8dbb4e90d1b5471fa9486a53
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrl-rfi-data+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl-rfi-data+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+ctrl-rfi-data+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-addr+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-addr+ctrlfencei-rfi-data
"DpCtrldW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 bne x5,x0,LC00  | bne x5,x0,LC01 ;
 LC00:           | LC01:          ;
 sw x7,0(x8)     | fence.i        ;
 lw x9,0(x8)     | sw x7,0(x8)    ;
 xor x10,x9,x9   | lw x9,0(x8)    ;
 add x12,x11,x10 | xor x10,x9,x9  ;
 sw x7,0(x12)    | ori x10,x10,1  ;
                 | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+ctrl-rfi-addr+ctrlfencei-rfi-data Allowed
Histogram (2 states)
986   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
14    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=54878702da6bf2c801cd257f3c1015ae
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe DpCtrldW
Relax LB+ctrl-rfi-addr+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+ctrl-rfi-addr+ctrlfencei-rfi-data Never 0 1000
Time LB+ctrl-rfi-addr+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-data+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-data+ctrlfencei-rfi-data
"DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 xor x10,x9,x9  | lw x9,0(x8)    ;
 ori x10,x10,1  | xor x10,x9,x9  ;
 sw x10,0(x11)  | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrl-rfi-data+ctrlfencei-rfi-data Allowed
Histogram (2 states)
983   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
17    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4abc2e520bfe4804b0746967739662d3
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-data+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+ctrl-rfi-data+ctrlfencei-rfi-data Never 0 1000
Time LB+ctrl-rfi-data+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrl+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrl+ctrlfencei-rfi-data
"DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC01 | lw x9,0(x8)    ;
 LC01:          | xor x10,x9,x9  ;
 sw x7,0(x10)   | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrl-rfi-ctrl+ctrlfencei-rfi-data Allowed
Histogram (2 states)
987   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
13    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=abe231c9b1a935d9eb6fc114e548d053
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-ctrl+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+ctrl-rfi-ctrl+ctrlfencei-rfi-data Never 0 1000
Time LB+ctrl-rfi-ctrl+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-data
"DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC01 | lw x9,0(x8)    ;
 LC01:          | xor x10,x9,x9  ;
 fence.i        | ori x10,x10,1  ;
 sw x7,0(x10)   | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-data Allowed
Histogram (2 states)
997   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
3     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e9070f2a920f608a97d4af0d6f17e460
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-data Never 0 1000
Time LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-rfi-addr
"DpDatadW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | bne x5,x0,LC00  ;
 ori x7,x7,1  | LC00:           ;
 sw x7,0(x8)  | sw x7,0(x8)     ;
              | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x12,x11,x10 ;
              | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-rfi-addr Allowed
Histogram (3 states)
755   :>0:x5=0; 1:x5=0; 1:x9=1;
39    :>0:x5=1; 1:x5=0; 1:x9=1;
206   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7659339fa398bed1e016965e702b1778
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe DpCtrldW
Relax LB+data+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+data+ctrl-rfi-addr Never 0 1000
Time LB+data+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-rfi-data
"DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | bne x5,x0,LC00 ;
 ori x7,x7,1  | LC00:          ;
 sw x7,0(x8)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | xor x10,x9,x9  ;
              | ori x10,x10,1  ;
              | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-rfi-data Allowed
Histogram (3 states)
831   :>0:x5=0; 1:x5=0; 1:x9=1;
17    :>0:x5=1; 1:x5=0; 1:x9=1;
152   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=2448e0180cecc31e5e9f6c1dd83926cf
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe DpCtrldW
Relax LB+data+ctrl-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+data+ctrl-rfi-data Never 0 1000
Time LB+data+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-rfi-ctrl
"DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | bne x5,x0,LC00 ;
 ori x7,x7,1  | LC00:          ;
 sw x7,0(x8)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-rfi-ctrl Allowed
Histogram (3 states)
737   :>0:x5=0; 1:x5=0; 1:x9=1;
14    :>0:x5=1; 1:x5=0; 1:x9=1;
249   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c87590de0fae134a9ca1a7b59fbccc2e
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe DpCtrldW
Relax LB+data+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+data+ctrl-rfi-ctrl Never 0 1000
Time LB+data+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-rfi-ctrlfencei
"DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | bne x5,x0,LC00 ;
 ori x7,x7,1  | LC00:          ;
 sw x7,0(x8)  | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-rfi-ctrlfencei Allowed
Histogram (3 states)
554   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 1:x5=0; 1:x9=1;
445   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=78f8d0683de4b7258f4c1be1ba87fb43
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfe DpCtrldW
Relax LB+data+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+data+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+data+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrls.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrls
"DpCtrldW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC01 | bne x9,x0,LC03 ;
 LC01:          | LC03:          ;
 sw x7,0(x10)   | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrl-rfi-ctrls Allowed
Histogram (3 states)
932   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
42    :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
26    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f71706ffe63d51a18770dcbc6e54b852
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+ctrl-rfi-ctrls No Rfi
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+ctrl-rfi-ctrls Never 0 1000
Time LB+ctrl-rfi-ctrls 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrl+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrl+ctrl-rfi-ctrlfencei
"DpCtrldW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC01 | bne x9,x0,LC03 ;
 LC01:          | LC03:          ;
 sw x7,0(x10)   | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrl-rfi-ctrl+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
971   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
29    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ef0e739f44695d740a06cc0ada2a2a23
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrl-rfi-ctrl+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl-rfi-ctrl+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+ctrl-rfi-ctrl+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrl
"DpCtrldW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 bne x5,x0,LC00  | bne x5,x0,LC01 ;
 LC00:           | LC01:          ;
 sw x7,0(x8)     | fence.i        ;
 lw x9,0(x8)     | sw x7,0(x8)    ;
 xor x10,x9,x9   | lw x9,0(x8)    ;
 add x12,x11,x10 | bne x9,x0,LC02 ;
 sw x7,0(x12)    | LC02:          ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
960   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
40    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ef18b3f994fba53f8a1fa46e41a155f1
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-data+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-data+ctrlfencei-rfi-ctrl
"DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 xor x10,x9,x9  | lw x9,0(x8)    ;
 ori x10,x10,1  | bne x9,x0,LC02 ;
 sw x10,0(x11)  | LC02:          ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrl-rfi-data+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
946   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
54    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e10b1658f9268f4beae8d8ec77f43f8d
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe DpCtrldW
Relax LB+ctrl-rfi-data+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+ctrl-rfi-data+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+ctrl-rfi-data+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrl
"DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC01 | lw x9,0(x8)    ;
 LC01:          | bne x9,x0,LC03 ;
 sw x7,0(x10)   | LC03:          ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
964   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
36    :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=94faab87ae3a6ec15c69aa05461d1124
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrl
"DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC01 | lw x9,0(x8)    ;
 LC01:          | bne x9,x0,LC03 ;
 fence.i        | LC03:          ;
 sw x7,0(x10)   | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrl Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=6fa65cbdb26d1eb76f22f0f5af4e70c0
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-rfi-addr
"DpCtrldW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
                | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-rfi-addr Allowed
Histogram (3 states)
690   :>0:x5=0; 1:x5=0; 1:x9=1;
10    :>0:x5=1; 1:x5=0; 1:x9=1;
300   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0f057a291d5ebfcfa9c46ee19c9e8dc9
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe DpCtrldW
Relax LB+ctrl+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+ctrl+ctrl-rfi-addr Never 0 1000
Time LB+ctrl+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-rfi-data
"DpCtrldW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-rfi-data Allowed
Histogram (3 states)
676   :>0:x5=0; 1:x5=0; 1:x9=1;
8     :>0:x5=1; 1:x5=0; 1:x9=1;
316   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=fc3013ecca6520ac67700b1d2f00b5af
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe DpCtrldW
Relax LB+ctrl+ctrl-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+ctrl+ctrl-rfi-data Never 0 1000
Time LB+ctrl+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-rfi-ctrl
"DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-rfi-ctrl Allowed
Histogram (3 states)
672   :>0:x5=0; 1:x5=0; 1:x9=1;
19    :>0:x5=1; 1:x5=0; 1:x9=1;
309   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=0e8c4a941ddd0e060f3bc6e22e2e9d61
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe DpCtrldW
Relax LB+ctrl+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+ctrl+ctrl-rfi-ctrl Never 0 1000
Time LB+ctrl+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-rfi-ctrlfencei
"DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
544   :>0:x5=0; 1:x5=0; 1:x9=1;
456   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8c02051893f3692e3c4f40140106f031
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfe DpCtrldW
Relax LB+ctrl+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+ctrl+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrlfenceis
"DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC01 | bne x9,x0,LC03 ;
 LC01:          | LC03:          ;
 fence.i        | fence.i        ;
 sw x7,0(x10)   | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
Test LB+ctrl-rfi-ctrlfenceis Allowed
Histogram (2 states)
999   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e87929c2499456ba9a3ca53ad0bf7bdb
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrl-rfi-ctrlfenceis No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl-rfi-ctrlfenceis Never 0 1000
Time LB+ctrl-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrlfencei
"DpCtrldW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 bne x5,x0,LC00  | bne x5,x0,LC01 ;
 LC00:           | LC01:          ;
 sw x7,0(x8)     | fence.i        ;
 lw x9,0(x8)     | sw x7,0(x8)    ;
 xor x10,x9,x9   | lw x9,0(x8)    ;
 add x12,x11,x10 | bne x9,x0,LC02 ;
 sw x7,0(x12)    | LC02:          ;
                 | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
740   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
260   :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c59e21611f0385a23ab91104bd3db9e7
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+ctrl-rfi-addr+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-data+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-data+ctrlfencei-rfi-ctrlfencei
"DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 xor x10,x9,x9  | lw x9,0(x8)    ;
 ori x10,x10,1  | bne x9,x0,LC02 ;
 sw x10,0(x11)  | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrl-rfi-data+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
746   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
254   :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=06588844a2f91876fe0a55154d357b01
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrl-rfi-data+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl-rfi-data+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+ctrl-rfi-data+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrlfencei
"DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC01 | lw x9,0(x8)    ;
 LC01:          | bne x9,x0,LC03 ;
 sw x7,0(x10)   | LC03:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
763   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
237   :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=788bda960125a75e36785cfc018022cd
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+ctrl-rfi-ctrl+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei
"DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 sw x7,0(x8)    | fence.i        ;
 lw x9,0(x8)    | sw x7,0(x8)    ;
 bne x9,x0,LC01 | lw x9,0(x8)    ;
 LC01:          | bne x9,x0,LC03 ;
 fence.i        | LC03:          ;
 sw x7,0(x10)   | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
Test LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=51d82e36a6f26768be2aaf924c436f7b
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+ctrl-rfi-ctrlfencei+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+ctrl-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+ctrl-rfi-addr
"DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 fence.i        | sw x7,0(x8)     ;
 sw x7,0(x8)    | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+ctrl-rfi-addr Allowed
Histogram (2 states)
977   :>0:x5=0; 1:x5=0; 1:x9=1;
23    :>0:x5=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=bcce37f11d6a21dda241b8e9e14e27bc
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrlfencei+ctrl-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpCtrldW Rfi DpAddrdW Rfe
Observation LB+ctrlfencei+ctrl-rfi-addr Never 0 1000
Time LB+ctrlfencei+ctrl-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+ctrl-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+ctrl-rfi-data
"DpCtrlFenceIdW Rfe DpCtrldW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | sw x7,0(x8)    ;
 sw x7,0(x8)    | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+ctrl-rfi-data Allowed
Histogram (3 states)
959   :>0:x5=0; 1:x5=0; 1:x9=1;
37    :>0:x5=1; 1:x5=0; 1:x9=1;
4     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=fd044a26e306df137e3a42809a8d6048
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrlfencei+ctrl-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpCtrldW Rfi DpDatadW Rfe
Observation LB+ctrlfencei+ctrl-rfi-data Never 0 1000
Time LB+ctrlfencei+ctrl-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+ctrl-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+ctrl-rfi-ctrl
"DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | sw x7,0(x8)    ;
 sw x7,0(x8)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+ctrl-rfi-ctrl Allowed
Histogram (2 states)
960   :>0:x5=0; 1:x5=0; 1:x9=1;
40    :>0:x5=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=2b547ca794a02bc5b8baf13142a1b6e0
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrlfencei+ctrl-rfi-ctrl No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrldW Rfe
Observation LB+ctrlfencei+ctrl-rfi-ctrl Never 0 1000
Time LB+ctrlfencei+ctrl-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+ctrl-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+ctrl-rfi-ctrlfencei
"DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | sw x7,0(x8)    ;
 sw x7,0(x8)    | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+ctrl-rfi-ctrlfencei Allowed
Histogram (2 states)
993   :>0:x5=0; 1:x5=0; 1:x9=1;
7     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e32e831f1eda1b382f1e243bb7ab25bb
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfe DpCtrldW
Relax LB+ctrlfencei+ctrl-rfi-ctrlfencei No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpCtrldW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrlfencei+ctrl-rfi-ctrlfencei Never 0 1000
Time LB+ctrlfencei+ctrl-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrlfencei-rfi-addr
"Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence r,rw  | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | fence.i         ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
999   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=7ce7f2ec7e905b56ebae525378c3228c
Cycle=Rfi DpAddrdW Rfe Fence.r.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.r.rw+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fence.r.rwdRW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+fence.r.rw+ctrlfencei-rfi-addr Never 0 1000
Time LB+fence.r.rw+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrlfencei-rfi-data
"Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrlfencei-rfi-data Allowed
Histogram (1 states)
1000  :>0:x5=0; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=aeda6d491ab17649dff1d05abe051a62
Cycle=Rfi DpDatadW Rfe Fence.r.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.r.rw+ctrlfencei-rfi-data No Rfi
Safe=Rfe Fence.r.rwdRW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+fence.r.rw+ctrlfencei-rfi-data Never 0 1000
Time LB+fence.r.rw+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrlfencei-rfi-ctrl
"Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrlfencei-rfi-ctrl Allowed
Histogram (1 states)
1000  :>0:x5=0; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=810f47aefb2c2259a14ea38834cdd064
Cycle=Rfi DpCtrldW Rfe Fence.r.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.r.rw+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Fence.r.rwdRW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+fence.r.rw+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+fence.r.rw+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.r.rw+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+ctrlfencei-rfi-ctrlfencei
"Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence r,rw  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
Test LB+fence.r.rw+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
990   :>0:x5=0; 1:x5=0; 1:x9=1;
10    :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c538852a4e0367a80e5ab89c8066f66f
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.r.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.r.rw+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.r.rwdRW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.r.rw+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+fence.r.rw+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrlfencei-rfi
"Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+ctrlfencei-rfi Allowed
Histogram (2 states)
997   :>1:x5=0; 1:x9=1; x=1;
3     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=61e092d1c379199dc7d4f2ec4ed7bca6
Cycle=Rfi Fre Fence.w.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.w.w+ctrlfencei-rfi No Rfi
Safe=Rfe Fre Fence.w.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi Fre
Observation MP+fence.w.w+ctrlfencei-rfi Never 0 1000
Time MP+fence.w.w+ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrlfencei-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrlfencei-rfi-addrs
"Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | add x12,x8,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+ctrlfencei-rfi-addrs Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; 1:x11=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=254f6c4b3881f54b3c90e8fae9036668
Cycle=Rfi DpAddrsR Fre Fence.w.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.w.w+ctrlfencei-rfi-addrs No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre
Observation MP+fence.w.w+ctrlfencei-rfi-addrs Never 0 1000
Time MP+fence.w.w+ctrlfencei-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrlfencei-rfi-addr
"Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | fence.i         ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
5     :>1:x5=0; 1:x9=1; 1:x11=0;
995   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=68f3fc6f60b302a490f9c56ee43979aa
Cycle=Rfi DpAddrdR Fre Fence.w.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.w.w+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre Fence.w.wdWW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+fence.w.w+ctrlfencei-rfi-addr Never 0 1000
Time MP+fence.w.w+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrlfencei-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrlfencei-rfi-ctrlfenceis
"Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test MP+fence.w.w+ctrlfencei-rfi-ctrlfenceis Allowed
Histogram (2 states)
998   :>1:x5=0; 1:x9=1; 1:x10=1; x=1;
2     :>1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=a521658ffe590300e662781f16cbd957
Cycle=Rfi DpCtrlFenceIsR Fre Fence.w.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.w.w+ctrlfencei-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.w.wdWW DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.w.w+ctrlfencei-rfi-ctrlfenceis Never 0 1000
Time MP+fence.w.w+ctrlfencei-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.w.w+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+ctrlfencei-rfi-ctrlfencei
"Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=c8c9234dfd3f6bf932aef235b237b3ff
Cycle=Rfi DpCtrlFenceIdR Fre Fence.w.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.w.w+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.w.wdWW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.w.w+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+fence.w.w+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrlfencei-rfi-addr
"Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence w,w   | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | fence.i         ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrlfencei-rfi-addr Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c69a17ed3d2fbf433eaf6788e5ea431d
Cycle=Rfi DpAddrdW Wse Fence.w.wdWW Rfe DpCtrlFenceIdW
Relax S+fence.w.w+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Wse Fence.w.wdWW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse
Observation S+fence.w.w+ctrlfencei-rfi-addr Never 0 1000
Time S+fence.w.w+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrlfencei-rfi-data
"Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrlfencei-rfi-data Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4dd21bcf03de08f0a4030b7cf88ac7b7
Cycle=Rfi DpDatadW Wse Fence.w.wdWW Rfe DpCtrlFenceIdW
Relax S+fence.w.w+ctrlfencei-rfi-data No Rfi
Safe=Rfe Wse Fence.w.wdWW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse
Observation S+fence.w.w+ctrlfencei-rfi-data Never 0 1000
Time S+fence.w.w+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrlfencei-rfi-ctrl
"Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
999   :>1:x5=0; 1:x9=1; x=1;
1     :>1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=dc04e766f3145fe61c72022a24099932
Cycle=Rfi DpCtrldW Wse Fence.w.wdWW Rfe DpCtrlFenceIdW
Relax S+fence.w.w+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.w.wdWW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Observation S+fence.w.w+ctrlfencei-rfi-ctrl Never 0 1000
Time S+fence.w.w+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.w.w+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+ctrlfencei-rfi-ctrlfencei
"Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence w,w   | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
Test S+fence.w.w+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=b46e388468bda59b7d0dfa7d3b87d68a
Cycle=Rfi DpCtrlFenceIdW Wse Fence.w.wdWW Rfe DpCtrlFenceIdW
Relax S+fence.w.w+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.w.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Observation S+fence.w.w+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time S+fence.w.w+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrlfencei-rfi
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+ctrlfencei-rfi Allowed
Histogram (2 states)
998   :>1:x5=0; 1:x9=1; x=1;
2     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=746671b55643869dcf24c2ecb65af2d4
Cycle=Rfi Fre Fence.rw.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.w+ctrlfencei-rfi No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi Fre
Observation MP+fence.rw.w+ctrlfencei-rfi Never 0 1000
Time MP+fence.rw.w+ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrlfencei-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrlfencei-rfi-addrs
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | add x12,x8,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+ctrlfencei-rfi-addrs Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; 1:x11=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=8bdb58f828581643ebbe96c25d9e429e
Cycle=Rfi DpAddrsR Fre Fence.rw.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.w+ctrlfencei-rfi-addrs No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre
Observation MP+fence.rw.w+ctrlfencei-rfi-addrs Never 0 1000
Time MP+fence.rw.w+ctrlfencei-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrlfencei-rfi-addr
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | fence.i         ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
8     :>1:x5=0; 1:x9=1; 1:x11=0;
992   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=cbf2a70822b2e6d6dc50fcf2701b485e
Cycle=Rfi DpAddrdR Fre Fence.rw.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.w+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+fence.rw.w+ctrlfencei-rfi-addr Never 0 1000
Time MP+fence.rw.w+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrlfencei-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrlfencei-rfi-ctrlfenceis
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test MP+fence.rw.w+ctrlfencei-rfi-ctrlfenceis Allowed
Histogram (3 states)
997   :>1:x5=0; 1:x9=1; 1:x10=1; x=1;
1     :>1:x5=1; 1:x9=1; 1:x10=1; x=1;
2     :>1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=0a1638240743998686a5194aa3eae889
Cycle=Rfi DpCtrlFenceIsR Fre Fence.rw.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.w+ctrlfencei-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.rw.w+ctrlfencei-rfi-ctrlfenceis Never 0 1000
Time MP+fence.rw.w+ctrlfencei-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.w+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+ctrlfencei-rfi-ctrlfencei
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=ed45555806fc2926919dd845cc8b0581
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.wdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.w+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.rw.wdWW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.rw.w+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+fence.rw.w+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrlfencei-rfi-addr
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | fence.i         ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
999   :>1:x5=0; 1:x9=1; x=1;
1     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9f4672c6a656f8ab9a4729355193d2c9
Cycle=Rfi DpAddrdW Wse Fence.rw.wdWW Rfe DpCtrlFenceIdW
Relax S+fence.rw.w+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse
Observation S+fence.rw.w+ctrlfencei-rfi-addr Never 0 1000
Time S+fence.rw.w+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrlfencei-rfi-data
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrlfencei-rfi-data Allowed
Histogram (2 states)
997   :>1:x5=0; 1:x9=1; x=1;
3     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=019cf4c191efc64286c96a55d4e88e22
Cycle=Rfi DpDatadW Wse Fence.rw.wdWW Rfe DpCtrlFenceIdW
Relax S+fence.rw.w+ctrlfencei-rfi-data No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse
Observation S+fence.rw.w+ctrlfencei-rfi-data Never 0 1000
Time S+fence.rw.w+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrlfencei-rfi-ctrl
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
996   :>1:x5=0; 1:x9=1; x=1;
4     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=2c1ab58c63fc2604a543101e9feecc26
Cycle=Rfi DpCtrldW Wse Fence.rw.wdWW Rfe DpCtrlFenceIdW
Relax S+fence.rw.w+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Observation S+fence.rw.w+ctrlfencei-rfi-ctrl Never 0 1000
Time S+fence.rw.w+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.w+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+ctrlfencei-rfi-ctrlfencei
"Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test S+fence.rw.w+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=b7a53fe7d14c58461b68926a605c6ab2
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.wdWW Rfe DpCtrlFenceIdW
Relax S+fence.rw.w+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.rw.wdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Observation S+fence.rw.w+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time S+fence.rw.w+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrlfencei-rfi-addr
"Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,w  | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | fence.i         ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
991   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 1:x5=0; 1:x9=1;
8     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=27cbf83ab10bafa9393cc1153375668c
Cycle=Rfi DpAddrdW Rfe Fence.rw.wdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.w+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fence.rw.wdRW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+fence.rw.w+ctrlfencei-rfi-addr Never 0 1000
Time LB+fence.rw.w+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrlfencei-rfi-data
"Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrlfencei-rfi-data Allowed
Histogram (3 states)
997   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3fcc9c5aa4c46a584e96281cbab10e44
Cycle=Rfi DpDatadW Rfe Fence.rw.wdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.w+ctrlfencei-rfi-data No Rfi
Safe=Rfe Fence.rw.wdRW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+fence.rw.w+ctrlfencei-rfi-data Never 0 1000
Time LB+fence.rw.w+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrlfencei-rfi-ctrl
"Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
999   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=5fe877ebcacaec5b83ceae0b13917798
Cycle=Rfi DpCtrldW Rfe Fence.rw.wdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.w+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Fence.rw.wdRW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+fence.rw.w+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+fence.rw.w+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.w+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+ctrlfencei-rfi-ctrlfencei
"Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,w  | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
Test LB+fence.rw.w+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (3 states)
989   :>0:x5=0; 1:x5=0; 1:x9=1;
3     :>0:x5=1; 1:x5=0; 1:x9=1;
8     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a7c5e1e0b589720f764d13b02d278895
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.wdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.w+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.rw.wdRW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.rw.w+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+fence.rw.w+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrlfencei-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrlfencei-rfi
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+ctrlfencei-rfi Allowed
Histogram (2 states)
999   :>1:x5=0; 1:x9=1; x=1;
1     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=013f799f1c960d1e88a26e2a855b3a22
Cycle=Rfi Fre Fence.rw.rwdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.rw+ctrlfencei-rfi No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi Fre
Observation MP+fence.rw.rw+ctrlfencei-rfi Never 0 1000
Time MP+fence.rw.rw+ctrlfencei-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrlfencei-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrlfencei-rfi-addrs
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | add x12,x8,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+ctrlfencei-rfi-addrs Allowed
Histogram (3 states)
995   :>1:x5=0; 1:x9=1; 1:x11=1; x=1;
1     :>1:x5=1; 1:x9=1; 1:x11=1; x=1;
4     :>1:x5=0; 1:x9=1; 1:x11=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x11=1) is NOT validated
Hash=41141ae3dc836dfa1c79e432a3dfe455
Cycle=Rfi DpAddrsR Fre Fence.rw.rwdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.rw+ctrlfencei-rfi-addrs No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpAddrsR Fre
Observation MP+fence.rw.rw+ctrlfencei-rfi-addrs Never 0 1000
Time MP+fence.rw.rw+ctrlfencei-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrlfencei-rfi-addr
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | fence.i         ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
7     :>1:x5=0; 1:x9=1; 1:x11=0;
993   :>1:x5=0; 1:x9=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x11=0) is NOT validated
Hash=62d16a5ef6f485e114064f4912ea44dd
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.rw+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+ctrlfencei-rfi-addr Never 0 1000
Time MP+fence.rw.rw+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrlfencei-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrlfencei-rfi-ctrlfenceis
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+ctrlfencei-rfi-ctrlfenceis Allowed
Histogram (4 states)
992   :>1:x5=0; 1:x9=1; 1:x10=1; x=1;
3     :>1:x5=1; 1:x9=1; 1:x10=1; x=1;
1     :>1:x5=0; 1:x9=1; 1:x10=1; x=2;
4     :>1:x5=0; 1:x9=1; 1:x10=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1 /\ 1:x10=1) is NOT validated
Hash=ccf9ce04ebd8ec588f0e2879ffbc3b5e
Cycle=Rfi DpCtrlFenceIsR Fre Fence.rw.rwdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.rw+ctrlfencei-rfi-ctrlfenceis No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpCtrlFenceIsR DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIsR Fre
Observation MP+fence.rw.rw+ctrlfencei-rfi-ctrlfenceis Never 0 1000
Time MP+fence.rw.rw+ctrlfencei-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/MP+fence.rw.rw+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrlfencei-rfi-ctrlfencei
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	fence.i
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x9=1 /\ 1:x10=0) is NOT validated
Hash=74df3890ce935e27c9562168dd161a88
Cycle=Rfi DpCtrlFenceIdR Fre Fence.rw.rwdWW Rfe DpCtrlFenceIdW
Relax MP+fence.rw.rw+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fre Fence.rw.rwdWW DpCtrlFenceIdW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdR Fre
Observation MP+fence.rw.rw+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time MP+fence.rw.rw+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrlfencei-rfi-addr
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | fence.i         ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
997   :>1:x5=0; 1:x9=1; x=1;
3     :>1:x5=1; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a76d077094cd52b173a4ef96c2610bda
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe DpCtrlFenceIdW
Relax S+fence.rw.rw+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpAddrdW Wse
Observation S+fence.rw.rw+ctrlfencei-rfi-addr Never 0 1000
Time S+fence.rw.rw+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrlfencei-rfi-data
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrlfencei-rfi-data Allowed
Histogram (2 states)
995   :>1:x5=0; 1:x9=1; x=1;
5     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=cbb38b8d7fae96cc3203c45e4aa27c35
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe DpCtrlFenceIdW
Relax S+fence.rw.rw+ctrlfencei-rfi-data No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpDatadW Wse
Observation S+fence.rw.rw+ctrlfencei-rfi-data Never 0 1000
Time S+fence.rw.rw+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrlfencei-rfi-ctrl
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
999   :>1:x5=0; 1:x9=1; x=1;
1     :>1:x5=0; 1:x9=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=c589120370164fef01f4122f0bcf125e
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe DpCtrlFenceIdW
Relax S+fence.rw.rw+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpCtrldW Wse
Observation S+fence.rw.rw+ctrlfencei-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/S+fence.rw.rw+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrlfencei-rfi-ctrlfencei
"Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>1:x5=0; 1:x9=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=877559ef1444ac3efcf2c93e0960833f
Cycle=Rfi DpCtrlFenceIdW Wse Fence.rw.rwdWW Rfe DpCtrlFenceIdW
Relax S+fence.rw.rw+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Wse Fence.rw.rwdWW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Wse
Observation S+fence.rw.rw+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time S+fence.rw.rw+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrlfencei-rfi-addr
"Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | fence.i         ;
             | sw x7,0(x8)     ;
             | lw x9,0(x8)     ;
             | xor x10,x9,x9   ;
             | add x12,x11,x10 ;
             | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
998   :>0:x5=0; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a9fa99fe12405611e0aa0136171e46fa
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.rw+ctrlfencei-rfi-addr No Rfi
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+ctrlfencei-rfi-addr Never 0 1000
Time LB+fence.rw.rw+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrlfencei-rfi-data
"Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | xor x10,x9,x9  ;
             | ori x10,x10,1  ;
             | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrlfencei-rfi-data Allowed
Histogram (3 states)
998   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=b7d327d8677487ea1cccb06b1c628fe2
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.rw+ctrlfencei-rfi-data No Rfi
Safe=Rfe Fence.rw.rwdRW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+ctrlfencei-rfi-data Never 0 1000
Time LB+fence.rw.rw+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrlfencei-rfi-ctrl
"Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
996   :>0:x5=0; 1:x5=0; 1:x9=1;
4     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4116c0dd91b0c76d8985d7ffe682ef70
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.rw+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe Fence.rw.rwdRW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+fence.rw.rw+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrlfencei-rfi-ctrlfencei
"Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;
             | lw x9,0(x8)    ;
             | bne x9,x0,LC01 ;
             | LC01:          ;
             | fence.i        ;
             | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (3 states)
974   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 1:x5=0; 1:x9=1;
25    :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=8fd1bcddff059ae4024506824c3065bc
Cycle=Rfi DpCtrlFenceIdW Rfe Fence.rw.rwdRW Rfe DpCtrlFenceIdW
Relax LB+fence.rw.rw+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe Fence.rw.rwdRW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+fence.rw.rw+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+fence.rw.rw+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-addrs
"DpCtrlFenceIdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1              ;
 lw x5,0(x6)     | lw x5,0(x6)     ;
 bne x5,x0,LC00  | bne x5,x0,LC01  ;
 LC00:           | LC01:           ;
 fence.i         | fence.i         ;
 sw x7,0(x8)     | sw x7,0(x8)     ;
 lw x9,0(x8)     | lw x9,0(x8)     ;
 xor x10,x9,x9   | xor x10,x9,x9   ;
 add x12,x11,x10 | add x12,x11,x10 ;
 sw x7,0(x12)    | sw x7,0(x12)    ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+ctrlfencei-rfi-addrs Allowed
Histogram (3 states)
997   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=5c21005c6ab8bee215ffe48f07c591cd
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-addrs No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+ctrlfencei-rfi-addrs Never 0 1000
Time LB+ctrlfencei-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-data
"DpCtrlFenceIdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 bne x5,x0,LC00  | bne x5,x0,LC01 ;
 LC00:           | LC01:          ;
 fence.i         | fence.i        ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | xor x10,x9,x9  ;
 add x12,x11,x10 | ori x10,x10,1  ;
 sw x7,0(x12)    | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-data Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1cc7881b25af7519f91c75963e17ccf5
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-data Never 0 1000
Time LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrl
"DpCtrlFenceIdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 bne x5,x0,LC00  | bne x5,x0,LC01 ;
 LC00:           | LC01:          ;
 fence.i         | fence.i        ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | bne x9,x0,LC02 ;
 add x12,x11,x10 | LC02:          ;
 sw x7,0(x12)    | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrl Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=2a612947ba4b10f0eb6aef37d98ab686
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrlfencei
"DpCtrlFenceIdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0              | P1             ;
 lw x5,0(x6)     | lw x5,0(x6)    ;
 bne x5,x0,LC00  | bne x5,x0,LC01 ;
 LC00:           | LC01:          ;
 fence.i         | fence.i        ;
 sw x7,0(x8)     | sw x7,0(x8)    ;
 lw x9,0(x8)     | lw x9,0(x8)    ;
 xor x10,x9,x9   | bne x9,x0,LC02 ;
 add x12,x11,x10 | LC02:          ;
 sw x7,0(x12)    | fence.i        ;
                 | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
Test LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (3 states)
996   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
3     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a7df259956fc591a23bee123f562fbd3
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+ctrlfencei-rfi-addr+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrlfencei-rfi-addr
"DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 add x10,x9,x7 | LC00:           ;
 sw x8,0(x10)  | fence.i         ;
               | sw x7,0(x8)     ;
               | lw x9,0(x8)     ;
               | xor x10,x9,x9   ;
               | add x12,x11,x10 ;
               | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
738   :>0:x5=0; 1:x5=0; 1:x9=1;
262   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=009195dbbd439cfa53e8a3b965791922
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe DpCtrlFenceIdW
Relax LB+addr+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+addr+ctrlfencei-rfi-addr Never 0 1000
Time LB+addr+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrlfencei-rfi-data
"DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 add x10,x9,x7 | LC00:          ;
 sw x8,0(x10)  | fence.i        ;
               | sw x7,0(x8)    ;
               | lw x9,0(x8)    ;
               | xor x10,x9,x9  ;
               | ori x10,x10,1  ;
               | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrlfencei-rfi-data Allowed
Histogram (3 states)
757   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 1:x5=0; 1:x9=1;
242   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3d1b253c29093bfe459aeb853d27a69d
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe DpCtrlFenceIdW
Relax LB+addr+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+addr+ctrlfencei-rfi-data Never 0 1000
Time LB+addr+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrlfencei-rfi-ctrl
"DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 add x10,x9,x7 | LC00:          ;
 sw x8,0(x10)  | fence.i        ;
               | sw x7,0(x8)    ;
               | lw x9,0(x8)    ;
               | bne x9,x0,LC01 ;
               | LC01:          ;
               | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrlfencei-rfi-ctrl Allowed
Histogram (3 states)
862   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 1:x5=0; 1:x9=1;
137   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=3df715855f864aa41ea30e2136f92735
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe DpCtrlFenceIdW
Relax LB+addr+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+addr+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+addr+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+addr+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrlfencei-rfi-ctrlfencei
"DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | bne x5,x0,LC00 ;
 add x10,x9,x7 | LC00:          ;
 sw x8,0(x10)  | fence.i        ;
               | sw x7,0(x8)    ;
               | lw x9,0(x8)    ;
               | bne x9,x0,LC01 ;
               | LC01:          ;
               | fence.i        ;
               | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
650   :>0:x5=0; 1:x5=0; 1:x9=1;
350   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a7af9476a534f841b866b561c54da8ee
Cycle=Rfi DpCtrlFenceIdW Rfe DpAddrdW Rfe DpCtrlFenceIdW
Relax LB+addr+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+addr+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+addr+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-datas.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-datas
"DpCtrlFenceIdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 xor x10,x9,x9  | xor x10,x9,x9  ;
 ori x10,x10,1  | ori x10,x10,1  ;
 sw x10,0(x11)  | sw x10,0(x11)  ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrlfencei-rfi-datas Allowed
Histogram (2 states)
998   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
2     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=120d53af06007d373d910cbda3d33867
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-datas No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+ctrlfencei-rfi-datas Never 0 1000
Time LB+ctrlfencei-rfi-datas 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrl
"DpCtrlFenceIdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 xor x10,x9,x9  | bne x9,x0,LC02 ;
 ori x10,x10,1  | LC02:          ;
 sw x10,0(x11)  | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
995   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
5     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4830f5362a51ebd227699eeba941e44e
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrlfencei
"DpCtrlFenceIdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x11=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 xor x10,x9,x9  | bne x9,x0,LC02 ;
 ori x10,x10,1  | LC02:          ;
 sw x10,0(x11)  | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
Test LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (3 states)
998   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=4313ed9054d648e6fadbee513c81ad60
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+ctrlfencei-rfi-data+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrlfencei-rfi-addr
"DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | bne x5,x0,LC00  ;
 ori x7,x7,1  | LC00:           ;
 sw x7,0(x8)  | fence.i         ;
              | sw x7,0(x8)     ;
              | lw x9,0(x8)     ;
              | xor x10,x9,x9   ;
              | add x12,x11,x10 ;
              | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrlfencei-rfi-addr Allowed
Histogram (3 states)
759   :>0:x5=0; 1:x5=0; 1:x9=1;
3     :>0:x5=1; 1:x5=0; 1:x9=1;
238   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=d51fa6582cb261128dc44e33207372d2
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe DpCtrlFenceIdW
Relax LB+data+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+data+ctrlfencei-rfi-addr Never 0 1000
Time LB+data+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrlfencei-rfi-data
"DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | bne x5,x0,LC00 ;
 ori x7,x7,1  | LC00:          ;
 sw x7,0(x8)  | fence.i        ;
              | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | xor x10,x9,x9  ;
              | ori x10,x10,1  ;
              | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrlfencei-rfi-data Allowed
Histogram (2 states)
971   :>0:x5=0; 1:x5=0; 1:x9=1;
29    :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=f91e336e4ab03ea1a5992f4d8283a3bc
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe DpCtrlFenceIdW
Relax LB+data+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+data+ctrlfencei-rfi-data Never 0 1000
Time LB+data+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrlfencei-rfi-ctrl
"DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | bne x5,x0,LC00 ;
 ori x7,x7,1  | LC00:          ;
 sw x7,0(x8)  | fence.i        ;
              | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
827   :>0:x5=0; 1:x5=0; 1:x9=1;
173   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=ee071f996c5bce036c9b15e41a5d51ff
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe DpCtrlFenceIdW
Relax LB+data+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+data+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+data+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+data+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrlfencei-rfi-ctrlfencei
"DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | bne x5,x0,LC00 ;
 ori x7,x7,1  | LC00:          ;
 sw x7,0(x8)  | fence.i        ;
              | sw x7,0(x8)    ;
              | lw x9,0(x8)    ;
              | bne x9,x0,LC01 ;
              | LC01:          ;
              | fence.i        ;
              | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
597   :>0:x5=0; 1:x5=0; 1:x9=1;
403   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=9fe226431d9fd99a9708fd03b46932a1
Cycle=Rfi DpCtrlFenceIdW Rfe DpDatadW Rfe DpCtrlFenceIdW
Relax LB+data+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+data+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+data+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-ctrls.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-ctrls
"DpCtrlFenceIdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC01 | bne x9,x0,LC03 ;
 LC01:          | LC03:          ;
 sw x7,0(x10)   | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrlfencei-rfi-ctrls Allowed
Histogram (2 states)
998   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
2     :>0:x5=1; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=13df318af24a3fb90c7e13f6313f8859
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-ctrls No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+ctrlfencei-rfi-ctrls Never 0 1000
Time LB+ctrlfencei-rfi-ctrls 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-ctrl+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-ctrl+ctrlfencei-rfi-ctrlfencei
"DpCtrlFenceIdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC01 | bne x9,x0,LC03 ;
 LC01:          | LC03:          ;
 sw x7,0(x10)   | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
Test LB+ctrlfencei-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (1 states)
1000  :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=16bff4886d2b4d44df7aac70de982574
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-ctrl+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrlfencei-rfi-ctrl+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+ctrlfencei-rfi-ctrl+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrlfencei-rfi-addr
"DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 sw x7,0(x8)    | fence.i         ;
                | sw x7,0(x8)     ;
                | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
620   :>0:x5=0; 1:x5=0; 1:x9=1;
380   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=de228c2912186d7d42c775dae2809c58
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrl+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+ctrl+ctrlfencei-rfi-addr Never 0 1000
Time LB+ctrl+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrlfencei-rfi-data
"DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
                | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrlfencei-rfi-data Allowed
Histogram (2 states)
725   :>0:x5=0; 1:x5=0; 1:x9=1;
275   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=5a9794f3b494724475470d658d27d29b
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrl+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+ctrl+ctrlfencei-rfi-data Never 0 1000
Time LB+ctrl+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrlfencei-rfi-ctrl
"DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
                | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
780   :>0:x5=0; 1:x5=0; 1:x9=1;
220   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=36eebccdbeecc40076ce8a4ec46617f5
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrl+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+ctrl+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+ctrl+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrl+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrlfencei-rfi-ctrlfencei
"DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x7,0(x8)    | fence.i        ;
                | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
558   :>0:x5=0; 1:x5=0; 1:x9=1;
442   :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=aa3a5031dd4178b6e3b681b29b693ee2
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrldW Rfe DpCtrlFenceIdW
Relax LB+ctrl+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrl+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+ctrl+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei-rfi-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei-rfi-ctrlfenceis
"DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 0:x10=z; 1:x6=z; 1:x7=1; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC02 ;
 LC00:          | LC02:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
 lw x9,0(x8)    | lw x9,0(x8)    ;
 bne x9,x0,LC01 | bne x9,x0,LC03 ;
 LC01:          | LC03:          ;
 fence.i        | fence.i        ;
 sw x7,0(x10)   | sw x7,0(x10)   ;

exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
Test LB+ctrlfencei-rfi-ctrlfenceis Allowed
Histogram (2 states)
999   :>0:x5=0; 0:x9=1; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 0:x9=1; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 0:x9=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=964e182daf0b0d20d454218c5d4d59a8
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei-rfi-ctrlfenceis No Rfi
Safe=Rfe DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrlfencei-rfi-ctrlfenceis Never 0 1000
Time LB+ctrlfencei-rfi-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+ctrlfencei-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+ctrlfencei-rfi-addr
"DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 fence.i        | fence.i         ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
                | lw x9,0(x8)     ;
                | xor x10,x9,x9   ;
                | add x12,x11,x10 ;
                | sw x7,0(x12)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor t1,a0,a0
	add a7,a3,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+ctrlfencei-rfi-addr Allowed
Histogram (2 states)
999   :>0:x5=0; 1:x5=0; 1:x9=1;
1     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=1ee829ce930bb189f4da1d82fb67fa16
Cycle=Rfi DpAddrdW Rfe DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei+ctrlfencei-rfi-addr No Rfi
Safe=Rfe DpAddrdW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpAddrdW Rfe
Observation LB+ctrlfencei+ctrlfencei-rfi-addr Never 0 1000
Time LB+ctrlfencei+ctrlfencei-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+ctrlfencei-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+ctrlfencei-rfi-data
"DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | xor x10,x9,x9  ;
                | ori x10,x10,1  ;
                | sw x10,0(x11)  ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+ctrlfencei-rfi-data Allowed
Histogram (1 states)
1000  :>0:x5=0; 1:x5=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=16983947fd820cedefc1f634e1489731
Cycle=Rfi DpDatadW Rfe DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei+ctrlfencei-rfi-data No Rfi
Safe=Rfe DpDatadW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpDatadW Rfe
Observation LB+ctrlfencei+ctrlfencei-rfi-data Never 0 1000
Time LB+ctrlfencei+ctrlfencei-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+ctrlfencei-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+ctrlfencei-rfi-ctrl
"DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+ctrlfencei-rfi-ctrl Allowed
Histogram (2 states)
998   :>0:x5=0; 1:x5=0; 1:x9=1;
2     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=a64d2f911f9354ad65a1de869590b756
Cycle=Rfi DpCtrldW Rfe DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei+ctrlfencei-rfi-ctrl No Rfi
Safe=Rfe DpCtrldW DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrldW Rfe
Observation LB+ctrlfencei+ctrlfencei-rfi-ctrl Never 0 1000
Time LB+ctrlfencei+ctrlfencei-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Rfi/LB+ctrlfencei+ctrlfencei-rfi-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+ctrlfencei-rfi-ctrlfencei
"DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | bne x5,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 sw x7,0(x8)    | sw x7,0(x8)    ;
                | lw x9,0(x8)    ;
                | bne x9,x0,LC02 ;
                | LC02:          ;
                | fence.i        ;
                | sw x7,0(x10)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	sw s0,0(a4)
	lw a0,0(a4)
	bne a0,x0,1f
1:
	fence.i
	sw s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
Test LB+ctrlfencei+ctrlfencei-rfi-ctrlfencei Allowed
Histogram (2 states)
994   :>0:x5=0; 1:x5=0; 1:x9=1;
6     :>0:x5=0; 1:x5=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x9=1) is NOT validated
Hash=e2d69a862388c7c6772ece690b2f3634
Cycle=Rfi DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei+ctrlfencei-rfi-ctrlfencei No Rfi
Safe=Rfe DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe DpCtrlFenceIdW Rfi DpCtrlFenceIdW Rfe
Observation LB+ctrlfencei+ctrlfencei-rfi-ctrlfencei Never 0 1000
Time LB+ctrlfencei+ctrlfencei-rfi-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRR/MP+fence.w.w+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.w.w+po
"Fence.w.wdWW Rfe PodRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | lw x7,0(x8) ;
 sw x5,0(x7) |             ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test MP+fence.w.w+po Allowed
Histogram (2 states)
968   :>1:x5=0; 1:x7=0;
32    :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=68b8aea1d67d46d7a2443bb812dcfc0e
Cycle=Rfe PodRR Fre Fence.w.wdWW
Relax MP+fence.w.w+po No PodRR
Safe=Rfe Fre Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.w.wdWW Rfe PodRR Fre
Observation MP+fence.w.w+po Never 0 1000
Time MP+fence.w.w+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRR/MP+fence.rw.w+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.w+po
"Fence.rw.wdWW Rfe PodRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | lw x7,0(x8) ;
 sw x5,0(x7) |             ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test MP+fence.rw.w+po Allowed
Histogram (2 states)
973   :>1:x5=0; 1:x7=0;
27    :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=c120b52301d040f6c06b38673e7c9c6b
Cycle=Rfe PodRR Fre Fence.rw.wdWW
Relax MP+fence.rw.w+po No PodRR
Safe=Rfe Fre Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.wdWW Rfe PodRR Fre
Observation MP+fence.rw.w+po Never 0 1000
Time MP+fence.rw.w+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRR/MP+fence.rw.rw+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+po
"Fence.rw.rwdWW Rfe PodRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | lw x7,0(x8) ;
 sw x5,0(x7) |             ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+po Allowed
Histogram (2 states)
988   :>1:x5=0; 1:x7=0;
12    :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=2f6175abb7e9850adc52043327dcc10e
Cycle=Rfe PodRR Fre Fence.rw.rwdWW
Relax MP+fence.rw.rw+po No PodRR
Safe=Rfe Fre Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe PodRR Fre
Observation MP+fence.rw.rw+po Never 0 1000
Time MP+fence.rw.rw+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/LB.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB
"PodRW Rfe PodRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test LB Allowed
Histogram (3 states)
326   :>0:x5=0; 1:x5=0;
354   :>0:x5=1; 1:x5=0;
320   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=585d57e5ad552d5cb01e772ee7cc749c
Cycle=Rfe PodRW Rfe PodRW
Relax LB No PodRW
Safe=Rfe
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PodRW Rfe PodRW Rfe
Observation LB Never 0 1000
Time LB 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/LB+fence.r.rw+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.r.rw+po
"Fence.r.rwdRW Rfe PodRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence r,rw  | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test LB+fence.r.rw+po Allowed
Histogram (3 states)
707   :>0:x5=0; 1:x5=0;
291   :>0:x5=1; 1:x5=0;
2     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=f31db851782d2d1583c0c540369ae6af
Cycle=Rfe PodRW Rfe Fence.r.rwdRW
Relax LB+fence.r.rw+po No PodRW
Safe=Rfe Fence.r.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.r.rwdRW Rfe PodRW Rfe
Observation LB+fence.r.rw+po Never 0 1000
Time LB+fence.r.rw+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/S+fence.w.w+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.w.w+po
"Fence.w.wdWW Rfe PodRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence w,w   | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test S+fence.w.w+po Allowed
Histogram (2 states)
492   :>1:x5=0; x=1;
508   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=246c626bc243ca1b13936ed7ed49dd9d
Cycle=Rfe PodRW Wse Fence.w.wdWW
Relax S+fence.w.w+po No PodRW
Safe=Rfe Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.w.wdWW Rfe PodRW Wse
Observation S+fence.w.w+po Never 0 1000
Time S+fence.w.w+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/S+fence.rw.w+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.w+po
"Fence.rw.wdWW Rfe PodRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test S+fence.rw.w+po Allowed
Histogram (2 states)
512   :>1:x5=0; x=1;
488   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=040b1e1865214a0f37d555d2803bfcff
Cycle=Rfe PodRW Wse Fence.rw.wdWW
Relax S+fence.rw.w+po No PodRW
Safe=Rfe Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.wdWW Rfe PodRW Wse
Observation S+fence.rw.w+po Never 0 1000
Time S+fence.rw.w+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/LB+fence.rw.w+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.w+po
"Fence.rw.wdRW Rfe PodRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence rw,w  | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test LB+fence.rw.w+po Allowed
Histogram (2 states)
700   :>0:x5=0; 1:x5=0;
300   :>0:x5=1; 1:x5=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=f7b17f4d2389312f8521a3ed07271a6d
Cycle=Rfe PodRW Rfe Fence.rw.wdRW
Relax LB+fence.rw.w+po No PodRW
Safe=Rfe Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.wdRW Rfe PodRW Rfe
Observation LB+fence.rw.w+po Never 0 1000
Time LB+fence.rw.w+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/S+fence.rw.rw+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+po
"Fence.rw.rwdWW Rfe PodRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test S+fence.rw.rw+po Allowed
Histogram (2 states)
497   :>1:x5=0; x=1;
503   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=3427fb0c99b784eeb28d52aa8b8fb9e0
Cycle=Rfe PodRW Wse Fence.rw.rwdWW
Relax S+fence.rw.rw+po No PodRW
Safe=Rfe Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe PodRW Wse
Observation S+fence.rw.rw+po Never 0 1000
Time S+fence.rw.rw+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/LB+fence.rw.rw+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+po
"Fence.rw.rwdRW Rfe PodRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence rw,rw | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test LB+fence.rw.rw+po Allowed
Histogram (3 states)
708   :>0:x5=0; 1:x5=0;
289   :>0:x5=1; 1:x5=0;
3     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=5a15974b653c676b29f249b2cd3e8284
Cycle=Rfe PodRW Rfe Fence.rw.rwdRW
Relax LB+fence.rw.rw+po No PodRW
Safe=Rfe Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe PodRW Rfe
Observation LB+fence.rw.rw+po Never 0 1000
Time LB+fence.rw.rw+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/LB+addr+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+po
"DpAddrdW Rfe PodRW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0            | P1          ;
 lw x5,0(x6)   | lw x5,0(x6) ;
 xor x7,x5,x5  | sw x7,0(x8) ;
 add x10,x9,x7 |             ;
 sw x8,0(x10)  |             ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test LB+addr+po Allowed
Histogram (3 states)
495   :>0:x5=0; 1:x5=0;
396   :>0:x5=1; 1:x5=0;
109   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=9ff1ad537338a8d9c5cc1c4131c9195a
Cycle=Rfe PodRW Rfe DpAddrdW
Relax LB+addr+po No PodRW
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe PodRW Rfe
Observation LB+addr+po Never 0 1000
Time LB+addr+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/LB+data+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+po
"DpDatadW Rfe PodRW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0           | P1          ;
 lw x5,0(x6)  | lw x5,0(x6) ;
 xor x7,x5,x5 | sw x7,0(x8) ;
 ori x7,x7,1  |             ;
 sw x7,0(x8)  |             ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test LB+data+po Allowed
Histogram (3 states)
510   :>0:x5=0; 1:x5=0;
329   :>0:x5=1; 1:x5=0;
161   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=b843f2c98b79a5075d16fc9a746df40f
Cycle=Rfe PodRW Rfe DpDatadW
Relax LB+data+po No PodRW
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe PodRW Rfe
Observation LB+data+po Never 0 1000
Time LB+data+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/LB+ctrl+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+po
"DpCtrldW Rfe PodRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 lw x5,0(x6)    | lw x5,0(x6) ;
 bne x5,x0,LC00 | sw x7,0(x8) ;
 LC00:          |             ;
 sw x7,0(x8)    |             ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test LB+ctrl+po Allowed
Histogram (3 states)
205   :>0:x5=0; 1:x5=0;
397   :>0:x5=1; 1:x5=0;
398   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=cfe18f943e8a327c04daf903b82adfca
Cycle=Rfe PodRW Rfe DpCtrldW
Relax LB+ctrl+po No PodRW
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe PodRW Rfe
Observation LB+ctrl+po Never 0 1000
Time LB+ctrl+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodRW/LB+ctrlfencei+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrlfencei+po
"DpCtrlFenceIdW Rfe PodRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0             | P1          ;
 lw x5,0(x6)    | lw x5,0(x6) ;
 bne x5,x0,LC00 | sw x7,0(x8) ;
 LC00:          |             ;
 fence.i        |             ;
 sw x7,0(x8)    |             ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
Test LB+ctrlfencei+po Allowed
Histogram (2 states)
720   :>0:x5=0; 1:x5=0;
280   :>0:x5=1; 1:x5=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=7866dcf1b7746e4647ca31ef1df81d11
Cycle=Rfe PodRW Rfe DpCtrlFenceIdW
Relax LB+ctrlfencei+po No PodRW
Safe=Rfe DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrlFenceIdW Rfe PodRW Rfe
Observation LB+ctrlfencei+po Never 0 1000
Time LB+ctrlfencei+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB
"PodWR Fre PodWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	lw a3,0(a4)
Test SB Allowed
Histogram (3 states)
522   *>0:x7=0; 1:x7=0;
113   :>0:x7=1; 1:x7=0;
365   :>0:x7=0; 1:x7=1;
Ok

Witnesses
Positive: 522, Negative: 478
Condition exists (0:x7=0 /\ 1:x7=0) is validated
Hash=1be21f7e9dba92a472a306f5f690a1f6
Cycle=Fre PodWR Fre PodWR
Relax SB Ok PodWR
Safe=Fre
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PodWR Fre
Observation SB Sometimes 522 478
Time SB 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po+po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+po-addrs
"PodWR Fre PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1            ;
 sw x5,0(x6) | sw x5,0(x6)   ;
 lw x7,0(x8) | lw x7,0(x8)   ;
             | xor x9,x7,x7  ;
             | add x11,x8,x9 ;
             | lw x10,0(x11) ;

exists (0:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+po+po-addrs Allowed
Histogram (3 states)
471   *>0:x7=0; 1:x10=0;
284   :>0:x7=1; 1:x10=0;
245   :>0:x7=0; 1:x10=1;
Ok

Witnesses
Positive: 471, Negative: 529
Condition exists (0:x7=0 /\ 1:x10=0) is validated
Hash=9c80d1827a5c1c812704e9153c89c041
Cycle=Fre PodWR Fre PodWR DpAddrsR
Relax SB+po+po-addrs Ok PodWR
Safe=Fre DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PodWR DpAddrsR Fre
Observation SB+po+po-addrs Sometimes 471 529
Time SB+po+po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po+po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+po-addr
"PodWR Fre PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 lw x7,0(x8) | lw x7,0(x8)    ;
             | xor x9,x7,x7   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (0:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+po+po-addr Allowed
Histogram (3 states)
433   *>0:x7=0; 1:x10=0;
100   :>0:x7=1; 1:x10=0;
467   :>0:x7=0; 1:x10=1;
Ok

Witnesses
Positive: 433, Negative: 567
Condition exists (0:x7=0 /\ 1:x10=0) is validated
Hash=44bdcbc192404c59370f8a436d0244cb
Cycle=Fre PodWR Fre PodWR DpAddrdR
Relax SB+po+po-addr Ok PodWR
Safe=Fre DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PodWR DpAddrdR Fre
Observation SB+po+po-addr Sometimes 433 567
Time SB+po+po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po+po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+po-ctrlfenceis
"PodWR Fre PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 lw x7,0(x8) | lw x7,0(x8)    ;
             | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x8)    ;

exists (0:x7=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+po+po-ctrlfenceis Allowed
Histogram (3 states)
1     *>0:x7=0; 1:x9=0;
5     :>0:x7=1; 1:x9=0;
994   :>0:x7=0; 1:x9=1;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (0:x7=0 /\ 1:x9=0) is validated
Hash=7b7d4fe84ab1743b8bffded18481583e
Cycle=Fre PodWR Fre PodWR DpCtrlFenceIsR
Relax SB+po+po-ctrlfenceis Ok PodWR
Safe=Fre DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PodWR DpCtrlFenceIsR Fre
Observation SB+po+po-ctrlfenceis Sometimes 1 999
Time SB+po+po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po+po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+po-ctrlfencei
"PodWR Fre PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 lw x7,0(x8) | lw x7,0(x8)    ;
             | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x10)   ;

exists (0:x7=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+po+po-ctrlfencei Allowed
Histogram (3 states)
1     *>0:x7=0; 1:x9=0;
8     :>0:x7=1; 1:x9=0;
991   :>0:x7=0; 1:x9=1;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (0:x7=0 /\ 1:x9=0) is validated
Hash=2ca36b66f679736f5c475549c46df4d8
Cycle=Fre PodWR Fre PodWR DpCtrlFenceIdR
Relax SB+po+po-ctrlfencei Ok PodWR
Safe=Fre DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PodWR DpCtrlFenceIdR Fre
Observation SB+po+po-ctrlfencei Sometimes 1 999
Time SB+po+po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po+pos-po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+pos-po
"PodWR Fre PosWW PodWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 lw x7,0(x8) | sw x7,0(x6) ;
             | lw x8,0(x9) ;

exists (y=2 /\ 0:x7=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+po+pos-po Allowed
Histogram (3 states)
505   *>0:x7=0; 1:x8=0; y=2;
115   :>0:x7=2; 1:x8=0; y=2;
380   :>0:x7=0; 1:x8=1; y=2;
Ok

Witnesses
Positive: 505, Negative: 495
Condition exists (y=2 /\ 0:x7=0 /\ 1:x8=0) is validated
Hash=0b743ed870c9cdac376ed650b5d41bd7
Cycle=Fre PosWW PodWR Fre PodWR
Relax SB+po+pos-po Ok PodWR
Safe=Fre PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PosWW PodWR Fre
Observation SB+po+pos-po Sometimes 505 495
Time SB+po+pos-po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po+po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po+po-addrs
"PosWW PodWR Fre PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1            ;
 sw x5,0(x6) | sw x5,0(x6)   ;
 sw x7,0(x6) | lw x7,0(x8)   ;
 lw x8,0(x9) | xor x9,x7,x7  ;
             | add x11,x8,x9 ;
             | lw x10,0(x11) ;

exists (x=2 /\ 0:x8=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+pos-po+po-addrs Allowed
Histogram (3 states)
534   *>0:x8=0; 1:x10=0; x=2;
287   :>0:x8=1; 1:x10=0; x=2;
179   :>0:x8=0; 1:x10=2; x=2;
Ok

Witnesses
Positive: 534, Negative: 466
Condition exists (x=2 /\ 0:x8=0 /\ 1:x10=0) is validated
Hash=ec26fa1134a618d515c218816b580f71
Cycle=Fre PosWW PodWR Fre PodWR DpAddrsR
Relax SB+pos-po+po-addrs Ok PodWR
Safe=Fre PosWW DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR Fre PodWR DpAddrsR Fre
Observation SB+pos-po+po-addrs Sometimes 534 466
Time SB+pos-po+po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po+po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po+po-addr
"PosWW PodWR Fre PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 sw x7,0(x6) | lw x7,0(x8)    ;
 lw x8,0(x9) | xor x9,x7,x7   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (x=2 /\ 0:x8=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+pos-po+po-addr Allowed
Histogram (3 states)
531   *>0:x8=0; 1:x10=0; x=2;
39    :>0:x8=1; 1:x10=0; x=2;
430   :>0:x8=0; 1:x10=2; x=2;
Ok

Witnesses
Positive: 531, Negative: 469
Condition exists (x=2 /\ 0:x8=0 /\ 1:x10=0) is validated
Hash=fb4c9d9f1a1aedbf97ad7cb90019e059
Cycle=Fre PosWW PodWR Fre PodWR DpAddrdR
Relax SB+pos-po+po-addr Ok PodWR
Safe=Fre PosWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR Fre PodWR DpAddrdR Fre
Observation SB+pos-po+po-addr Sometimes 531 469
Time SB+pos-po+po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po+po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po+po-ctrlfenceis
"PosWW PodWR Fre PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 sw x7,0(x6) | lw x7,0(x8)    ;
 lw x8,0(x9) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x8)    ;

exists (x=2 /\ 0:x8=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+pos-po+po-ctrlfenceis Allowed
Histogram (3 states)
1     *>0:x8=0; 1:x9=0; x=2;
7     :>0:x8=1; 1:x9=0; x=2;
992   :>0:x8=0; 1:x9=2; x=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ 0:x8=0 /\ 1:x9=0) is validated
Hash=2287426d8fc916b0a34e7a3adc2b9191
Cycle=Fre PosWW PodWR Fre PodWR DpCtrlFenceIsR
Relax SB+pos-po+po-ctrlfenceis Ok PodWR
Safe=Fre PosWW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR Fre PodWR DpCtrlFenceIsR Fre
Observation SB+pos-po+po-ctrlfenceis Sometimes 1 999
Time SB+pos-po+po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po+po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po+po-ctrlfencei
"PosWW PodWR Fre PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 sw x7,0(x6) | lw x7,0(x8)    ;
 lw x8,0(x9) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x10)   ;

exists (x=2 /\ 0:x8=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+pos-po+po-ctrlfencei Allowed
Histogram (2 states)
11    :>0:x8=1; 1:x9=0; x=2;
989   :>0:x8=0; 1:x9=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=0 /\ 1:x9=0) is NOT validated
Hash=f965af24c0914b36ffc3f364a0623fff
Cycle=Fre PosWW PodWR Fre PodWR DpCtrlFenceIdR
Relax SB+pos-po+po-ctrlfencei No PodWR
Safe=Fre PosWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR Fre PodWR DpCtrlFenceIdR Fre
Observation SB+pos-po+po-ctrlfencei Never 0 1000
Time SB+pos-po+po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+po
"Fence.rw.rwdWR Fre PodWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | lw x7,0(x8) ;
 lw x7,0(x8) |             ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+fence.rw.rw+po Allowed
Histogram (3 states)
971   :>0:x7=1; 1:x7=0;
28    :>0:x7=0; 1:x7=1;
1     :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=56191aa3396c0cfb0547b9289e0ce907
Cycle=Fre PodWR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+po No PodWR
Safe=Fre Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PodWR Fre
Observation SB+fence.rw.rw+po Never 0 1000
Time SB+fence.rw.rw+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+po-addrs
"Fence.rw.rwdWR Fre PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1            ;
 sw x5,0(x6) | sw x5,0(x6)   ;
 fence rw,rw | lw x7,0(x8)   ;
 lw x7,0(x8) | xor x9,x7,x7  ;
             | add x11,x8,x9 ;
             | lw x10,0(x11) ;

exists (0:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+po-addrs Allowed
Histogram (2 states)
973   :>0:x7=1; 1:x10=0;
27    :>0:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x10=0) is NOT validated
Hash=e001d15da31a44057958850aab471e62
Cycle=Fre PodWR DpAddrsR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+po-addrs No PodWR
Safe=Fre Fence.rw.rwdWR DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PodWR DpAddrsR Fre
Observation SB+fence.rw.rw+po-addrs Never 0 1000
Time SB+fence.rw.rw+po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+po-addr
"Fence.rw.rwdWR Fre PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x8)    ;
 lw x7,0(x8) | xor x9,x7,x7   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (0:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+po-addr Allowed
Histogram (4 states)
1     *>0:x7=0; 1:x10=0;
552   :>0:x7=1; 1:x10=0;
446   :>0:x7=0; 1:x10=1;
1     :>0:x7=1; 1:x10=1;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (0:x7=0 /\ 1:x10=0) is validated
Hash=3f736966b5b66e3d15efade5ac829d38
Cycle=Fre PodWR DpAddrdR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+po-addr Ok PodWR
Safe=Fre Fence.rw.rwdWR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PodWR DpAddrdR Fre
Observation SB+fence.rw.rw+po-addr Sometimes 1 999
Time SB+fence.rw.rw+po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+po-ctrlfenceis
"Fence.rw.rwdWR Fre PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x8)    ;
 lw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x8)    ;

exists (0:x7=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+po-ctrlfenceis Allowed
Histogram (3 states)
3     :>0:x7=1; 1:x9=0;
29    :>0:x7=0; 1:x9=1;
968   :>0:x7=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x9=0) is NOT validated
Hash=c39488d2050f772ab6ba7f7bd9f93da0
Cycle=Fre PodWR DpCtrlFenceIsR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+po-ctrlfenceis No PodWR
Safe=Fre Fence.rw.rwdWR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PodWR DpCtrlFenceIsR Fre
Observation SB+fence.rw.rw+po-ctrlfenceis Never 0 1000
Time SB+fence.rw.rw+po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+po-ctrlfencei
"Fence.rw.rwdWR Fre PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x8)    ;
 lw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x10)   ;

exists (0:x7=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+po-ctrlfencei Allowed
Histogram (2 states)
17    :>0:x7=0; 1:x9=1;
983   :>0:x7=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x9=0) is NOT validated
Hash=1d45a1c64a36871b35776e25ce6b741b
Cycle=Fre PodWR DpCtrlFenceIdR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+po-ctrlfencei No PodWR
Safe=Fre Fence.rw.rwdWR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PodWR DpCtrlFenceIdR Fre
Observation SB+fence.rw.rw+po-ctrlfencei Never 0 1000
Time SB+fence.rw.rw+po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addrss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addrss
"PodWR DpAddrsR Fre PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0            | P1            ;
 sw x5,0(x6)   | sw x5,0(x6)   ;
 lw x7,0(x8)   | lw x7,0(x8)   ;
 xor x9,x7,x7  | xor x9,x7,x7  ;
 add x11,x8,x9 | add x11,x8,x9 ;
 lw x10,0(x11) | lw x10,0(x11) ;

exists (0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+po-addrss Allowed
Histogram (3 states)
710   *>0:x10=0; 1:x10=0;
132   :>0:x10=1; 1:x10=0;
158   :>0:x10=0; 1:x10=1;
Ok

Witnesses
Positive: 710, Negative: 290
Condition exists (0:x10=0 /\ 1:x10=0) is validated
Hash=e926ea2a9acf8996334b61a03b9ebc14
Cycle=Fre PodWR DpAddrsR Fre PodWR DpAddrsR
Relax SB+po-addrss Ok PodWR
Safe=Fre DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PodWR DpAddrsR Fre
Observation SB+po-addrss Sometimes 710 290
Time SB+po-addrss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addrs+po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addrs+po-addr
"PodWR DpAddrsR Fre PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0            | P1             ;
 sw x5,0(x6)   | sw x5,0(x6)    ;
 lw x7,0(x8)   | lw x7,0(x8)    ;
 xor x9,x7,x7  | xor x9,x7,x7   ;
 add x11,x8,x9 | add x12,x11,x9 ;
 lw x10,0(x11) | lw x10,0(x12)  ;

exists (0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+po-addrs+po-addr Allowed
Histogram (3 states)
531   *>0:x10=0; 1:x10=0;
78    :>0:x10=1; 1:x10=0;
391   :>0:x10=0; 1:x10=1;
Ok

Witnesses
Positive: 531, Negative: 469
Condition exists (0:x10=0 /\ 1:x10=0) is validated
Hash=5ca04bba3aebae805b4d72cb0ad38218
Cycle=Fre PodWR DpAddrsR Fre PodWR DpAddrdR
Relax SB+po-addrs+po-addr Ok PodWR
Safe=Fre DpAddrsR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PodWR DpAddrdR Fre
Observation SB+po-addrs+po-addr Sometimes 531 469
Time SB+po-addrs+po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addrs+po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addrs+po-ctrlfenceis
"PodWR DpAddrsR Fre PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0            | P1             ;
 sw x5,0(x6)   | sw x5,0(x6)    ;
 lw x7,0(x8)   | lw x7,0(x8)    ;
 xor x9,x7,x7  | bne x7,x0,LC00 ;
 add x11,x8,x9 | LC00:          ;
 lw x10,0(x11) | fence.i        ;
               | lw x9,0(x8)    ;

exists (0:x10=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+po-addrs+po-ctrlfenceis Allowed
Histogram (3 states)
1     *>0:x10=0; 1:x9=0;
12    :>0:x10=1; 1:x9=0;
987   :>0:x10=0; 1:x9=1;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (0:x10=0 /\ 1:x9=0) is validated
Hash=bc8278ac522f653b8821826d6dc4de54
Cycle=Fre PodWR DpAddrsR Fre PodWR DpCtrlFenceIsR
Relax SB+po-addrs+po-ctrlfenceis Ok PodWR
Safe=Fre DpAddrsR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PodWR DpCtrlFenceIsR Fre
Observation SB+po-addrs+po-ctrlfenceis Sometimes 1 999
Time SB+po-addrs+po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addrs+po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addrs+po-ctrlfencei
"PodWR DpAddrsR Fre PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0            | P1             ;
 sw x5,0(x6)   | sw x5,0(x6)    ;
 lw x7,0(x8)   | lw x7,0(x8)    ;
 xor x9,x7,x7  | bne x7,x0,LC00 ;
 add x11,x8,x9 | LC00:          ;
 lw x10,0(x11) | fence.i        ;
               | lw x9,0(x10)   ;

exists (0:x10=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+po-addrs+po-ctrlfencei Allowed
Histogram (2 states)
6     :>0:x10=1; 1:x9=0;
994   :>0:x10=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x10=0 /\ 1:x9=0) is NOT validated
Hash=889bab34929f0a3facd35d06da128ce2
Cycle=Fre PodWR DpAddrsR Fre PodWR DpCtrlFenceIdR
Relax SB+po-addrs+po-ctrlfencei No PodWR
Safe=Fre DpAddrsR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PodWR DpCtrlFenceIdR Fre
Observation SB+po-addrs+po-ctrlfencei Never 0 1000
Time SB+po-addrs+po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po+pos-po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+pos-po-addrs
"PodWR Fre PosWW PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 lw x7,0(x8) | sw x7,0(x6)    ;
             | lw x8,0(x9)    ;
             | xor x10,x8,x8  ;
             | add x12,x9,x10 ;
             | lw x11,0(x12)  ;

exists (y=2 /\ 0:x7=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+po+pos-po-addrs Allowed
Histogram (3 states)
637   *>0:x7=0; 1:x11=0; y=2;
35    :>0:x7=2; 1:x11=0; y=2;
328   :>0:x7=0; 1:x11=1; y=2;
Ok

Witnesses
Positive: 637, Negative: 363
Condition exists (y=2 /\ 0:x7=0 /\ 1:x11=0) is validated
Hash=3cfc0c53a5b3356a02e9cbf114fac288
Cycle=Fre PosWW PodWR DpAddrsR Fre PodWR
Relax SB+po+pos-po-addrs Ok PodWR
Safe=Fre PosWW DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PosWW PodWR DpAddrsR Fre
Observation SB+po+pos-po-addrs Sometimes 637 363
Time SB+po+pos-po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addrs+pos-po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addrs+pos-po-addrs
"PodWR DpAddrsR Fre PosWW PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0            | P1             ;
 sw x5,0(x6)   | sw x5,0(x6)    ;
 lw x7,0(x8)   | sw x7,0(x6)    ;
 xor x9,x7,x7  | lw x8,0(x9)    ;
 add x11,x8,x9 | xor x10,x8,x8  ;
 lw x10,0(x11) | add x12,x9,x10 ;
               | lw x11,0(x12)  ;

exists (y=2 /\ 0:x10=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+po-addrs+pos-po-addrs Allowed
Histogram (3 states)
838   *>0:x10=0; 1:x11=0; y=2;
76    :>0:x10=2; 1:x11=0; y=2;
86    :>0:x10=0; 1:x11=1; y=2;
Ok

Witnesses
Positive: 838, Negative: 162
Condition exists (y=2 /\ 0:x10=0 /\ 1:x11=0) is validated
Hash=8da15fe3b785c58293fb0fa53e85a5d1
Cycle=Fre PosWW PodWR DpAddrsR Fre PodWR DpAddrsR
Relax SB+po-addrs+pos-po-addrs Ok PodWR
Safe=Fre PosWW DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PosWW PodWR DpAddrsR Fre
Observation SB+po-addrs+pos-po-addrs Sometimes 838 162
Time SB+po-addrs+pos-po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addr+pos-po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addr+pos-po-addrs
"PodWR DpAddrdR Fre PosWW PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x11=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | sw x7,0(x6)    ;
 xor x9,x7,x7   | lw x8,0(x9)    ;
 add x12,x11,x9 | xor x10,x8,x8  ;
 lw x10,0(x12)  | add x12,x9,x10 ;
                | lw x11,0(x12)  ;

exists (z=2 /\ 0:x10=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+po-addr+pos-po-addrs Allowed
Histogram (3 states)
461   *>0:x10=0; 1:x11=0; z=2;
405   :>0:x10=2; 1:x11=0; z=2;
134   :>0:x10=0; 1:x11=1; z=2;
Ok

Witnesses
Positive: 461, Negative: 539
Condition exists (z=2 /\ 0:x10=0 /\ 1:x11=0) is validated
Hash=794f2692875eabf87e3ef2f6c78bea01
Cycle=Fre PosWW PodWR DpAddrsR Fre PodWR DpAddrdR
Relax SB+po-addr+pos-po-addrs Ok PodWR
Safe=Fre PosWW DpAddrsR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrdR Fre PosWW PodWR DpAddrsR Fre
Observation SB+po-addr+pos-po-addrs Sometimes 461 539
Time SB+po-addr+pos-po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfenceis+pos-po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfenceis+pos-po-addrs
"PodWR DpCtrlFenceIsR Fre PosWW PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x9)    ;
 LC00:          | xor x10,x8,x8  ;
 fence.i        | add x12,x9,x10 ;
 lw x9,0(x8)    | lw x11,0(x12)  ;

exists (y=2 /\ 0:x9=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+po-ctrlfenceis+pos-po-addrs Allowed
Histogram (3 states)
1     *>0:x9=0; 1:x11=0; y=2;
989   :>0:x9=2; 1:x11=0; y=2;
10    :>0:x9=0; 1:x11=1; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (y=2 /\ 0:x9=0 /\ 1:x11=0) is validated
Hash=c19a211aeb438b1ca30af7b4542c47da
Cycle=Fre PosWW PodWR DpAddrsR Fre PodWR DpCtrlFenceIsR
Relax SB+po-ctrlfenceis+pos-po-addrs Ok PodWR
Safe=Fre PosWW DpAddrsR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIsR Fre PosWW PodWR DpAddrsR Fre
Observation SB+po-ctrlfenceis+pos-po-addrs Sometimes 1 999
Time SB+po-ctrlfenceis+pos-po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfencei+pos-po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfencei+pos-po-addrs
"PodWR DpCtrlFenceIdR Fre PosWW PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x10=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x9)    ;
 LC00:          | xor x10,x8,x8  ;
 fence.i        | add x12,x9,x10 ;
 lw x9,0(x10)   | lw x11,0(x12)  ;

exists (z=2 /\ 0:x9=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+po-ctrlfencei+pos-po-addrs Allowed
Histogram (2 states)
986   :>0:x9=2; 1:x11=0; z=2;
14    :>0:x9=0; 1:x11=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x9=0 /\ 1:x11=0) is NOT validated
Hash=2635e59bd7327224277d9af0b75072f1
Cycle=Fre PosWW PodWR DpAddrsR Fre PodWR DpCtrlFenceIdR
Relax SB+po-ctrlfencei+pos-po-addrs No PodWR
Safe=Fre PosWW DpAddrsR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIdR Fre PosWW PodWR DpAddrsR Fre
Observation SB+po-ctrlfencei+pos-po-addrs Never 0 1000
Time SB+po-ctrlfencei+pos-po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addrs
"PodWR DpAddrdR Fre PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x11=z; 1:x5=1; 1:x6=z; 1:x8=a; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | lw x7,0(x8)    ;
 xor x9,x7,x7   | xor x9,x7,x7   ;
 add x12,x11,x9 | add x12,x11,x9 ;
 lw x10,0(x12)  | lw x10,0(x12)  ;

exists (0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P1
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
Test SB+po-addrs Allowed
Histogram (3 states)
326   *>0:x10=0; 1:x10=0;
358   :>0:x10=1; 1:x10=0;
316   :>0:x10=0; 1:x10=1;
Ok

Witnesses
Positive: 326, Negative: 674
Condition exists (0:x10=0 /\ 1:x10=0) is validated
Hash=63365e9c2bc623e1bc67d6db3b0079c9
Cycle=Fre PodWR DpAddrdR Fre PodWR DpAddrdR
Relax SB+po-addrs Ok PodWR
Safe=Fre DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrdR Fre PodWR DpAddrdR Fre
Observation SB+po-addrs Sometimes 326 674
Time SB+po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addr+po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addr+po-ctrlfenceis
"PodWR DpAddrdR Fre PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x11=z; 1:x5=1; 1:x6=z; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | lw x7,0(x8)    ;
 xor x9,x7,x7   | bne x7,x0,LC00 ;
 add x12,x11,x9 | LC00:          ;
 lw x10,0(x12)  | fence.i        ;
                | lw x9,0(x8)    ;

exists (0:x10=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
Test SB+po-addr+po-ctrlfenceis Allowed
Histogram (3 states)
132   :>0:x10=1; 1:x9=0;
867   :>0:x10=0; 1:x9=1;
1     :>0:x10=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x10=0 /\ 1:x9=0) is NOT validated
Hash=aca97dbce080bff615547c3fab56db28
Cycle=Fre PodWR DpAddrdR Fre PodWR DpCtrlFenceIsR
Relax SB+po-addr+po-ctrlfenceis No PodWR
Safe=Fre DpAddrdR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrdR Fre PodWR DpCtrlFenceIsR Fre
Observation SB+po-addr+po-ctrlfenceis Never 0 1000
Time SB+po-addr+po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addr+po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addr+po-ctrlfencei
"PodWR DpAddrdR Fre PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x11=z; 1:x5=1; 1:x6=z; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | lw x7,0(x8)    ;
 xor x9,x7,x7   | bne x7,x0,LC00 ;
 add x12,x11,x9 | LC00:          ;
 lw x10,0(x12)  | fence.i        ;
                | lw x9,0(x10)   ;

exists (0:x10=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
Test SB+po-addr+po-ctrlfencei Allowed
Histogram (2 states)
122   :>0:x10=1; 1:x9=0;
878   :>0:x10=0; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x10=0 /\ 1:x9=0) is NOT validated
Hash=1f6e6c1f172593dc2c91cdd9d39272bd
Cycle=Fre PodWR DpAddrdR Fre PodWR DpCtrlFenceIdR
Relax SB+po-addr+po-ctrlfencei No PodWR
Safe=Fre DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrdR Fre PodWR DpCtrlFenceIdR Fre
Observation SB+po-addr+po-ctrlfencei Never 0 1000
Time SB+po-addr+po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po+pos-po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+pos-po-addr
"PodWR Fre PosWW PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | sw x5,0(x6)     ;
 lw x7,0(x8) | sw x7,0(x6)     ;
             | lw x8,0(x9)     ;
             | xor x10,x8,x8   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (y=2 /\ 0:x7=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+po+pos-po-addr Allowed
Histogram (3 states)
495   *>0:x7=0; 1:x11=0; y=2;
45    :>0:x7=2; 1:x11=0; y=2;
460   :>0:x7=0; 1:x11=1; y=2;
Ok

Witnesses
Positive: 495, Negative: 505
Condition exists (y=2 /\ 0:x7=0 /\ 1:x11=0) is validated
Hash=cfd99608c99aae559d4d9c1dcc095e07
Cycle=Fre PosWW PodWR DpAddrdR Fre PodWR
Relax SB+po+pos-po-addr Ok PodWR
Safe=Fre PosWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PosWW PodWR DpAddrdR Fre
Observation SB+po+pos-po-addr Sometimes 495 505
Time SB+po+pos-po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addrs+pos-po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addrs+pos-po-addr
"PodWR DpAddrsR Fre PosWW PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x12=x;}
 P0            | P1              ;
 sw x5,0(x6)   | sw x5,0(x6)     ;
 lw x7,0(x8)   | sw x7,0(x6)     ;
 xor x9,x7,x7  | lw x8,0(x9)     ;
 add x11,x8,x9 | xor x10,x8,x8   ;
 lw x10,0(x11) | add x13,x12,x10 ;
               | lw x11,0(x13)   ;

exists (y=2 /\ 0:x10=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+po-addrs+pos-po-addr Allowed
Histogram (3 states)
657   *>0:x10=0; 1:x11=0; y=2;
17    :>0:x10=2; 1:x11=0; y=2;
326   :>0:x10=0; 1:x11=1; y=2;
Ok

Witnesses
Positive: 657, Negative: 343
Condition exists (y=2 /\ 0:x10=0 /\ 1:x11=0) is validated
Hash=89697a25631754e1e758e57badd19654
Cycle=Fre PosWW PodWR DpAddrdR Fre PodWR DpAddrsR
Relax SB+po-addrs+pos-po-addr Ok PodWR
Safe=Fre PosWW DpAddrsR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PosWW PodWR DpAddrdR Fre
Observation SB+po-addrs+pos-po-addr Sometimes 657 343
Time SB+po-addrs+pos-po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addr+pos-po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addr+pos-po-addr
"PodWR DpAddrdR Fre PosWW PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x11=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=a; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | sw x5,0(x6)     ;
 lw x7,0(x8)    | sw x7,0(x6)     ;
 xor x9,x7,x7   | lw x8,0(x9)     ;
 add x12,x11,x9 | xor x10,x8,x8   ;
 lw x10,0(x12)  | add x13,x12,x10 ;
                | lw x11,0(x13)   ;

exists (z=2 /\ 0:x10=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
Test SB+po-addr+pos-po-addr Allowed
Histogram (3 states)
527   *>0:x10=0; 1:x11=0; z=2;
188   :>0:x10=2; 1:x11=0; z=2;
285   :>0:x10=0; 1:x11=1; z=2;
Ok

Witnesses
Positive: 527, Negative: 473
Condition exists (z=2 /\ 0:x10=0 /\ 1:x11=0) is validated
Hash=4aa38afc6d3caa4b59aff9b0b83e22ec
Cycle=Fre PosWW PodWR DpAddrdR Fre PodWR DpAddrdR
Relax SB+po-addr+pos-po-addr Ok PodWR
Safe=Fre PosWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrdR Fre PosWW PodWR DpAddrdR Fre
Observation SB+po-addr+pos-po-addr Sometimes 527 473
Time SB+po-addr+pos-po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfenceis+pos-po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfenceis+pos-po-addr
"PodWR DpCtrlFenceIsR Fre PosWW PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | sw x5,0(x6)     ;
 lw x7,0(x8)    | sw x7,0(x6)     ;
 bne x7,x0,LC00 | lw x8,0(x9)     ;
 LC00:          | xor x10,x8,x8   ;
 fence.i        | add x13,x12,x10 ;
 lw x9,0(x8)    | lw x11,0(x13)   ;

exists (y=2 /\ 0:x9=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
Test SB+po-ctrlfenceis+pos-po-addr Allowed
Histogram (2 states)
912   :>0:x9=2; 1:x11=0; y=2;
88    :>0:x9=0; 1:x11=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x9=0 /\ 1:x11=0) is NOT validated
Hash=0d626a1ca457da96b350c09550906c0c
Cycle=Fre PosWW PodWR DpAddrdR Fre PodWR DpCtrlFenceIsR
Relax SB+po-ctrlfenceis+pos-po-addr No PodWR
Safe=Fre PosWW DpAddrdR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIsR Fre PosWW PodWR DpAddrdR Fre
Observation SB+po-ctrlfenceis+pos-po-addr Never 0 1000
Time SB+po-ctrlfenceis+pos-po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfencei+pos-po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfencei+pos-po-addr
"PodWR DpCtrlFenceIdR Fre PosWW PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x10=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=a; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | sw x5,0(x6)     ;
 lw x7,0(x8)    | sw x7,0(x6)     ;
 bne x7,x0,LC00 | lw x8,0(x9)     ;
 LC00:          | xor x10,x8,x8   ;
 fence.i        | add x13,x12,x10 ;
 lw x9,0(x10)   | lw x11,0(x13)   ;

exists (z=2 /\ 0:x9=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
Test SB+po-ctrlfencei+pos-po-addr Allowed
Histogram (4 states)
1     *>0:x9=0; 1:x11=0; z=2;
976   :>0:x9=2; 1:x11=0; z=2;
22    :>0:x9=0; 1:x11=1; z=2;
1     :>0:x9=2; 1:x11=1; z=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (z=2 /\ 0:x9=0 /\ 1:x11=0) is validated
Hash=f11a2a2759ad28f9fb3dfa0933566d05
Cycle=Fre PosWW PodWR DpAddrdR Fre PodWR DpCtrlFenceIdR
Relax SB+po-ctrlfencei+pos-po-addr Ok PodWR
Safe=Fre PosWW DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIdR Fre PosWW PodWR DpAddrdR Fre
Observation SB+po-ctrlfencei+pos-po-addr Sometimes 1 999
Time SB+po-ctrlfencei+pos-po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfenceiss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfenceiss
"PodWR DpCtrlFenceIsR Fre PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | lw x7,0(x8)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x9,0(x8)    | lw x9,0(x8)    ;

exists (0:x9=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
Test SB+po-ctrlfenceiss Allowed
Histogram (3 states)
16    :>0:x9=1; 1:x9=0;
16    :>0:x9=0; 1:x9=1;
968   :>0:x9=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x9=0 /\ 1:x9=0) is NOT validated
Hash=279b53fb3866f4de843e4526f3dd6a37
Cycle=Fre PodWR DpCtrlFenceIsR Fre PodWR DpCtrlFenceIsR
Relax SB+po-ctrlfenceiss No PodWR
Safe=Fre DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIsR Fre PodWR DpCtrlFenceIsR Fre
Observation SB+po-ctrlfenceiss Never 0 1000
Time SB+po-ctrlfenceiss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfenceis+po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfenceis+po-ctrlfencei
"PodWR DpCtrlFenceIsR Fre PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | lw x7,0(x8)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x9,0(x8)    | lw x9,0(x10)   ;

exists (0:x9=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
Test SB+po-ctrlfenceis+po-ctrlfencei Allowed
Histogram (3 states)
24    :>0:x9=1; 1:x9=0;
13    :>0:x9=0; 1:x9=1;
963   :>0:x9=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x9=0 /\ 1:x9=0) is NOT validated
Hash=5c00e7363bfbd46d0c6c15125c2ad0af
Cycle=Fre PodWR DpCtrlFenceIsR Fre PodWR DpCtrlFenceIdR
Relax SB+po-ctrlfenceis+po-ctrlfencei No PodWR
Safe=Fre DpCtrlFenceIsR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIsR Fre PodWR DpCtrlFenceIdR Fre
Observation SB+po-ctrlfenceis+po-ctrlfencei Never 0 1000
Time SB+po-ctrlfenceis+po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+pos-po-ctrlfenceis
"PodWR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 lw x7,0(x8) | sw x7,0(x6)    ;
             | lw x8,0(x9)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x9)   ;

exists (y=2 /\ 0:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+po+pos-po-ctrlfenceis Allowed
Histogram (3 states)
3     *>0:x7=0; 1:x10=0; y=2;
10    :>0:x7=2; 1:x10=0; y=2;
987   :>0:x7=0; 1:x10=1; y=2;
Ok

Witnesses
Positive: 3, Negative: 997
Condition exists (y=2 /\ 0:x7=0 /\ 1:x10=0) is validated
Hash=236d47e24107f5847b8cd99e85fdcc06
Cycle=Fre PosWW PodWR DpCtrlFenceIsR Fre PodWR
Relax SB+po+pos-po-ctrlfenceis Ok PodWR
Safe=Fre PosWW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+po+pos-po-ctrlfenceis Sometimes 3 997
Time SB+po+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addrs+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addrs+pos-po-ctrlfenceis
"PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0            | P1             ;
 sw x5,0(x6)   | sw x5,0(x6)    ;
 lw x7,0(x8)   | sw x7,0(x6)    ;
 xor x9,x7,x7  | lw x8,0(x9)    ;
 add x11,x8,x9 | bne x8,x0,LC00 ;
 lw x10,0(x11) | LC00:          ;
               | fence.i        ;
               | lw x10,0(x9)   ;

exists (y=2 /\ 0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+po-addrs+pos-po-ctrlfenceis Allowed
Histogram (3 states)
3     *>0:x10=0; 1:x10=0; y=2;
5     :>0:x10=2; 1:x10=0; y=2;
992   :>0:x10=0; 1:x10=1; y=2;
Ok

Witnesses
Positive: 3, Negative: 997
Condition exists (y=2 /\ 0:x10=0 /\ 1:x10=0) is validated
Hash=3868bc9597ec6316789099fbb4cf52e0
Cycle=Fre PosWW PodWR DpCtrlFenceIsR Fre PodWR DpAddrsR
Relax SB+po-addrs+pos-po-ctrlfenceis Ok PodWR
Safe=Fre PosWW DpAddrsR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+po-addrs+pos-po-ctrlfenceis Sometimes 3 997
Time SB+po-addrs+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addr+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addr+pos-po-ctrlfenceis
"PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x11=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | sw x7,0(x6)    ;
 xor x9,x7,x7   | lw x8,0(x9)    ;
 add x12,x11,x9 | bne x8,x0,LC00 ;
 lw x10,0(x12)  | LC00:          ;
                | fence.i        ;
                | lw x10,0(x9)   ;

exists (z=2 /\ 0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
Test SB+po-addr+pos-po-ctrlfenceis Allowed
Histogram (3 states)
1     *>0:x10=0; 1:x10=0; z=2;
24    :>0:x10=2; 1:x10=0; z=2;
975   :>0:x10=0; 1:x10=1; z=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (z=2 /\ 0:x10=0 /\ 1:x10=0) is validated
Hash=7bd0847531cb058c011f70b437c66c52
Cycle=Fre PosWW PodWR DpCtrlFenceIsR Fre PodWR DpAddrdR
Relax SB+po-addr+pos-po-ctrlfenceis Ok PodWR
Safe=Fre PosWW DpAddrdR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+po-addr+pos-po-ctrlfenceis Sometimes 1 999
Time SB+po-addr+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfenceis+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfenceis+pos-po-ctrlfenceis
"PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x9)    ;
 LC00:          | bne x8,x0,LC01 ;
 fence.i        | LC01:          ;
 lw x9,0(x8)    | fence.i        ;
                | lw x10,0(x9)   ;

exists (y=2 /\ 0:x9=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
Test SB+po-ctrlfenceis+pos-po-ctrlfenceis Allowed
Histogram (3 states)
19    :>0:x9=2; 1:x10=0; y=2;
7     :>0:x9=0; 1:x10=1; y=2;
974   :>0:x9=2; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x9=0 /\ 1:x10=0) is NOT validated
Hash=6f07d2e26ad47d51f47bb9c0c38dc5e1
Cycle=Fre PosWW PodWR DpCtrlFenceIsR Fre PodWR DpCtrlFenceIsR
Relax SB+po-ctrlfenceis+pos-po-ctrlfenceis No PodWR
Safe=Fre PosWW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+po-ctrlfenceis+pos-po-ctrlfenceis Never 0 1000
Time SB+po-ctrlfenceis+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfencei+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfencei+pos-po-ctrlfenceis
"PodWR DpCtrlFenceIdR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x10=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x9)    ;
 LC00:          | bne x8,x0,LC01 ;
 fence.i        | LC01:          ;
 lw x9,0(x10)   | fence.i        ;
                | lw x10,0(x9)   ;

exists (z=2 /\ 0:x9=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test SB+po-ctrlfencei+pos-po-ctrlfenceis Allowed
Histogram (3 states)
25    :>0:x9=2; 1:x10=0; z=2;
16    :>0:x9=0; 1:x10=1; z=2;
959   :>0:x9=2; 1:x10=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x9=0 /\ 1:x10=0) is NOT validated
Hash=bd1dcc1edcf65f0cb8289d3d7707000a
Cycle=Fre PosWW PodWR DpCtrlFenceIsR Fre PodWR DpCtrlFenceIdR
Relax SB+po-ctrlfencei+pos-po-ctrlfenceis No PodWR
Safe=Fre PosWW DpCtrlFenceIsR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIdR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+po-ctrlfencei+pos-po-ctrlfenceis Never 0 1000
Time SB+po-ctrlfencei+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfenceis
"PodWR DpCtrlFenceIdR Fre PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x10=z; 1:x5=1; 1:x6=z; 1:x8=a; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | lw x7,0(x8)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x9,0(x10)   | lw x9,0(x10)   ;

exists (0:x9=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
Test SB+po-ctrlfenceis Allowed
Histogram (3 states)
8     :>0:x9=1; 1:x9=0;
10    :>0:x9=0; 1:x9=1;
982   :>0:x9=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x9=0 /\ 1:x9=0) is NOT validated
Hash=b519c674c75f3b9993052b5a32285358
Cycle=Fre PodWR DpCtrlFenceIdR Fre PodWR DpCtrlFenceIdR
Relax SB+po-ctrlfenceis No PodWR
Safe=Fre DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIdR Fre PodWR DpCtrlFenceIdR Fre
Observation SB+po-ctrlfenceis Never 0 1000
Time SB+po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+pos-po-ctrlfencei
"PodWR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 lw x7,0(x8) | sw x7,0(x6)    ;
             | lw x8,0(x9)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (y=2 /\ 0:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
Test SB+po+pos-po-ctrlfencei Allowed
Histogram (3 states)
1     *>0:x7=0; 1:x10=0; y=2;
13    :>0:x7=2; 1:x10=0; y=2;
986   :>0:x7=0; 1:x10=1; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (y=2 /\ 0:x7=0 /\ 1:x10=0) is validated
Hash=1c9c5786f1c3ce2fdb4a35121adb74d8
Cycle=Fre PosWW PodWR DpCtrlFenceIdR Fre PodWR
Relax SB+po+pos-po-ctrlfencei Ok PodWR
Safe=Fre PosWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+po+pos-po-ctrlfencei Sometimes 1 999
Time SB+po+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addrs+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addrs+pos-po-ctrlfencei
"PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x11=x;}
 P0            | P1             ;
 sw x5,0(x6)   | sw x5,0(x6)    ;
 lw x7,0(x8)   | sw x7,0(x6)    ;
 xor x9,x7,x7  | lw x8,0(x9)    ;
 add x11,x8,x9 | bne x8,x0,LC00 ;
 lw x10,0(x11) | LC00:          ;
               | fence.i        ;
               | lw x10,0(x11)  ;

exists (y=2 /\ 0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+po-addrs+pos-po-ctrlfencei Allowed
Histogram (2 states)
4     :>0:x10=2; 1:x10=0; y=2;
996   :>0:x10=0; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x10=0 /\ 1:x10=0) is NOT validated
Hash=8634447f6d5fb7d803f73df996a871a8
Cycle=Fre PosWW PodWR DpCtrlFenceIdR Fre PodWR DpAddrsR
Relax SB+po-addrs+pos-po-ctrlfencei No PodWR
Safe=Fre PosWW DpAddrsR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+po-addrs+pos-po-ctrlfencei Never 0 1000
Time SB+po-addrs+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-addr+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-addr+pos-po-ctrlfencei
"PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x11=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=a; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | sw x7,0(x6)    ;
 xor x9,x7,x7   | lw x8,0(x9)    ;
 add x12,x11,x9 | bne x8,x0,LC00 ;
 lw x10,0(x12)  | LC00:          ;
                | fence.i        ;
                | lw x10,0(x11)  ;

exists (z=2 /\ 0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
Test SB+po-addr+pos-po-ctrlfencei Allowed
Histogram (2 states)
85    :>0:x10=2; 1:x10=0; z=2;
915   :>0:x10=0; 1:x10=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x10=0 /\ 1:x10=0) is NOT validated
Hash=b62e77dacc9be9ef13a15f4fa3c7324c
Cycle=Fre PosWW PodWR DpCtrlFenceIdR Fre PodWR DpAddrdR
Relax SB+po-addr+pos-po-ctrlfencei No PodWR
Safe=Fre PosWW DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+po-addr+pos-po-ctrlfencei Never 0 1000
Time SB+po-addr+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfenceis+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfenceis+pos-po-ctrlfencei
"PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x9)    ;
 LC00:          | bne x8,x0,LC01 ;
 fence.i        | LC01:          ;
 lw x9,0(x8)    | fence.i        ;
                | lw x10,0(x11)  ;

exists (y=2 /\ 0:x9=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
Test SB+po-ctrlfenceis+pos-po-ctrlfencei Allowed
Histogram (3 states)
11    :>0:x9=2; 1:x10=0; y=2;
17    :>0:x9=0; 1:x10=1; y=2;
972   :>0:x9=2; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x9=0 /\ 1:x10=0) is NOT validated
Hash=40e798b6b2354145feebcb04c2077111
Cycle=Fre PosWW PodWR DpCtrlFenceIdR Fre PodWR DpCtrlFenceIsR
Relax SB+po-ctrlfenceis+pos-po-ctrlfencei No PodWR
Safe=Fre PosWW DpCtrlFenceIsR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+po-ctrlfenceis+pos-po-ctrlfencei Never 0 1000
Time SB+po-ctrlfenceis+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+po-ctrlfencei+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po-ctrlfencei+pos-po-ctrlfencei
"PodWR DpCtrlFenceIdR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 0:x10=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=a; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x8)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x9)    ;
 LC00:          | bne x8,x0,LC01 ;
 fence.i        | LC01:          ;
 lw x9,0(x10)   | fence.i        ;
                | lw x10,0(x11)  ;

exists (z=2 /\ 0:x9=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
Test SB+po-ctrlfencei+pos-po-ctrlfencei Allowed
Histogram (3 states)
9     :>0:x9=2; 1:x10=0; z=2;
8     :>0:x9=0; 1:x10=1; z=2;
983   :>0:x9=2; 1:x10=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x9=0 /\ 1:x10=0) is NOT validated
Hash=050beffa87307c1428eaa6809f39d62f
Cycle=Fre PosWW PodWR DpCtrlFenceIdR Fre PodWR DpCtrlFenceIdR
Relax SB+po-ctrlfencei+pos-po-ctrlfencei No PodWR
Safe=Fre PosWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR DpCtrlFenceIdR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+po-ctrlfencei+pos-po-ctrlfencei Never 0 1000
Time SB+po-ctrlfencei+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.w.w+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+po
"Fence.w.wdWW Wse PodWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | lw x7,0(x8) ;
 sw x5,0(x7) |             ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	lw a3,0(a4)
Test R+fence.w.w+po Allowed
Histogram (2 states)
948   :>1:x7=0; y=1;
52    :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=80ccac35d0e7b7ada43200574611530d
Cycle=Fre Fence.w.wdWW Wse PodWR
Relax R+fence.w.w+po No PodWR
Safe=Fre Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse PodWR Fre
Observation R+fence.w.w+po Never 0 1000
Time R+fence.w.w+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.w.w+po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+po-addrs
"Fence.w.wdWW Wse PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1            ;
 sw x5,0(x6) | sw x5,0(x6)   ;
 fence w,w   | lw x7,0(x8)   ;
 sw x5,0(x7) | xor x9,x7,x7  ;
             | add x11,x8,x9 ;
             | lw x10,0(x11) ;

exists (y=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+po-addrs Allowed
Histogram (2 states)
892   :>1:x10=0; y=1;
108   :>1:x10=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x10=0) is NOT validated
Hash=acad77ae583831970e751d41ff9ccec5
Cycle=Fre Fence.w.wdWW Wse PodWR DpAddrsR
Relax R+fence.w.w+po-addrs No PodWR
Safe=Fre Wse Fence.w.wdWW DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse PodWR DpAddrsR Fre
Observation R+fence.w.w+po-addrs Never 0 1000
Time R+fence.w.w+po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.w.w+po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+po-addr
"Fence.w.wdWW Wse PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x8)    ;
 sw x5,0(x7) | xor x9,x7,x7   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (y=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+po-addr Allowed
Histogram (3 states)
570   :>1:x10=0; y=1;
423   :>1:x10=1; y=1;
7     :>1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x10=0) is NOT validated
Hash=d3c23a6daf2d8f9add6954e1a92b0d4b
Cycle=Fre Fence.w.wdWW Wse PodWR DpAddrdR
Relax R+fence.w.w+po-addr No PodWR
Safe=Fre Wse Fence.w.wdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse PodWR DpAddrdR Fre
Observation R+fence.w.w+po-addr Never 0 1000
Time R+fence.w.w+po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.w.w+po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+po-ctrlfenceis
"Fence.w.wdWW Wse PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x8)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x8)    ;

exists (y=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+po-ctrlfenceis Allowed
Histogram (3 states)
14    :>1:x9=0; y=1;
984   :>1:x9=1; y=1;
2     :>1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x9=0) is NOT validated
Hash=add43a3a17fa86c8efe70ff8406dbe89
Cycle=Fre Fence.w.wdWW Wse PodWR DpCtrlFenceIsR
Relax R+fence.w.w+po-ctrlfenceis No PodWR
Safe=Fre Wse Fence.w.wdWW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse PodWR DpCtrlFenceIsR Fre
Observation R+fence.w.w+po-ctrlfenceis Never 0 1000
Time R+fence.w.w+po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.w.w+po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+po-ctrlfencei
"Fence.w.wdWW Wse PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x8)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x10)   ;

exists (y=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+po-ctrlfencei Allowed
Histogram (3 states)
41    :>1:x9=0; y=1;
957   :>1:x9=1; y=1;
2     :>1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x9=0) is NOT validated
Hash=cd27840e7f11a3116766ce5b5d69abda
Cycle=Fre Fence.w.wdWW Wse PodWR DpCtrlFenceIdR
Relax R+fence.w.w+po-ctrlfencei No PodWR
Safe=Fre Wse Fence.w.wdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse PodWR DpCtrlFenceIdR Fre
Observation R+fence.w.w+po-ctrlfencei Never 0 1000
Time R+fence.w.w+po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.w+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+po
"Fence.rw.wdWW Wse PodWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | lw x7,0(x8) ;
 sw x5,0(x7) |             ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	lw a3,0(a4)
Test R+fence.rw.w+po Allowed
Histogram (2 states)
966   :>1:x7=0; y=1;
34    :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=c4a4dae7306e309395b27dd4752b91de
Cycle=Fre Fence.rw.wdWW Wse PodWR
Relax R+fence.rw.w+po No PodWR
Safe=Fre Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse PodWR Fre
Observation R+fence.rw.w+po Never 0 1000
Time R+fence.rw.w+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.w+po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+po-addrs
"Fence.rw.wdWW Wse PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1            ;
 sw x5,0(x6) | sw x5,0(x6)   ;
 fence rw,w  | lw x7,0(x8)   ;
 sw x5,0(x7) | xor x9,x7,x7  ;
             | add x11,x8,x9 ;
             | lw x10,0(x11) ;

exists (y=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+po-addrs Allowed
Histogram (2 states)
901   :>1:x10=0; y=1;
99    :>1:x10=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x10=0) is NOT validated
Hash=5efa56cff62cacf1fed377e257bdb0c5
Cycle=Fre Fence.rw.wdWW Wse PodWR DpAddrsR
Relax R+fence.rw.w+po-addrs No PodWR
Safe=Fre Wse Fence.rw.wdWW DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse PodWR DpAddrsR Fre
Observation R+fence.rw.w+po-addrs Never 0 1000
Time R+fence.rw.w+po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.w+po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+po-addr
"Fence.rw.wdWW Wse PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x8)    ;
 sw x5,0(x7) | xor x9,x7,x7   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (y=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+po-addr Allowed
Histogram (3 states)
574   :>1:x10=0; y=1;
424   :>1:x10=1; y=1;
2     :>1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x10=0) is NOT validated
Hash=dd4bba2fbaea18d85a86be631bdceae7
Cycle=Fre Fence.rw.wdWW Wse PodWR DpAddrdR
Relax R+fence.rw.w+po-addr No PodWR
Safe=Fre Wse Fence.rw.wdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse PodWR DpAddrdR Fre
Observation R+fence.rw.w+po-addr Never 0 1000
Time R+fence.rw.w+po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.w+po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+po-ctrlfenceis
"Fence.rw.wdWW Wse PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x8)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x8)    ;

exists (y=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+po-ctrlfenceis Allowed
Histogram (3 states)
13    :>1:x9=0; y=1;
986   :>1:x9=1; y=1;
1     :>1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x9=0) is NOT validated
Hash=ddbdde4d15da100009514fe010be9a42
Cycle=Fre Fence.rw.wdWW Wse PodWR DpCtrlFenceIsR
Relax R+fence.rw.w+po-ctrlfenceis No PodWR
Safe=Fre Wse Fence.rw.wdWW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse PodWR DpCtrlFenceIsR Fre
Observation R+fence.rw.w+po-ctrlfenceis Never 0 1000
Time R+fence.rw.w+po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.w+po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+po-ctrlfencei
"Fence.rw.wdWW Wse PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x8)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x10)   ;

exists (y=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+po-ctrlfencei Allowed
Histogram (2 states)
32    :>1:x9=0; y=1;
968   :>1:x9=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x9=0) is NOT validated
Hash=3f85d6ee7c0b4436f494110f02ccca84
Cycle=Fre Fence.rw.wdWW Wse PodWR DpCtrlFenceIdR
Relax R+fence.rw.w+po-ctrlfencei No PodWR
Safe=Fre Wse Fence.rw.wdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse PodWR DpCtrlFenceIdR Fre
Observation R+fence.rw.w+po-ctrlfencei Never 0 1000
Time R+fence.rw.w+po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.rw+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+po
"Fence.rw.rwdWW Wse PodWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | lw x7,0(x8) ;
 sw x5,0(x7) |             ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	lw a3,0(a4)
Test R+fence.rw.rw+po Allowed
Histogram (2 states)
959   :>1:x7=0; y=1;
41    :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=0e6fd0e981c2b757a169319c5c79e24c
Cycle=Fre Fence.rw.rwdWW Wse PodWR
Relax R+fence.rw.rw+po No PodWR
Safe=Fre Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse PodWR Fre
Observation R+fence.rw.rw+po Never 0 1000
Time R+fence.rw.rw+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.rw+po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+po-addrs
"Fence.rw.rwdWW Wse PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1            ;
 sw x5,0(x6) | sw x5,0(x6)   ;
 fence rw,rw | lw x7,0(x8)   ;
 sw x5,0(x7) | xor x9,x7,x7  ;
             | add x11,x8,x9 ;
             | lw x10,0(x11) ;

exists (y=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a4)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+po-addrs Allowed
Histogram (2 states)
906   :>1:x10=0; y=1;
94    :>1:x10=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x10=0) is NOT validated
Hash=019801518ac1be5d97ab85fa29816be1
Cycle=Fre Fence.rw.rwdWW Wse PodWR DpAddrsR
Relax R+fence.rw.rw+po-addrs No PodWR
Safe=Fre Wse Fence.rw.rwdWW DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse PodWR DpAddrsR Fre
Observation R+fence.rw.rw+po-addrs Never 0 1000
Time R+fence.rw.rw+po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.rw+po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+po-addr
"Fence.rw.rwdWW Wse PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x8)    ;
 sw x5,0(x7) | xor x9,x7,x7   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (y=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a3,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+po-addr Allowed
Histogram (3 states)
541   :>1:x10=0; y=1;
455   :>1:x10=1; y=1;
4     :>1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x10=0) is NOT validated
Hash=401fae95dad763d85b405971433be77b
Cycle=Fre Fence.rw.rwdWW Wse PodWR DpAddrdR
Relax R+fence.rw.rw+po-addr No PodWR
Safe=Fre Wse Fence.rw.rwdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse PodWR DpAddrdR Fre
Observation R+fence.rw.rw+po-addr Never 0 1000
Time R+fence.rw.rw+po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.rw+po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+po-ctrlfenceis
"Fence.rw.rwdWW Wse PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x8)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x8)    ;

exists (y=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a4)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+po-ctrlfenceis Allowed
Histogram (3 states)
10    :>1:x9=0; y=1;
985   :>1:x9=1; y=1;
5     :>1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x9=0) is NOT validated
Hash=aee4ccdc0a6bdb6ef3bf723fed50aff5
Cycle=Fre Fence.rw.rwdWW Wse PodWR DpCtrlFenceIsR
Relax R+fence.rw.rw+po-ctrlfenceis No PodWR
Safe=Fre Wse Fence.rw.rwdWW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse PodWR DpCtrlFenceIsR Fre
Observation R+fence.rw.rw+po-ctrlfenceis Never 0 1000
Time R+fence.rw.rw+po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/R+fence.rw.rw+po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+po-ctrlfencei
"Fence.rw.rwdWW Wse PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=z; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x8)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x10)   ;

exists (y=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+po-ctrlfencei Allowed
Histogram (3 states)
27    :>1:x9=0; y=1;
972   :>1:x9=1; y=1;
1     :>1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x9=0) is NOT validated
Hash=b7be7b08b7b946ea9341dbb6150bd34e
Cycle=Fre Fence.rw.rwdWW Wse PodWR DpCtrlFenceIdR
Relax R+fence.rw.rw+po-ctrlfencei No PodWR
Safe=Fre Wse Fence.rw.rwdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse PodWR DpCtrlFenceIdR Fre
Observation R+fence.rw.rw+po-ctrlfencei Never 0 1000
Time R+fence.rw.rw+po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-pos
"PosWW PodWR Fre PosWW PodWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 sw x7,0(x6) | sw x7,0(x6) ;
 lw x8,0(x9) | lw x8,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+pos-pos Allowed
Histogram (3 states)
535   *>0:x8=0; 1:x8=0; x=2; y=2;
336   :>0:x8=2; 1:x8=0; x=2; y=2;
129   :>0:x8=0; 1:x8=2; x=2; y=2;
Ok

Witnesses
Positive: 535, Negative: 465
Condition exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x8=0) is validated
Hash=5a0791272abfb64e3aff01278f69b13c
Cycle=Fre PosWW PodWR Fre PosWW PodWR
Relax SB+pos-pos Ok PodWR
Safe=Fre PosWW
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR Fre PosWW PodWR Fre
Observation SB+pos-pos Sometimes 535 465
Time SB+pos-pos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po+pos-po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po+pos-po-addrs
"PosWW PodWR Fre PosWW PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 sw x7,0(x6) | sw x7,0(x6)    ;
 lw x8,0(x9) | lw x8,0(x9)    ;
             | xor x10,x8,x8  ;
             | add x12,x9,x10 ;
             | lw x11,0(x12)  ;

exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+pos-po+pos-po-addrs Allowed
Histogram (3 states)
630   *>0:x8=0; 1:x11=0; x=2; y=2;
97    :>0:x8=2; 1:x11=0; x=2; y=2;
273   :>0:x8=0; 1:x11=2; x=2; y=2;
Ok

Witnesses
Positive: 630, Negative: 370
Condition exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x11=0) is validated
Hash=b174183749d3da6f53a316ce272ee854
Cycle=Fre PosWW PodWR Fre PosWW PodWR DpAddrsR
Relax SB+pos-po+pos-po-addrs Ok PodWR
Safe=Fre PosWW DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR Fre PosWW PodWR DpAddrsR Fre
Observation SB+pos-po+pos-po-addrs Sometimes 630 370
Time SB+pos-po+pos-po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po+pos-po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po+pos-po-addr
"PosWW PodWR Fre PosWW PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | sw x5,0(x6)     ;
 sw x7,0(x6) | sw x7,0(x6)     ;
 lw x8,0(x9) | lw x8,0(x9)     ;
             | xor x10,x8,x8   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+pos-po+pos-po-addr Allowed
Histogram (3 states)
526   *>0:x8=0; 1:x11=0; x=2; y=2;
37    :>0:x8=2; 1:x11=0; x=2; y=2;
437   :>0:x8=0; 1:x11=2; x=2; y=2;
Ok

Witnesses
Positive: 526, Negative: 474
Condition exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x11=0) is validated
Hash=79a409f89bafac042ea2cf30f33f4bde
Cycle=Fre PosWW PodWR Fre PosWW PodWR DpAddrdR
Relax SB+pos-po+pos-po-addr Ok PodWR
Safe=Fre PosWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR Fre PosWW PodWR DpAddrdR Fre
Observation SB+pos-po+pos-po-addr Sometimes 526 474
Time SB+pos-po+pos-po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po+pos-po-ctrlfenceis
"PosWW PodWR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 sw x7,0(x6) | sw x7,0(x6)    ;
 lw x8,0(x9) | lw x8,0(x9)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+pos-po+pos-po-ctrlfenceis Allowed
Histogram (2 states)
10    :>0:x8=2; 1:x10=0; x=2; y=2;
990   :>0:x8=0; 1:x10=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x10=0) is NOT validated
Hash=7ffd28640ef596a0ede1638629bbae35
Cycle=Fre PosWW PodWR Fre PosWW PodWR DpCtrlFenceIsR
Relax SB+pos-po+pos-po-ctrlfenceis No PodWR
Safe=Fre PosWW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+pos-po+pos-po-ctrlfenceis Never 0 1000
Time SB+pos-po+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po+pos-po-ctrlfencei
"PosWW PodWR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 sw x7,0(x6) | sw x7,0(x6)    ;
 lw x8,0(x9) | lw x8,0(x9)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+pos-po+pos-po-ctrlfencei Allowed
Histogram (2 states)
6     :>0:x8=2; 1:x10=0; x=2; y=2;
994   :>0:x8=0; 1:x10=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=0 /\ 1:x10=0) is NOT validated
Hash=9fb14cf588eeb83d4d1144e3fdeb2b11
Cycle=Fre PosWW PodWR Fre PosWW PodWR DpCtrlFenceIdR
Relax SB+pos-po+pos-po-ctrlfencei No PodWR
Safe=Fre PosWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+pos-po+pos-po-ctrlfencei Never 0 1000
Time SB+pos-po+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+pos-po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-po
"Fence.rw.rwdWR Fre PosWW PodWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | sw x7,0(x6) ;
 lw x7,0(x8) | lw x8,0(x9) ;

exists (y=2 /\ 0:x7=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a4)
Test SB+fence.rw.rw+pos-po Allowed
Histogram (2 states)
991   :>0:x7=2; 1:x8=0; y=2;
9     :>0:x7=0; 1:x8=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x8=0) is NOT validated
Hash=8fdbb455bb893da44b4f62928ba0e196
Cycle=Fre PosWW PodWR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+pos-po No PodWR
Safe=Fre PosWW Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWW PodWR Fre
Observation SB+fence.rw.rw+pos-po Never 0 1000
Time SB+fence.rw.rw+pos-po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+pos-po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-po-addrs
"Fence.rw.rwdWR Fre PosWW PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x9)    ;
             | xor x10,x8,x8  ;
             | add x12,x9,x10 ;
             | lw x11,0(x12)  ;

exists (y=2 /\ 0:x7=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-po-addrs Allowed
Histogram (3 states)
2     *>0:x7=0; 1:x11=0; y=2;
912   :>0:x7=2; 1:x11=0; y=2;
86    :>0:x7=0; 1:x11=1; y=2;
Ok

Witnesses
Positive: 2, Negative: 998
Condition exists (y=2 /\ 0:x7=0 /\ 1:x11=0) is validated
Hash=3f351a69aa8704bd4fa0b1c46c2f81f9
Cycle=Fre PosWW PodWR DpAddrsR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+pos-po-addrs Ok PodWR
Safe=Fre PosWW Fence.rw.rwdWR DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWW PodWR DpAddrsR Fre
Observation SB+fence.rw.rw+pos-po-addrs Sometimes 2 998
Time SB+fence.rw.rw+pos-po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+pos-po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-po-addr
"Fence.rw.rwdWR Fre PosWW PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | sw x5,0(x6)     ;
 fence rw,rw | sw x7,0(x6)     ;
 lw x7,0(x8) | lw x8,0(x9)     ;
             | xor x10,x8,x8   ;
             | add x13,x12,x10 ;
             | lw x11,0(x13)   ;

exists (y=2 /\ 0:x7=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-po-addr Allowed
Histogram (2 states)
646   :>0:x7=2; 1:x11=0; y=2;
354   :>0:x7=0; 1:x11=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x11=0) is NOT validated
Hash=256d28a647c9b340edca4337f1cb99e7
Cycle=Fre PosWW PodWR DpAddrdR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+pos-po-addr No PodWR
Safe=Fre PosWW Fence.rw.rwdWR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWW PodWR DpAddrdR Fre
Observation SB+fence.rw.rw+pos-po-addr Never 0 1000
Time SB+fence.rw.rw+pos-po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-po-ctrlfenceis
"Fence.rw.rwdWR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x9)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x9)   ;

exists (y=2 /\ 0:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-po-ctrlfenceis Allowed
Histogram (3 states)
6     :>0:x7=2; 1:x10=0; y=2;
8     :>0:x7=0; 1:x10=1; y=2;
986   :>0:x7=2; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x10=0) is NOT validated
Hash=ffa97486203ecc0a4b57279073234cd1
Cycle=Fre PosWW PodWR DpCtrlFenceIsR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+pos-po-ctrlfenceis No PodWR
Safe=Fre PosWW Fence.rw.rwdWR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+fence.rw.rw+pos-po-ctrlfenceis Never 0 1000
Time SB+fence.rw.rw+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+fence.rw.rw+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-po-ctrlfencei
"Fence.rw.rwdWR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x9)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x10,0(x11)  ;

exists (y=2 /\ 0:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-po-ctrlfencei Allowed
Histogram (3 states)
4     :>0:x7=2; 1:x10=0; y=2;
15    :>0:x7=0; 1:x10=1; y=2;
981   :>0:x7=2; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x10=0) is NOT validated
Hash=e25cd59781f9dea48425142cbaf92140
Cycle=Fre PosWW PodWR DpCtrlFenceIdR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+pos-po-ctrlfencei No PodWR
Safe=Fre PosWW Fence.rw.rwdWR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+fence.rw.rw+pos-po-ctrlfencei Never 0 1000
Time SB+fence.rw.rw+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-addrss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-addrss
"PosWW PodWR DpAddrsR Fre PosWW PodWR DpAddrsR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x9)    | lw x8,0(x9)    ;
 xor x10,x8,x8  | xor x10,x8,x8  ;
 add x12,x9,x10 | add x12,x9,x10 ;
 lw x11,0(x12)  | lw x11,0(x12)  ;

exists (x=2 /\ y=2 /\ 0:x11=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+pos-po-addrss Allowed
Histogram (3 states)
881   *>0:x11=0; 1:x11=0; x=2; y=2;
86    :>0:x11=2; 1:x11=0; x=2; y=2;
33    :>0:x11=0; 1:x11=2; x=2; y=2;
Ok

Witnesses
Positive: 881, Negative: 119
Condition exists (x=2 /\ y=2 /\ 0:x11=0 /\ 1:x11=0) is validated
Hash=98d2852b7b8644b962304e6f5966becb
Cycle=Fre PosWW PodWR DpAddrsR Fre PosWW PodWR DpAddrsR
Relax SB+pos-po-addrss Ok PodWR
Safe=Fre PosWW DpAddrsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpAddrsR Fre PosWW PodWR DpAddrsR Fre
Observation SB+pos-po-addrss Sometimes 881 119
Time SB+pos-po-addrss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-addrs+pos-po-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-addrs+pos-po-addr
"PosWW PodWR DpAddrsR Fre PosWW PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x12=x;}
 P0             | P1              ;
 sw x5,0(x6)    | sw x5,0(x6)     ;
 sw x7,0(x6)    | sw x7,0(x6)     ;
 lw x8,0(x9)    | lw x8,0(x9)     ;
 xor x10,x8,x8  | xor x10,x8,x8   ;
 add x12,x9,x10 | add x13,x12,x10 ;
 lw x11,0(x12)  | lw x11,0(x13)   ;

exists (x=2 /\ y=2 /\ 0:x11=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+pos-po-addrs+pos-po-addr Allowed
Histogram (3 states)
552   *>0:x11=0; 1:x11=0; x=2; y=2;
14    :>0:x11=2; 1:x11=0; x=2; y=2;
434   :>0:x11=0; 1:x11=2; x=2; y=2;
Ok

Witnesses
Positive: 552, Negative: 448
Condition exists (x=2 /\ y=2 /\ 0:x11=0 /\ 1:x11=0) is validated
Hash=d50fa74bbb5d8ddcbbf94d25a4b217ff
Cycle=Fre PosWW PodWR DpAddrsR Fre PosWW PodWR DpAddrdR
Relax SB+pos-po-addrs+pos-po-addr Ok PodWR
Safe=Fre PosWW DpAddrsR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpAddrsR Fre PosWW PodWR DpAddrdR Fre
Observation SB+pos-po-addrs+pos-po-addr Sometimes 552 448
Time SB+pos-po-addrs+pos-po-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-addrs+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-addrs+pos-po-ctrlfenceis
"PosWW PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x9)    | lw x8,0(x9)    ;
 xor x10,x8,x8  | bne x8,x0,LC00 ;
 add x12,x9,x10 | LC00:          ;
 lw x11,0(x12)  | fence.i        ;
                | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x11=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+pos-po-addrs+pos-po-ctrlfenceis Allowed
Histogram (2 states)
6     :>0:x11=2; 1:x10=0; x=2; y=2;
994   :>0:x11=0; 1:x10=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x11=0 /\ 1:x10=0) is NOT validated
Hash=46b2e0585ff9f81d6128016fd0d8720d
Cycle=Fre PosWW PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIsR
Relax SB+pos-po-addrs+pos-po-ctrlfenceis No PodWR
Safe=Fre PosWW DpAddrsR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+pos-po-addrs+pos-po-ctrlfenceis Never 0 1000
Time SB+pos-po-addrs+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-addrs+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-addrs+pos-po-ctrlfencei
"PosWW PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x9)    | lw x8,0(x9)    ;
 xor x10,x8,x8  | bne x8,x0,LC00 ;
 add x12,x9,x10 | LC00:          ;
 lw x11,0(x12)  | fence.i        ;
                | lw x10,0(x11)  ;

exists (x=2 /\ y=2 /\ 0:x11=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a4)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+pos-po-addrs+pos-po-ctrlfencei Allowed
Histogram (3 states)
1     *>0:x11=0; 1:x10=0; x=2; y=2;
14    :>0:x11=2; 1:x10=0; x=2; y=2;
985   :>0:x11=0; 1:x10=2; x=2; y=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ y=2 /\ 0:x11=0 /\ 1:x10=0) is validated
Hash=b3347491803e01d548d04f8b81f2b8dc
Cycle=Fre PosWW PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIdR
Relax SB+pos-po-addrs+pos-po-ctrlfencei Ok PodWR
Safe=Fre PosWW DpAddrsR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpAddrsR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+pos-po-addrs+pos-po-ctrlfencei Sometimes 1 999
Time SB+pos-po-addrs+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-addrs
"PosWW PodWR DpAddrdR Fre PosWW PodWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 0:x12=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=a; 1:x12=x;}
 P0              | P1              ;
 sw x5,0(x6)     | sw x5,0(x6)     ;
 sw x7,0(x6)     | sw x7,0(x6)     ;
 lw x8,0(x9)     | lw x8,0(x9)     ;
 xor x10,x8,x8   | xor x10,x8,x8   ;
 add x13,x12,x10 | add x13,x12,x10 ;
 lw x11,0(x13)   | lw x11,0(x13)   ;

exists (x=2 /\ z=2 /\ 0:x11=0 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
Test SB+pos-po-addrs Allowed
Histogram (3 states)
592   *>0:x11=0; 1:x11=0; x=2; z=2;
200   :>0:x11=2; 1:x11=0; x=2; z=2;
208   :>0:x11=0; 1:x11=2; x=2; z=2;
Ok

Witnesses
Positive: 592, Negative: 408
Condition exists (x=2 /\ z=2 /\ 0:x11=0 /\ 1:x11=0) is validated
Hash=ed32e83f280a45d13c32dcde59efba1e
Cycle=Fre PosWW PodWR DpAddrdR Fre PosWW PodWR DpAddrdR
Relax SB+pos-po-addrs Ok PodWR
Safe=Fre PosWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpAddrdR Fre PosWW PodWR DpAddrdR Fre
Observation SB+pos-po-addrs Sometimes 592 408
Time SB+pos-po-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-addr+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-addr+pos-po-ctrlfenceis
"PosWW PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 0:x12=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=x;}
 P0              | P1             ;
 sw x5,0(x6)     | sw x5,0(x6)    ;
 sw x7,0(x6)     | sw x7,0(x6)    ;
 lw x8,0(x9)     | lw x8,0(x9)    ;
 xor x10,x8,x8   | bne x8,x0,LC00 ;
 add x13,x12,x10 | LC00:          ;
 lw x11,0(x13)   | fence.i        ;
                 | lw x10,0(x9)   ;

exists (x=2 /\ z=2 /\ 0:x11=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test SB+pos-po-addr+pos-po-ctrlfenceis Allowed
Histogram (2 states)
38    :>0:x11=2; 1:x10=0; x=2; z=2;
962   :>0:x11=0; 1:x10=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 0:x11=0 /\ 1:x10=0) is NOT validated
Hash=fe25c56e1adfee7c3d7f74671ff049dc
Cycle=Fre PosWW PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIsR
Relax SB+pos-po-addr+pos-po-ctrlfenceis No PodWR
Safe=Fre PosWW DpAddrdR DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+pos-po-addr+pos-po-ctrlfenceis Never 0 1000
Time SB+pos-po-addr+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-addr+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-addr+pos-po-ctrlfencei
"PosWW PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 0:x12=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=a; 1:x11=x;}
 P0              | P1             ;
 sw x5,0(x6)     | sw x5,0(x6)    ;
 sw x7,0(x6)     | sw x7,0(x6)    ;
 lw x8,0(x9)     | lw x8,0(x9)    ;
 xor x10,x8,x8   | bne x8,x0,LC00 ;
 add x13,x12,x10 | LC00:          ;
 lw x11,0(x13)   | fence.i        ;
                 | lw x10,0(x11)  ;

exists (x=2 /\ z=2 /\ 0:x11=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw t1,0(a4)
	xor a7,t1,t1
	add a0,a3,a7
	lw a1,0(a0)
Test SB+pos-po-addr+pos-po-ctrlfencei Allowed
Histogram (3 states)
1     *>0:x11=0; 1:x10=0; x=2; z=2;
18    :>0:x11=2; 1:x10=0; x=2; z=2;
981   :>0:x11=0; 1:x10=2; x=2; z=2;
Ok

Witnesses
Positive: 1, Negative: 999
Condition exists (x=2 /\ z=2 /\ 0:x11=0 /\ 1:x10=0) is validated
Hash=3516ee22a126411cb6acd3fafab4edf3
Cycle=Fre PosWW PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIdR
Relax SB+pos-po-addr+pos-po-ctrlfencei Ok PodWR
Safe=Fre PosWW DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpAddrdR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+pos-po-addr+pos-po-ctrlfencei Sometimes 1 999
Time SB+pos-po-addr+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-ctrlfenceiss.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-ctrlfenceiss
"PosWW PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIsR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x9)    | lw x8,0(x9)    ;
 bne x8,x0,LC00 | bne x8,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x10,0(x9)   | lw x10,0(x9)   ;

exists (x=2 /\ y=2 /\ 0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test SB+pos-po-ctrlfenceiss Allowed
Histogram (3 states)
16    :>0:x10=2; 1:x10=0; x=2; y=2;
18    :>0:x10=0; 1:x10=2; x=2; y=2;
966   :>0:x10=2; 1:x10=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x10=0 /\ 1:x10=0) is NOT validated
Hash=c95b58f36069da342746f73a2bedf459
Cycle=Fre PosWW PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIsR
Relax SB+pos-po-ctrlfenceiss No PodWR
Safe=Fre PosWW DpCtrlFenceIsR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIsR Fre
Observation SB+pos-po-ctrlfenceiss Never 0 1000
Time SB+pos-po-ctrlfenceiss 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-ctrlfenceis+pos-po-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-ctrlfenceis+pos-po-ctrlfencei
"PosWW PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x9=z; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x9)    | lw x8,0(x9)    ;
 bne x8,x0,LC00 | bne x8,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x10,0(x9)   | lw x10,0(x11)  ;

exists (x=2 /\ y=2 /\ 0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a4)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test SB+pos-po-ctrlfenceis+pos-po-ctrlfencei Allowed
Histogram (3 states)
12    :>0:x10=2; 1:x10=0; x=2; y=2;
2     :>0:x10=0; 1:x10=2; x=2; y=2;
986   :>0:x10=2; 1:x10=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x10=0 /\ 1:x10=0) is NOT validated
Hash=3cd3c0c43cf62dc5d9b32d221d3f051c
Cycle=Fre PosWW PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIdR
Relax SB+pos-po-ctrlfenceis+pos-po-ctrlfencei No PodWR
Safe=Fre PosWW DpCtrlFenceIsR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpCtrlFenceIsR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+pos-po-ctrlfenceis+pos-po-ctrlfencei Never 0 1000
Time SB+pos-po-ctrlfenceis+pos-po-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWR/SB+pos-po-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-po-ctrlfenceis
"PosWW PodWR DpCtrlFenceIdR Fre PosWW PodWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 0:x11=z; 1:x5=1; 1:x6=z; 1:x7=2; 1:x9=a; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x9)    | lw x8,0(x9)    ;
 bne x8,x0,LC00 | bne x8,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x10,0(x11)  | lw x10,0(x11)  ;

exists (x=2 /\ z=2 /\ 0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a0,0(a4)
	bne a0,x0,0f
0:
	fence.i
	lw a1,0(a3)
Test SB+pos-po-ctrlfenceis Allowed
Histogram (3 states)
9     :>0:x10=2; 1:x10=0; x=2; z=2;
13    :>0:x10=0; 1:x10=2; x=2; z=2;
978   :>0:x10=2; 1:x10=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 0:x10=0 /\ 1:x10=0) is NOT validated
Hash=56fc48ca4ae30730c74ad3e6ea22ad53
Cycle=Fre PosWW PodWR DpCtrlFenceIdR Fre PosWW PodWR DpCtrlFenceIdR
Relax SB+pos-po-ctrlfenceis No PodWR
Safe=Fre PosWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PodWR DpCtrlFenceIdR Fre PosWW PodWR DpCtrlFenceIdR Fre
Observation SB+pos-po-ctrlfenceis Never 0 1000
Time SB+pos-po-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/MP+po+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+po+fence.r.rw
"PodWW Rfe Fence.r.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x5,0(x7) | fence r,rw  ;
             | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test MP+po+fence.r.rw Allowed
Histogram (3 states)
8     :>1:x5=0; 1:x7=0;
698   :>1:x5=0; 1:x7=1;
294   :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=ec3d28642a1d43b77fd7d35e75abab28
Cycle=Rfe Fence.r.rwdRR Fre PodWW
Relax MP+po+fence.r.rw No PodWW
Safe=Rfe Fre Fence.r.rwdRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWW Rfe Fence.r.rwdRR Fre
Observation MP+po+fence.r.rw Never 0 1000
Time MP+po+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/R+po+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+po+fence.rw.rw
"PodWW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 sw x5,0(x7) | fence rw,rw ;
             | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test R+po+fence.rw.rw Allowed
Histogram (3 states)
8     :>1:x7=0; y=1;
532   :>1:x7=1; y=1;
460   :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=f9d838d1b25a9e060804d01cdae53c26
Cycle=Fre PodWW Wse Fence.rw.rwdWR
Relax R+po+fence.rw.rw No PodWW
Safe=Fre Wse Fence.rw.rwdWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWW Wse Fence.rw.rwdWR Fre
Observation R+po+fence.rw.rw Never 0 1000
Time R+po+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/MP+po+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+po+fence.rw.rw
"PodWW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x5,0(x7) | fence rw,rw ;
             | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test MP+po+fence.rw.rw Allowed
Histogram (3 states)
13    :>1:x5=0; 1:x7=0;
794   :>1:x5=0; 1:x7=1;
193   :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=7aa5c9e692176ee0327acec3b8a2260e
Cycle=Rfe Fence.rw.rwdRR Fre PodWW
Relax MP+po+fence.rw.rw No PodWW
Safe=Rfe Fre Fence.rw.rwdRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWW Rfe Fence.rw.rwdRR Fre
Observation MP+po+fence.rw.rw Never 0 1000
Time MP+po+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/MP+po+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+po+addr
"PodWW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 sw x5,0(x7) | xor x7,x5,x5  ;
             | add x10,x9,x7 ;
             | lw x8,0(x10)  ;

exists (1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test MP+po+addr Allowed
Histogram (3 states)
295   :>1:x5=0; 1:x8=0;
612   :>1:x5=0; 1:x8=1;
93    :>1:x5=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0) is NOT validated
Hash=0b3d465f7d04ff928d794588a7b65343
Cycle=Rfe DpAddrdR Fre PodWW
Relax MP+po+addr No PodWW
Safe=Rfe Fre DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWW Rfe DpAddrdR Fre
Observation MP+po+addr Never 0 1000
Time MP+po+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/MP+po+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+po+ctrlfencei
"PodWW Rfe DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 sw x5,0(x7) | bne x5,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test MP+po+ctrlfencei Allowed
Histogram (3 states)
16    :>1:x5=0; 1:x7=0;
721   :>1:x5=0; 1:x7=1;
263   :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=4fc8bc96b474143b05fc0ae546a9301b
Cycle=Rfe DpCtrlFenceIdR Fre PodWW
Relax MP+po+ctrlfencei No PodWW
Safe=Rfe Fre DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWW Rfe DpCtrlFenceIdR Fre
Observation MP+po+ctrlfencei Never 0 1000
Time MP+po+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/2+2W.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W
"PodWW Wse PodWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a4)
Test 2+2W Allowed
Histogram (4 states)
318   :>x=1; y=1;
310   :>x=2; y=1;
258   :>x=1; y=2;
114   *>x=2; y=2;
Ok

Witnesses
Positive: 114, Negative: 886
Condition exists (x=2 /\ y=2) is validated
Hash=1762fc2faa075cba02bfe39439261ba5
Cycle=Wse PodWW Wse PodWW
Relax 2+2W Ok PodWW
Safe=Wse
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWW Wse PodWW Wse
Observation 2+2W Sometimes 114 886
Time 2+2W 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/S+po+fence.r.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+po+fence.r.rw
"PodWW Rfe Fence.r.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x8) | fence r,rw  ;
             | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence r,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S+po+fence.r.rw Allowed
Histogram (3 states)
977   :>1:x5=0; x=1;
10    :>1:x5=1; x=1;
13    :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=299595b7b79245c2bc3c203fd802e28e
Cycle=Rfe Fence.r.rwdRW Wse PodWW
Relax S+po+fence.r.rw No PodWW
Safe=Rfe Wse Fence.r.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW Rfe Fence.r.rwdRW Wse
Observation S+po+fence.r.rw Never 0 1000
Time S+po+fence.r.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/2+2W+fence.w.w+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.w.w+po
"Fence.w.wdWW Wse PodWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence w,w   | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a4)
Test 2+2W+fence.w.w+po Allowed
Histogram (2 states)
556   :>x=1; y=1;
444   :>x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=9a0d9e5f84fa0646c75cf571051770d8
Cycle=Wse PodWW Wse Fence.w.wdWW
Relax 2+2W+fence.w.w+po No PodWW
Safe=Wse Fence.w.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.w.wdWW Wse PodWW Wse
Observation 2+2W+fence.w.w+po Never 0 1000
Time 2+2W+fence.w.w+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/2+2W+fence.rw.w+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.w+po
"Fence.rw.wdWW Wse PodWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,w  | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a4)
Test 2+2W+fence.rw.w+po Allowed
Histogram (2 states)
580   :>x=1; y=1;
420   :>x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=f9be32e9e3504cffa3ef87d7f2795a79
Cycle=Wse PodWW Wse Fence.rw.wdWW
Relax 2+2W+fence.rw.w+po No PodWW
Safe=Wse Fence.rw.wdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.wdWW Wse PodWW Wse
Observation 2+2W+fence.rw.w+po Never 0 1000
Time 2+2W+fence.rw.w+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/S+po+fence.rw.w.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+po+fence.rw.w
"PodWW Rfe Fence.rw.wdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x8) | fence rw,w  ;
             | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,w
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S+po+fence.rw.w Allowed
Histogram (3 states)
983   :>1:x5=0; x=1;
12    :>1:x5=1; x=1;
5     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=fd7fc6625a6a1c45e68dc7831466de19
Cycle=Rfe Fence.rw.wdRW Wse PodWW
Relax S+po+fence.rw.w No PodWW
Safe=Rfe Wse Fence.rw.wdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW Rfe Fence.rw.wdRW Wse
Observation S+po+fence.rw.w Never 0 1000
Time S+po+fence.rw.w 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/2+2W+fence.rw.rw+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.rw.rw+po
"Fence.rw.rwdWW Wse PodWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence rw,rw | sw x7,0(x8) ;
 sw x7,0(x8) |             ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	sw s2,0(a4)
Test 2+2W+fence.rw.rw+po Allowed
Histogram (2 states)
554   :>x=1; y=1;
446   :>x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=b025d64fbd3e1907a271ab0019e1d572
Cycle=Wse PodWW Wse Fence.rw.rwdWW
Relax 2+2W+fence.rw.rw+po No PodWW
Safe=Wse Fence.rw.rwdWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.rw.rwdWW Wse PodWW Wse
Observation 2+2W+fence.rw.rw+po Never 0 1000
Time 2+2W+fence.rw.rw+po 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/S+po+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+po+fence.rw.rw
"PodWW Rfe Fence.rw.rwdRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x8) | fence rw,rw ;
             | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S+po+fence.rw.rw Allowed
Histogram (3 states)
986   :>1:x5=0; x=1;
6     :>1:x5=1; x=1;
8     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=7778e0eddf75808a1f911d0660343326
Cycle=Rfe Fence.rw.rwdRW Wse PodWW
Relax S+po+fence.rw.rw No PodWW
Safe=Rfe Wse Fence.rw.rwdRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW Rfe Fence.rw.rwdRW Wse
Observation S+po+fence.rw.rw Never 0 1000
Time S+po+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/S+po+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+po+addr
"PodWW Rfe DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=x;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 sw x7,0(x8) | xor x7,x5,x5  ;
             | add x10,x9,x7 ;
             | sw x8,0(x10)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S+po+addr Allowed
Histogram (3 states)
502   :>1:x5=0; x=1;
8     :>1:x5=1; x=1;
490   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=51f05c4f5eb7d8156cd24e4492faff54
Cycle=Rfe DpAddrdW Wse PodWW
Relax S+po+addr No PodWW
Safe=Rfe Wse DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW Rfe DpAddrdW Wse
Observation S+po+addr Never 0 1000
Time S+po+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/S+po+data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+po+data
"PodWW Rfe DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 sw x7,0(x8) | xor x7,x5,x5 ;
             | ori x7,x7,1  ;
             | sw x7,0(x8)  ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S+po+data Allowed
Histogram (3 states)
509   :>1:x5=0; x=1;
6     :>1:x5=1; x=1;
485   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=cfc58037010f56fd8c45fd430f69a56e
Cycle=Rfe DpDatadW Wse PodWW
Relax S+po+data No PodWW
Safe=Rfe Wse DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW Rfe DpDatadW Wse
Observation S+po+data Never 0 1000
Time S+po+data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/S+po+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+po+ctrl
"PodWW Rfe DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 sw x7,0(x8) | bne x5,x0,LC00 ;
             | LC00:          ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S+po+ctrl Allowed
Histogram (3 states)
500   :>1:x5=0; x=1;
8     :>1:x5=1; x=1;
492   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=5cbbd76856048aded911e7f4c750dd38
Cycle=Rfe DpCtrldW Wse PodWW
Relax S+po+ctrl No PodWW
Safe=Rfe Wse DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW Rfe DpCtrldW Wse
Observation S+po+ctrl Never 0 1000
Time S+po+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PodWW/S+po+ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+po+ctrlfencei
"PodWW Rfe DpCtrlFenceIdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 sw x7,0(x8) | bne x5,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | sw x7,0(x8)    ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	fence.i
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S+po+ctrlfencei Allowed
Histogram (3 states)
985   :>1:x5=0; x=1;
12    :>1:x5=1; x=1;
3     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=7945eed375e1ac7139c78b7c76a45a3c
Cycle=Rfe DpCtrlFenceIdW Wse PodWW
Relax S+po+ctrlfencei No PodWW
Safe=Rfe Wse DpCtrlFenceIdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW Rfe DpCtrlFenceIdW Wse
Observation S+po+ctrlfencei Never 0 1000
Time S+po+ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+fence.rw.rw+pos-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-addr
"Fence.rw.rwdWR Fre PosWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 lw x7,0(x8) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | lw x9,0(x11)   ;

exists (0:x7=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a5)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-addr Allowed
Histogram (3 states)
548   :>0:x7=1; 1:x9=0;
451   :>0:x7=0; 1:x9=1;
1     :>0:x7=1; 1:x9=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x9=0) is NOT validated
Hash=e4c80c155f970d6247fc1a3ca37bc01a
Cycle=Fre PosWR DpAddrdR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+pos-addr No PosWR
Safe=Fre Fence.rw.rwdWR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWR DpAddrdR Fre
Observation SB+fence.rw.rw+pos-addr Never 0 1000
Time SB+fence.rw.rw+pos-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+fence.rw.rw+pos-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-ctrlfencei
"Fence.rw.rwdWR Fre PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 lw x7,0(x8) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x8,0(x9)    ;

exists (0:x7=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-ctrlfencei Allowed
Histogram (2 states)
15    :>0:x7=0; 1:x8=1;
985   :>0:x7=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x8=0) is NOT validated
Hash=042c20789c24297d1272a1dadded469f
Cycle=Fre PosWR DpCtrlFenceIdR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+pos-ctrlfencei No PosWR
Safe=Fre Fence.rw.rwdWR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWR DpCtrlFenceIdR Fre
Observation SB+fence.rw.rw+pos-ctrlfencei Never 0 1000
Time SB+fence.rw.rw+pos-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-addrs
"PosWR DpAddrdR Fre PosWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | xor x8,x7,x7   ;
 add x11,x10,x8 | add x11,x10,x8 ;
 lw x9,0(x11)   | lw x9,0(x11)   ;

exists (0:x9=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a5)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a5)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+pos-addrs Allowed
Histogram (3 states)
167   *>0:x9=0; 1:x9=0;
416   :>0:x9=1; 1:x9=0;
417   :>0:x9=0; 1:x9=1;
Ok

Witnesses
Positive: 167, Negative: 833
Condition exists (0:x9=0 /\ 1:x9=0) is validated
Hash=2b1e9852aae486f2a0a95de030240bef
Cycle=Fre PosWR DpAddrdR Fre PosWR DpAddrdR
Relax SB+pos-addrs Ok PosWR
Safe=Fre DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR DpAddrdR Fre PosWR DpAddrdR Fre
Observation SB+pos-addrs Sometimes 167 833
Time SB+pos-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-addr+pos-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-addr+pos-ctrlfencei
"PosWR DpAddrdR Fre PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 lw x9,0(x11)   | fence.i        ;
                | lw x8,0(x9)    ;

exists (0:x9=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a5)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+pos-addr+pos-ctrlfencei Allowed
Histogram (3 states)
250   :>0:x9=1; 1:x8=0;
749   :>0:x9=0; 1:x8=1;
1     :>0:x9=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x9=0 /\ 1:x8=0) is NOT validated
Hash=2f26c997e543bdd1cf845a605f29d07f
Cycle=Fre PosWR DpAddrdR Fre PosWR DpCtrlFenceIdR
Relax SB+pos-addr+pos-ctrlfencei No PosWR
Safe=Fre DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR DpAddrdR Fre PosWR DpCtrlFenceIdR Fre
Observation SB+pos-addr+pos-ctrlfencei Never 0 1000
Time SB+pos-addr+pos-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-addr+pos-pos-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-addr+pos-pos-addr
"PosWR DpAddrdR Fre PosWW PosWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | sw x7,0(x6)    ;
 xor x8,x7,x7   | lw x8,0(x6)    ;
 add x11,x10,x8 | xor x9,x8,x8   ;
 lw x9,0(x11)   | add x12,x11,x9 ;
                | lw x10,0(x12)  ;

exists (y=2 /\ 0:x9=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a5)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a5)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+pos-addr+pos-pos-addr Allowed
Histogram (3 states)
283   *>0:x9=0; 1:x10=0; y=2;
389   :>0:x9=2; 1:x10=0; y=2;
328   :>0:x9=0; 1:x10=1; y=2;
Ok

Witnesses
Positive: 283, Negative: 717
Condition exists (y=2 /\ 0:x9=0 /\ 1:x10=0) is validated
Hash=a61f5764b2d656f925f4deb69eec17b4
Cycle=Fre PosWW PosWR DpAddrdR Fre PosWR DpAddrdR
Relax SB+pos-addr+pos-pos-addr Ok PosWR
Safe=Fre PosWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR DpAddrdR Fre PosWW PosWR DpAddrdR Fre
Observation SB+pos-addr+pos-pos-addr Sometimes 283 717
Time SB+pos-addr+pos-pos-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-ctrlfencei+pos-pos-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-ctrlfencei+pos-pos-addr
"PosWR DpCtrlFenceIdR Fre PosWW PosWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x6)    ;
 LC00:          | xor x9,x8,x8   ;
 fence.i        | add x12,x11,x9 ;
 lw x8,0(x9)    | lw x10,0(x12)  ;

exists (y=2 /\ 0:x8=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a5)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+pos-ctrlfencei+pos-pos-addr Allowed
Histogram (2 states)
986   :>0:x8=2; 1:x10=0; y=2;
14    :>0:x8=0; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x8=0 /\ 1:x10=0) is NOT validated
Hash=f9827505674da1895a3d79fb711bffb8
Cycle=Fre PosWW PosWR DpAddrdR Fre PosWR DpCtrlFenceIdR
Relax SB+pos-ctrlfencei+pos-pos-addr No PosWR
Safe=Fre PosWW DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR DpCtrlFenceIdR Fre PosWW PosWR DpAddrdR Fre
Observation SB+pos-ctrlfencei+pos-pos-addr Never 0 1000
Time SB+pos-ctrlfencei+pos-pos-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-ctrlfenceis
"PosWR DpCtrlFenceIdR Fre PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x9=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 bne x7,x0,LC00 | bne x7,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x8,0(x9)    | lw x8,0(x9)    ;

exists (0:x8=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
Test SB+pos-ctrlfenceis Allowed
Histogram (3 states)
18    :>0:x8=1; 1:x8=0;
3     :>0:x8=0; 1:x8=1;
979   :>0:x8=1; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x8=0 /\ 1:x8=0) is NOT validated
Hash=1c2cab3203297e7f84a95c5197d18c36
Cycle=Fre PosWR DpCtrlFenceIdR Fre PosWR DpCtrlFenceIdR
Relax SB+pos-ctrlfenceis No PosWR
Safe=Fre DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR DpCtrlFenceIdR Fre PosWR DpCtrlFenceIdR Fre
Observation SB+pos-ctrlfenceis Never 0 1000
Time SB+pos-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-addr+pos-pos-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-addr+pos-pos-ctrlfencei
"PosWR DpAddrdR Fre PosWW PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x10=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | sw x7,0(x6)    ;
 xor x8,x7,x7   | lw x8,0(x6)    ;
 add x11,x10,x8 | bne x8,x0,LC00 ;
 lw x9,0(x11)   | LC00:          ;
                | fence.i        ;
                | lw x9,0(x10)   ;

exists (y=2 /\ 0:x9=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a0,0(a5)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
Test SB+pos-addr+pos-pos-ctrlfencei Allowed
Histogram (4 states)
2     *>0:x9=0; 1:x9=0; y=2;
19    :>0:x9=2; 1:x9=0; y=2;
976   :>0:x9=0; 1:x9=1; y=2;
3     :>0:x9=2; 1:x9=1; y=2;
Ok

Witnesses
Positive: 2, Negative: 998
Condition exists (y=2 /\ 0:x9=0 /\ 1:x9=0) is validated
Hash=c43b9ba4f9200e3a85e4d88580bf40e3
Cycle=Fre PosWW PosWR DpCtrlFenceIdR Fre PosWR DpAddrdR
Relax SB+pos-addr+pos-pos-ctrlfencei Ok PosWR
Safe=Fre PosWW DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR DpAddrdR Fre PosWW PosWR DpCtrlFenceIdR Fre
Observation SB+pos-addr+pos-pos-ctrlfencei Sometimes 2 998
Time SB+pos-addr+pos-pos-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-ctrlfencei+pos-pos-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-ctrlfencei+pos-pos-ctrlfencei
"PosWR DpCtrlFenceIdR Fre PosWW PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x9=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | sw x7,0(x6)    ;
 bne x7,x0,LC00 | lw x8,0(x6)    ;
 LC00:          | bne x8,x0,LC01 ;
 fence.i        | LC01:          ;
 lw x8,0(x9)    | fence.i        ;
                | lw x9,0(x10)   ;

exists (y=2 /\ 0:x8=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
Test SB+pos-ctrlfencei+pos-pos-ctrlfencei Allowed
Histogram (3 states)
7     :>0:x8=2; 1:x9=0; y=2;
13    :>0:x8=0; 1:x9=1; y=2;
980   :>0:x8=2; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x8=0 /\ 1:x9=0) is NOT validated
Hash=c761ad8150aa924d502aecc3e3d27c0c
Cycle=Fre PosWW PosWR DpCtrlFenceIdR Fre PosWR DpCtrlFenceIdR
Relax SB+pos-ctrlfencei+pos-pos-ctrlfencei No PosWR
Safe=Fre PosWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWR DpCtrlFenceIdR Fre PosWW PosWR DpCtrlFenceIdR Fre
Observation SB+pos-ctrlfencei+pos-pos-ctrlfencei Never 0 1000
Time SB+pos-ctrlfencei+pos-pos-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/R+fence.w.w+pos-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+pos-addr
"Fence.w.wdWW Wse PosWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x5,0(x7) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | lw x9,0(x11)   ;

exists (y=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a5)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+pos-addr Allowed
Histogram (3 states)
557   :>1:x9=0; y=1;
441   :>1:x9=1; y=1;
2     :>1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x9=0) is NOT validated
Hash=254d14da4cf87b8fcbd56a536a14649b
Cycle=Fre Fence.w.wdWW Wse PosWR DpAddrdR
Relax R+fence.w.w+pos-addr No PosWR
Safe=Fre Wse Fence.w.wdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse PosWR DpAddrdR Fre
Observation R+fence.w.w+pos-addr Never 0 1000
Time R+fence.w.w+pos-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/R+fence.w.w+pos-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.w.w+pos-ctrlfencei
"Fence.w.wdWW Wse PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence w,w   | lw x7,0(x6)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x8,0(x9)    ;

exists (y=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence w,w
	sw s3,0(a4)
Test R+fence.w.w+pos-ctrlfencei Allowed
Histogram (2 states)
3     :>1:x8=0; y=1;
997   :>1:x8=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x8=0) is NOT validated
Hash=1fe02ca5da827e6e1eabc4f5ec542399
Cycle=Fre Fence.w.wdWW Wse PosWR DpCtrlFenceIdR
Relax R+fence.w.w+pos-ctrlfencei No PosWR
Safe=Fre Wse Fence.w.wdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.w.wdWW Wse PosWR DpCtrlFenceIdR Fre
Observation R+fence.w.w+pos-ctrlfencei Never 0 1000
Time R+fence.w.w+pos-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/R+fence.rw.w+pos-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+pos-addr
"Fence.rw.wdWW Wse PosWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x5,0(x7) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | lw x9,0(x11)   ;

exists (y=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a5)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+pos-addr Allowed
Histogram (3 states)
572   :>1:x9=0; y=1;
423   :>1:x9=1; y=1;
5     :>1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x9=0) is NOT validated
Hash=3c51690c7551dbb88e7762dac686a047
Cycle=Fre Fence.rw.wdWW Wse PosWR DpAddrdR
Relax R+fence.rw.w+pos-addr No PosWR
Safe=Fre Wse Fence.rw.wdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse PosWR DpAddrdR Fre
Observation R+fence.rw.w+pos-addr Never 0 1000
Time R+fence.rw.w+pos-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/R+fence.rw.w+pos-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.w+pos-ctrlfencei
"Fence.rw.wdWW Wse PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,w  | lw x7,0(x6)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x8,0(x9)    ;

exists (y=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,w
	sw s3,0(a4)
Test R+fence.rw.w+pos-ctrlfencei Allowed
Histogram (2 states)
11    :>1:x8=0; y=1;
989   :>1:x8=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x8=0) is NOT validated
Hash=8585736fc5c2382fa696d72c528c9491
Cycle=Fre Fence.rw.wdWW Wse PosWR DpCtrlFenceIdR
Relax R+fence.rw.w+pos-ctrlfencei No PosWR
Safe=Fre Wse Fence.rw.wdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.wdWW Wse PosWR DpCtrlFenceIdR Fre
Observation R+fence.rw.w+pos-ctrlfencei Never 0 1000
Time R+fence.rw.w+pos-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/R+fence.rw.rw+pos-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+pos-addr
"Fence.rw.rwdWW Wse PosWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x5,0(x7) | xor x8,x7,x7   ;
             | add x11,x10,x8 ;
             | lw x9,0(x11)   ;

exists (y=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a0,0(a5)
	xor a1,a0,a0
	add a2,a4,a1
	lw a3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+pos-addr Allowed
Histogram (3 states)
556   :>1:x9=0; y=1;
443   :>1:x9=1; y=1;
1     :>1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x9=0) is NOT validated
Hash=aa023680bc72b9ad79949d9d3e41954c
Cycle=Fre Fence.rw.rwdWW Wse PosWR DpAddrdR
Relax R+fence.rw.rw+pos-addr No PosWR
Safe=Fre Wse Fence.rw.rwdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse PosWR DpAddrdR Fre
Observation R+fence.rw.rw+pos-addr Never 0 1000
Time R+fence.rw.rw+pos-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/R+fence.rw.rw+pos-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.rw.rw+pos-ctrlfencei
"Fence.rw.rwdWW Wse PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x9=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | lw x7,0(x6)    ;
 sw x5,0(x7) | bne x7,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x8,0(x9)    ;

exists (y=2 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	fence.i
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test R+fence.rw.rw+pos-ctrlfencei Allowed
Histogram (2 states)
28    :>1:x8=0; y=1;
972   :>1:x8=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x8=0) is NOT validated
Hash=6d103e735a7fec2d2d175882ef24f60e
Cycle=Fre Fence.rw.rwdWW Wse PosWR DpCtrlFenceIdR
Relax R+fence.rw.rw+pos-ctrlfencei No PosWR
Safe=Fre Wse Fence.rw.rwdWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.rw.rwdWW Wse PosWR DpCtrlFenceIdR Fre
Observation R+fence.rw.rw+pos-ctrlfencei Never 0 1000
Time R+fence.rw.rw+pos-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+fence.rw.rw+pos-pos-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-pos-addr
"Fence.rw.rwdWR Fre PosWW PosWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x6)    ;
             | xor x9,x8,x8   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (y=2 /\ 0:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a5)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-pos-addr Allowed
Histogram (3 states)
580   :>0:x7=2; 1:x10=0; y=2;
419   :>0:x7=0; 1:x10=1; y=2;
1     :>0:x7=2; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x10=0) is NOT validated
Hash=be3339ca4fd5a55fa015edeeb1fd67a9
Cycle=Fre PosWW PosWR DpAddrdR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+pos-pos-addr No PosWR
Safe=Fre PosWW Fence.rw.rwdWR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWW PosWR DpAddrdR Fre
Observation SB+fence.rw.rw+pos-pos-addr Never 0 1000
Time SB+fence.rw.rw+pos-pos-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+fence.rw.rw+pos-pos-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+pos-pos-ctrlfencei
"Fence.rw.rwdWR Fre PosWW PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x6)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | fence.i        ;
             | lw x9,0(x10)   ;

exists (y=2 /\ 0:x7=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+pos-pos-ctrlfencei Allowed
Histogram (3 states)
5     :>0:x7=2; 1:x9=0; y=2;
14    :>0:x7=0; 1:x9=1; y=2;
981   :>0:x7=2; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x9=0) is NOT validated
Hash=f6bea0b36c0a9d5b3dab09a132a0f22e
Cycle=Fre PosWW PosWR DpCtrlFenceIdR Fre Fence.rw.rwdWR
Relax SB+fence.rw.rw+pos-pos-ctrlfencei No PosWR
Safe=Fre PosWW Fence.rw.rwdWR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre PosWW PosWR DpCtrlFenceIdR Fre
Observation SB+fence.rw.rw+pos-pos-ctrlfencei Never 0 1000
Time SB+fence.rw.rw+pos-pos-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-pos-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-pos-addrs
"PosWW PosWR DpAddrdR Fre PosWW PosWR DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x11=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 xor x9,x8,x8   | xor x9,x8,x8   ;
 add x12,x11,x9 | add x12,x11,x9 ;
 lw x10,0(x12)  | lw x10,0(x12)  ;

exists (x=2 /\ y=2 /\ 0:x10=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a5)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a5)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+pos-pos-addrs Allowed
Histogram (3 states)
478   *>0:x10=0; 1:x10=0; x=2; y=2;
314   :>0:x10=2; 1:x10=0; x=2; y=2;
208   :>0:x10=0; 1:x10=2; x=2; y=2;
Ok

Witnesses
Positive: 478, Negative: 522
Condition exists (x=2 /\ y=2 /\ 0:x10=0 /\ 1:x10=0) is validated
Hash=3992c4f64af7c2012bd36d7f9a778755
Cycle=Fre PosWW PosWR DpAddrdR Fre PosWW PosWR DpAddrdR
Relax SB+pos-pos-addrs Ok PosWR
Safe=Fre PosWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PosWR DpAddrdR Fre PosWW PosWR DpAddrdR Fre
Observation SB+pos-pos-addrs Sometimes 478 522
Time SB+pos-pos-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-pos-addr+pos-pos-ctrlfencei.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-pos-addr+pos-pos-ctrlfencei
"PosWW PosWR DpAddrdR Fre PosWW PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x11=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 xor x9,x8,x8   | bne x8,x0,LC00 ;
 add x12,x11,x9 | LC00:          ;
 lw x10,0(x12)  | fence.i        ;
                | lw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 0:x10=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a7,0(a5)
	xor a0,a7,a7
	add a1,a4,a0
	lw a2,0(a1)
Test SB+pos-pos-addr+pos-pos-ctrlfencei Allowed
Histogram (2 states)
167   :>0:x10=2; 1:x9=0; x=2; y=2;
833   :>0:x10=0; 1:x9=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x10=0 /\ 1:x9=0) is NOT validated
Hash=9682b2c70d45b044d42aea731d091aa2
Cycle=Fre PosWW PosWR DpAddrdR Fre PosWW PosWR DpCtrlFenceIdR
Relax SB+pos-pos-addr+pos-pos-ctrlfencei No PosWR
Safe=Fre PosWW DpAddrdR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PosWR DpAddrdR Fre PosWW PosWR DpCtrlFenceIdR Fre
Observation SB+pos-pos-addr+pos-pos-ctrlfencei Never 0 1000
Time SB+pos-pos-addr+pos-pos-ctrlfencei 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/PosWR/SB+pos-pos-ctrlfenceis.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+pos-pos-ctrlfenceis
"PosWW PosWR DpCtrlFenceIdR Fre PosWW PosWR DpCtrlFenceIdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 bne x8,x0,LC00 | bne x8,x0,LC01 ;
 LC00:          | LC01:          ;
 fence.i        | fence.i        ;
 lw x9,0(x10)   | lw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 0:x9=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	fence.i
	lw a2,0(a4)
Test SB+pos-pos-ctrlfenceis Allowed
Histogram (3 states)
12    :>0:x9=2; 1:x9=0; x=2; y=2;
11    :>0:x9=0; 1:x9=2; x=2; y=2;
977   :>0:x9=2; 1:x9=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x9=0 /\ 1:x9=0) is NOT validated
Hash=8feb2950102fb3630fe274cab28e72ea
Cycle=Fre PosWW PosWR DpCtrlFenceIdR Fre PosWW PosWR DpCtrlFenceIdR
Relax SB+pos-pos-ctrlfenceis No PosWR
Safe=Fre PosWW DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PosWW PosWR DpCtrlFenceIdR Fre PosWW PosWR DpCtrlFenceIdR Fre
Observation SB+pos-pos-ctrlfenceis Never 0 1000
Time SB+pos-pos-ctrlfenceis 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+fri-rfi-addr-fri-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+fri-rfi-addr-fri-rfi
"Fence.rw.rwdWW Rfe Fri Rfi DpAddrdR Fri Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x11=x; 1:x13=1;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 sw x7,0(x8) | lw x8,0(x6)    ;
             | xor x9,x8,x8   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;
             | sw x13,0(x11)  ;
             | lw x14,0(x11)  ;

exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x10=0 /\ 1:x14=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t4,a0,a0
	add t3,a3,t4
	lw a7,0(t3)
	sw a4,0(a3)
	lw t1,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+fri-rfi-addr-fri-rfi Allowed
Histogram (4 states)
135   :>1:x5=0; 1:x8=2; 1:x10=0; 1:x14=1; x=1; y=1;
397   :>1:x5=0; 1:x8=2; 1:x10=2; 1:x14=1; x=1; y=1;
466   :>1:x5=0; 1:x8=2; 1:x10=0; 1:x14=1; x=2; y=1;
2     :>1:x5=0; 1:x8=2; 1:x10=2; 1:x14=1; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x10=0 /\ 1:x14=1) is NOT validated
Hash=32df93245242ca09049db0c416a87bbb
Cycle=Rfi Fre Fence.rw.rwdWW Rfe Fri Rfi DpAddrdR Fri
Relax MP+fence.rw.rw+fri-rfi-addr-fri-rfi No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Fri Rfi DpAddrdR Fri Rfi Fre
Observation MP+fence.rw.rw+fri-rfi-addr-fri-rfi Never 0 1000
Time MP+fence.rw.rw+fri-rfi-addr-fri-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+fri-rfi-ctrl-fri-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+fri-rfi-ctrl-fri-rfi
"Fence.rw.rwdWW Rfe Fri Rfi DpCtrldR Fri Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x10=x; 1:x11=1;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 sw x7,0(x8) | lw x8,0(x6)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | lw x9,0(x10)   ;
             | sw x11,0(x10)  ;
             | lw x12,0(x10)  ;

exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x9=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	lw a7,0(a3)
	sw a4,0(a3)
	lw t1,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+fri-rfi-ctrl-fri-rfi Allowed
Histogram (3 states)
137   :>1:x5=0; 1:x8=2; 1:x9=0; 1:x12=1; x=1; y=1;
417   :>1:x5=0; 1:x8=2; 1:x9=2; 1:x12=1; x=1; y=1;
446   :>1:x5=0; 1:x8=2; 1:x9=0; 1:x12=1; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x9=0 /\ 1:x12=1) is NOT validated
Hash=000f512f335b5128ecf062251b5d07b6
Cycle=Rfi Fre Fence.rw.rwdWW Rfe Fri Rfi DpCtrldR Fri
Relax MP+fence.rw.rw+fri-rfi-ctrl-fri-rfi No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Fri Rfi DpCtrldR Fri Rfi Fre
Observation MP+fence.rw.rw+fri-rfi-ctrl-fri-rfi Never 0 1000
Time MP+fence.rw.rw+fri-rfi-ctrl-fri-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+fri-rfi-addr
"Fence.rw.rwdWW Rfe Fri Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 sw x5,0(x7) | lw x8,0(x6)    ;
             | xor x9,x8,x8   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s0,0(a5)
	lw a0,0(a5)
	xor t3,a0,a0
	add t1,a3,t3
	lw a7,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+fri-rfi-addr Allowed
Histogram (2 states)
560   :>1:x5=0; 1:x8=2; 1:x10=0; y=1;
440   :>1:x5=0; 1:x8=2; 1:x10=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x10=0) is NOT validated
Hash=3b33d1330c21e0aa4b6b8472af7f53e1
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe Fri
Relax MP+fence.rw.rw+fri-rfi-addr No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Fri Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+fri-rfi-addr Never 0 1000
Time MP+fence.rw.rw+fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+fri-rfi-ctrl
"Fence.rw.rwdWW Rfe Fri Rfi DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 sw x5,0(x7) | lw x8,0(x6)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | lw x9,0(x10)   ;

exists (y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s0,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+fri-rfi-ctrl Allowed
Histogram (3 states)
840   :>1:x5=0; 1:x8=2; 1:x9=0; y=1;
159   :>1:x5=0; 1:x8=2; 1:x9=1; y=1;
1     :>1:x5=0; 1:x8=2; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x5=1 /\ 1:x8=2 /\ 1:x9=0) is NOT validated
Hash=5fcd9f21c2aebf087de8b4a90e0a0569
Cycle=Rfi DpCtrldR Fre Fence.rw.rwdWW Rfe Fri
Relax MP+fence.rw.rw+fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe Fri Rfi DpCtrldR Fre
Observation MP+fence.rw.rw+fri-rfi-ctrl Never 0 1000
Time MP+fence.rw.rw+fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/S+fence.rw.rw+fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+fri-rfi-addr
"Fence.rw.rwdWW Rfe Fri Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 sw x7,0(x8) | lw x8,0(x6)    ;
             | xor x9,x8,x8   ;
             | add x12,x11,x9 ;
             | sw x10,0(x12)  ;

exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t1,a0,a0
	add a7,a4,t1
	sw s0,0(a7)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+fri-rfi-addr Allowed
Histogram (3 states)
570   :>1:x5=0; 1:x8=2; x=1; y=1;
429   :>1:x5=0; 1:x8=2; x=2; y=1;
1     :>1:x5=0; 1:x8=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=fbc053f9f9e4c0121e084471e90643cb
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe Fri
Relax S+fence.rw.rw+fri-rfi-addr No [Fri,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe Fri Rfi DpAddrdW Wse
Observation S+fence.rw.rw+fri-rfi-addr Never 0 1000
Time S+fence.rw.rw+fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/S+fence.rw.rw+fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+fri-rfi-data
"Fence.rw.rwdWW Rfe Fri Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0          | P1           ;
 sw x5,0(x6) | lw x5,0(x6)  ;
 fence rw,rw | sw x7,0(x6)  ;
 sw x7,0(x8) | lw x8,0(x6)  ;
             | xor x9,x8,x8 ;
             | ori x9,x9,1  ;
             | sw x9,0(x10) ;

exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+fri-rfi-data Allowed
Histogram (2 states)
560   :>1:x5=0; 1:x8=2; x=1; y=1;
440   :>1:x5=0; 1:x8=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=fb79ac01684d6e35a18f53fd24db21c6
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe Fri
Relax S+fence.rw.rw+fri-rfi-data No [Fri,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe Fri Rfi DpDatadW Wse
Observation S+fence.rw.rw+fri-rfi-data Never 0 1000
Time S+fence.rw.rw+fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/S+fence.rw.rw+fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+fri-rfi-ctrl
"Fence.rw.rwdWW Rfe Fri Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x9=1; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 sw x7,0(x8) | lw x8,0(x6)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | sw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	sw s0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+fri-rfi-ctrl Allowed
Histogram (2 states)
517   :>1:x5=0; 1:x8=2; x=1; y=1;
483   :>1:x5=0; 1:x8=2; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=10df806b5d90d8e4bd4d5ed1b4de6fd7
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe Fri
Relax S+fence.rw.rw+fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe Fri Rfi DpCtrldW Wse
Observation S+fence.rw.rw+fri-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fence.rw.rw+fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+fri-rfi-addr
"Fence.rw.rwdRW Rfe Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x10=1; 1:x11=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 sw x7,0(x8) | lw x8,0(x6)    ;
             | xor x9,x8,x8   ;
             | add x12,x11,x9 ;
             | sw x10,0(x12)  ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t1,a0,a0
	add a7,a4,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+fri-rfi-addr Allowed
Histogram (2 states)
567   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
433   :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=dfc6291ccc3f863874f1014226565433
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe Fri
Relax LB+fence.rw.rw+fri-rfi-addr No [Fri,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe Fri Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+fri-rfi-addr Never 0 1000
Time LB+fence.rw.rw+fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fence.rw.rw+fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+fri-rfi-data
"Fence.rw.rwdRW Rfe Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0          | P1           ;
 lw x5,0(x6) | lw x5,0(x6)  ;
 fence rw,rw | sw x7,0(x6)  ;
 sw x7,0(x8) | lw x8,0(x6)  ;
             | xor x9,x8,x8 ;
             | ori x9,x9,1  ;
             | sw x9,0(x10) ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+fri-rfi-data Allowed
Histogram (3 states)
742   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
246   :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
12    :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=de89d8a8ffe6aa58ef6bf43c09cdfc65
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe Fri
Relax LB+fence.rw.rw+fri-rfi-data No [Fri,Rfi]
Safe=Rfe Fence.rw.rwdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe Fri Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+fri-rfi-data Never 0 1000
Time LB+fence.rw.rw+fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fence.rw.rw+fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+fri-rfi-ctrl
"Fence.rw.rwdRW Rfe Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x9=1; 1:x10=x;}
 P0          | P1             ;
 lw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 sw x7,0(x8) | lw x8,0(x6)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | sw x9,0(x10)   ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	sw s0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+fri-rfi-ctrl Allowed
Histogram (4 states)
956   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
40    :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
3     :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
1     :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=252003727078869ded5c99a51b675297
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe Fri
Relax LB+fence.rw.rw+fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe Fence.rw.rwdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe Fri Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+fri-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fri-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fri-rfi-addrs
"Fri Rfi DpAddrdW Rfe Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=2; 0:x10=1; 0:x11=y; 1:x6=y; 1:x7=2; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 xor x9,x8,x8   | xor x9,x8,x8   ;
 add x12,x11,x9 | add x12,x11,x9 ;
 sw x10,0(x12)  | sw x10,0(x12)  ;

exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t1,a0,a0
	add a7,a4,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t1,a0,a0
	add a7,a4,t1
	sw s0,0(a7)
Test LB+fri-rfi-addrs Allowed
Histogram (5 states)
11    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=1;
96    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
401   :>0:x5=1; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
66    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=2;
426   :>0:x5=0; 0:x8=2; 1:x5=1; 1:x8=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=21cf31e97aeccb57a8e956eb38dda03e
Cycle=Rfi DpAddrdW Rfe Fri Rfi DpAddrdW Rfe Fri
Relax LB+fri-rfi-addrs No [Fri,Rfi]
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fri Rfi DpAddrdW Rfe Fri Rfi DpAddrdW Rfe
Observation LB+fri-rfi-addrs Never 0 1000
Time LB+fri-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fri-rfi-addr+fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fri-rfi-addr+fri-rfi-data
"Fri Rfi DpAddrdW Rfe Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=2; 0:x10=1; 0:x11=y; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1           ;
 lw x5,0(x6)    | lw x5,0(x6)  ;
 sw x7,0(x6)    | sw x7,0(x6)  ;
 lw x8,0(x6)    | lw x8,0(x6)  ;
 xor x9,x8,x8   | xor x9,x8,x8 ;
 add x12,x11,x9 | ori x9,x9,1  ;
 sw x10,0(x12)  | sw x9,0(x10) ;

exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t1,a0,a0
	add a7,a4,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a2,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a4)
Test LB+fri-rfi-addr+fri-rfi-data Allowed
Histogram (5 states)
11    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=1;
65    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
432   :>0:x5=1; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
64    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=2;
428   :>0:x5=0; 0:x8=2; 1:x5=1; 1:x8=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=03e2e832aeedba6598733d6f51e382a1
Cycle=Rfi DpAddrdW Rfe Fri Rfi DpDatadW Rfe Fri
Relax LB+fri-rfi-addr+fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fri Rfi DpAddrdW Rfe Fri Rfi DpDatadW Rfe
Observation LB+fri-rfi-addr+fri-rfi-data Never 0 1000
Time LB+fri-rfi-addr+fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fri-rfi-addr+fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fri-rfi-addr+fri-rfi-ctrl
"Fri Rfi DpAddrdW Rfe Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=2; 0:x10=1; 0:x11=y; 1:x6=y; 1:x7=2; 1:x9=1; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 xor x9,x8,x8   | bne x8,x0,LC00 ;
 add x12,x11,x9 | LC00:          ;
 sw x10,0(x12)  | sw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t1,a0,a0
	add a7,a4,t1
	sw s0,0(a7)
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	sw s0,0(a4)
Test LB+fri-rfi-addr+fri-rfi-ctrl Allowed
Histogram (5 states)
10    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=1;
474   :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
21    :>0:x5=1; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
65    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=2;
430   :>0:x5=0; 0:x8=2; 1:x5=1; 1:x8=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=baf85b259ce3e9fafdd10472ba7374d8
Cycle=Rfi DpAddrdW Rfe Fri Rfi DpCtrldW Rfe Fri
Relax LB+fri-rfi-addr+fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fri Rfi DpAddrdW Rfe Fri Rfi DpCtrldW Rfe
Observation LB+fri-rfi-addr+fri-rfi-ctrl Never 0 1000
Time LB+fri-rfi-addr+fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+addr+fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+fri-rfi-addr
"DpAddrdW Rfe Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=2; 1:x10=1; 1:x11=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | sw x7,0(x6)    ;
 add x10,x9,x7 | lw x8,0(x6)    ;
 sw x8,0(x10)  | xor x9,x8,x8   ;
               | add x12,x11,x9 ;
               | sw x10,0(x12)  ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t1,a0,a0
	add a7,a4,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+fri-rfi-addr Allowed
Histogram (4 states)
125   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
379   :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
467   :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
29    :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=081dec840877712af274cdf17ac35e81
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe Fri
Relax LB+addr+fri-rfi-addr No [Fri,Rfi]
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe Fri Rfi DpAddrdW Rfe
Observation LB+addr+fri-rfi-addr Never 0 1000
Time LB+addr+fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+addr+fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+fri-rfi-data
"DpAddrdW Rfe Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0            | P1           ;
 lw x5,0(x6)   | lw x5,0(x6)  ;
 xor x7,x5,x5  | sw x7,0(x6)  ;
 add x10,x9,x7 | lw x8,0(x6)  ;
 sw x8,0(x10)  | xor x9,x8,x8 ;
               | ori x9,x9,1  ;
               | sw x9,0(x10) ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+fri-rfi-data Allowed
Histogram (4 states)
195   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
311   :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
376   :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
118   :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=9072e12ebf55ed031e9f23a2194d47ea
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe Fri
Relax LB+addr+fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe Fri Rfi DpDatadW Rfe
Observation LB+addr+fri-rfi-data Never 0 1000
Time LB+addr+fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+addr+fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+fri-rfi-ctrl
"DpAddrdW Rfe Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=2; 1:x9=1; 1:x10=x;}
 P0            | P1             ;
 lw x5,0(x6)   | lw x5,0(x6)    ;
 xor x7,x5,x5  | sw x7,0(x6)    ;
 add x10,x9,x7 | lw x8,0(x6)    ;
 sw x8,0(x10)  | bne x8,x0,LC00 ;
               | LC00:          ;
               | sw x9,0(x10)   ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	sw s0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+fri-rfi-ctrl Allowed
Histogram (4 states)
474   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
37    :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
318   :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
171   :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=69414b09e317ab9b840000f279893067
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe Fri
Relax LB+addr+fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe Fri Rfi DpCtrldW Rfe
Observation LB+addr+fri-rfi-ctrl Never 0 1000
Time LB+addr+fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fri-rfi-data+fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fri-rfi-data+fri-rfi-ctrl
"Fri Rfi DpDatadW Rfe Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x7=2; 1:x9=1; 1:x10=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 sw x7,0(x6)  | sw x7,0(x6)    ;
 lw x8,0(x6)  | lw x8,0(x6)    ;
 xor x9,x8,x8 | bne x8,x0,LC00 ;
 ori x9,x9,1  | LC00:          ;
 sw x9,0(x10) | sw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P0
	lw a2,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a4)
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	sw s0,0(a4)
Test LB+fri-rfi-data+fri-rfi-ctrl Allowed
Histogram (5 states)
10    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=1;
469   :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
24    :>0:x5=1; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
152   :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=2;
345   :>0:x5=0; 0:x8=2; 1:x5=1; 1:x8=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=2e3d3c1cb5bac2387ef0345c08f1eae8
Cycle=Rfi DpDatadW Rfe Fri Rfi DpCtrldW Rfe Fri
Relax LB+fri-rfi-data+fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fri Rfi DpDatadW Rfe Fri Rfi DpCtrldW Rfe
Observation LB+fri-rfi-data+fri-rfi-ctrl Never 0 1000
Time LB+fri-rfi-data+fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+data+fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+fri-rfi-addr
"DpDatadW Rfe Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=2; 1:x10=1; 1:x11=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | sw x7,0(x6)    ;
 ori x7,x7,1  | lw x8,0(x6)    ;
 sw x7,0(x8)  | xor x9,x8,x8   ;
              | add x12,x11,x9 ;
              | sw x10,0(x12)  ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t1,a0,a0
	add a7,a4,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+fri-rfi-addr Allowed
Histogram (4 states)
149   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
355   :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
418   :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
78    :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=e8b71f635c2f777f42afdc4595d1e5d6
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe Fri
Relax LB+data+fri-rfi-addr No [Fri,Rfi]
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe Fri Rfi DpAddrdW Rfe
Observation LB+data+fri-rfi-addr Never 0 1000
Time LB+data+fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+data+fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+fri-rfi-data
"DpDatadW Rfe Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0           | P1           ;
 lw x5,0(x6)  | lw x5,0(x6)  ;
 xor x7,x5,x5 | sw x7,0(x6)  ;
 ori x7,x7,1  | lw x8,0(x6)  ;
 sw x7,0(x8)  | xor x9,x8,x8 ;
              | ori x9,x9,1  ;
              | sw x9,0(x10) ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+fri-rfi-data Allowed
Histogram (4 states)
181   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
331   :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
443   :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
45    :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=f8bf35475d14fc4fe5ecae424ab24e6a
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe Fri
Relax LB+data+fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe Fri Rfi DpDatadW Rfe
Observation LB+data+fri-rfi-data Never 0 1000
Time LB+data+fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+data+fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+fri-rfi-ctrl
"DpDatadW Rfe Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=2; 1:x9=1; 1:x10=x;}
 P0           | P1             ;
 lw x5,0(x6)  | lw x5,0(x6)    ;
 xor x7,x5,x5 | sw x7,0(x6)    ;
 ori x7,x7,1  | lw x8,0(x6)    ;
 sw x7,0(x8)  | bne x8,x0,LC00 ;
              | LC00:          ;
              | sw x9,0(x10)   ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	sw s0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+fri-rfi-ctrl Allowed
Histogram (4 states)
446   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
59    :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
342   :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
153   :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=cf62e98799e3ef0b2b64991bbe33d9d0
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe Fri
Relax LB+data+fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe Fri Rfi DpCtrldW Rfe
Observation LB+data+fri-rfi-ctrl Never 0 1000
Time LB+data+fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fri-rfi-ctrls.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fri-rfi-ctrls
"Fri Rfi DpCtrldW Rfe Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=2; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=2; 1:x9=1; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 bne x8,x0,LC00 | bne x8,x0,LC01 ;
 LC00:          | LC01:          ;
 sw x9,0(x10)   | sw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	sw s0,0(a4)
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	sw s0,0(a4)
Test LB+fri-rfi-ctrls Allowed
Histogram (5 states)
21    :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=1;
452   :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
39    :>0:x5=1; 0:x8=2; 1:x5=0; 1:x8=2; x=2; y=1;
437   :>0:x5=0; 0:x8=2; 1:x5=0; 1:x8=2; x=1; y=2;
51    :>0:x5=0; 0:x8=2; 1:x5=1; 1:x8=2; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x5=1 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=17827a5319a10d99832b217c0a9ecef4
Cycle=Rfi DpCtrldW Rfe Fri Rfi DpCtrldW Rfe Fri
Relax LB+fri-rfi-ctrls No [Fri,Rfi]
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fri Rfi DpCtrldW Rfe Fri Rfi DpCtrldW Rfe
Observation LB+fri-rfi-ctrls Never 0 1000
Time LB+fri-rfi-ctrls 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+ctrl+fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+fri-rfi-addr
"DpCtrldW Rfe Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x10=1; 1:x11=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | sw x7,0(x6)    ;
 LC00:          | lw x8,0(x6)    ;
 sw x7,0(x8)    | xor x9,x8,x8   ;
                | add x12,x11,x9 ;
                | sw x10,0(x12)  ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	xor t1,a0,a0
	add a7,a4,t1
	sw s0,0(a7)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+fri-rfi-addr Allowed
Histogram (4 states)
185   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
321   :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
170   :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
324   :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=498507bd625735108ecd1edd45a14a22
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe Fri
Relax LB+ctrl+fri-rfi-addr No [Fri,Rfi]
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe Fri Rfi DpAddrdW Rfe
Observation LB+ctrl+fri-rfi-addr Never 0 1000
Time LB+ctrl+fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+ctrl+fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+fri-rfi-data
"DpCtrldW Rfe Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1           ;
 lw x5,0(x6)    | lw x5,0(x6)  ;
 bne x5,x0,LC00 | sw x7,0(x6)  ;
 LC00:          | lw x8,0(x6)  ;
 sw x7,0(x8)    | xor x9,x8,x8 ;
                | ori x9,x9,1  ;
                | sw x9,0(x10) ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor a0,a1,a1
	ori a0,a0,1
	sw a0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+fri-rfi-data Allowed
Histogram (4 states)
196   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
309   :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
146   :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
349   :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=d019d8ff494d74722bfcdc1f031c4ab5
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe Fri
Relax LB+ctrl+fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe Fri Rfi DpDatadW Rfe
Observation LB+ctrl+fri-rfi-data Never 0 1000
Time LB+ctrl+fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+ctrl+fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+fri-rfi-ctrl
"DpCtrldW Rfe Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=2; 1:x9=1; 1:x10=x;}
 P0             | P1             ;
 lw x5,0(x6)    | lw x5,0(x6)    ;
 bne x5,x0,LC00 | sw x7,0(x6)    ;
 LC00:          | lw x8,0(x6)    ;
 sw x7,0(x8)    | bne x8,x0,LC01 ;
                | LC01:          ;
                | sw x9,0(x10)   ;

exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	sw s1,0(a5)
	lw a0,0(a5)
	bne a0,x0,0f
0:
	sw s0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+fri-rfi-ctrl Allowed
Histogram (4 states)
483   :>0:x5=0; 1:x5=0; 1:x8=2; y=1;
27    :>0:x5=1; 1:x5=0; 1:x8=2; y=1;
253   :>0:x5=0; 1:x5=0; 1:x8=2; y=2;
237   :>0:x5=0; 1:x5=1; 1:x8=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x8=2) is NOT validated
Hash=368bb7603cd548142c5c80ed0f9b2206
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe Fri
Relax LB+ctrl+fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe Fri Rfi DpCtrldW Rfe
Observation LB+ctrl+fri-rfi-ctrl Never 0 1000
Time LB+ctrl+fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+addr-fri-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-fri-rfi
"Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=x; 1:x11=1;}
 P0          | P1            ;
 sw x5,0(x6) | lw x5,0(x6)   ;
 fence rw,rw | xor x7,x5,x5  ;
 sw x7,0(x8) | add x10,x9,x7 ;
             | lw x8,0(x10)  ;
             | sw x11,0(x9)  ;
             | lw x12,0(x9)  ;

exists (x=2 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	lw a0,0(t1)
	sw s0,0(a3)
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+addr-fri-rfi Allowed
Histogram (4 states)
164   :>1:x5=0; 1:x8=0; 1:x12=1; x=1;
344   :>1:x5=0; 1:x8=2; 1:x12=1; x=1;
1     :>1:x5=1; 1:x8=2; 1:x12=1; x=1;
491   :>1:x5=0; 1:x8=0; 1:x12=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=54f2ddbe06863eed6667217e559020fc
Cycle=Rfi Fre Fence.rw.rwdWW Rfe DpAddrdR Fri
Relax MP+fence.rw.rw+addr-fri-rfi No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi Fre
Observation MP+fence.rw.rw+addr-fri-rfi Never 0 1000
Time MP+fence.rw.rw+addr-fri-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+addr-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-fri-rfi-addr
"Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x15=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | lw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | add x16,x15,x13 ;
             | lw x14,0(x16)   ;

exists (1:x5=1 /\ 1:x8=0 /\ 1:x12=1 /\ 1:x14=0)
Generated assembler
#START _litmus_P1
	lw t1,0(a5)
	xor t0,t1,t1
	add t6,a4,t0
	lw t3,0(t6)
	sw s0,0(a4)
	lw a1,0(a4)
	xor t5,a1,a1
	add t4,a3,t5
	lw a0,0(t4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+addr-fri-rfi-addr Allowed
Histogram (2 states)
521   :>1:x5=0; 1:x8=0; 1:x12=1; 1:x14=0;
479   :>1:x5=0; 1:x8=0; 1:x12=1; 1:x14=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0 /\ 1:x12=1 /\ 1:x14=0) is NOT validated
Hash=5fd2871d0658de4a60b65c5568ecb369
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe DpAddrdR Fri
Relax MP+fence.rw.rw+addr-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+addr-fri-rfi-addr Never 0 1000
Time MP+fence.rw.rw+addr-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+addr-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-fri-rfi-ctrl
"Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | lw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | bne x12,x0,LC00 ;
             | LC00:           ;
             | lw x13,0(x14)   ;

exists (1:x5=1 /\ 1:x8=0 /\ 1:x12=1 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a3,t5
	lw a0,0(t4)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,0f
0:
	lw t3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+addr-fri-rfi-ctrl Allowed
Histogram (2 states)
635   :>1:x5=0; 1:x8=0; 1:x12=1; 1:x13=0;
365   :>1:x5=0; 1:x8=0; 1:x12=1; 1:x13=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x8=0 /\ 1:x12=1 /\ 1:x13=0) is NOT validated
Hash=3a17da703592ef165aeb8c9f38cf4061
Cycle=Rfi DpCtrldR Fre Fence.rw.rwdWW Rfe DpAddrdR Fri
Relax MP+fence.rw.rw+addr-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpCtrldR Fre
Observation MP+fence.rw.rw+addr-fri-rfi-ctrl Never 0 1000
Time MP+fence.rw.rw+addr-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/S+fence.rw.rw+addr-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-fri-rfi-addr
"Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | lw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | add x15,x14,x13 ;
             | sw x11,0(x15)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	lw a0,0(t5)
	sw s0,0(a4)
	lw t1,0(a4)
	xor t4,t1,t1
	add t3,a3,t4
	sw s0,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-fri-rfi-addr Allowed
Histogram (2 states)
581   :>1:x5=0; 1:x8=0; 1:x12=1; x=1;
419   :>1:x5=0; 1:x8=0; 1:x12=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=d5f9a6a84998507211e265d12a8dc6e1
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe DpAddrdR Fri
Relax S+fence.rw.rw+addr-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpAddrdW Wse
Observation S+fence.rw.rw+addr-fri-rfi-addr Never 0 1000
Time S+fence.rw.rw+addr-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/S+fence.rw.rw+addr-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-fri-rfi-data
"Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | lw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | ori x13,x13,1   ;
             | sw x13,0(x14)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a3,t5
	lw a0,0(t4)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-fri-rfi-data Allowed
Histogram (3 states)
601   :>1:x5=0; 1:x8=0; 1:x12=1; x=1;
1     :>1:x5=1; 1:x8=0; 1:x12=1; x=1;
398   :>1:x5=0; 1:x8=0; 1:x12=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=f438e98fcff8a6e0a37e37e789e72b0d
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe DpAddrdR Fri
Relax S+fence.rw.rw+addr-fri-rfi-data No [Fri,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpDatadW Wse
Observation S+fence.rw.rw+addr-fri-rfi-data Never 0 1000
Time S+fence.rw.rw+addr-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/S+fence.rw.rw+addr-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-fri-rfi-ctrl
"Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | lw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | bne x12,x0,LC00 ;
             | LC00:           ;
             | sw x11,0(x13)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	lw a0,0(t3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-fri-rfi-ctrl Allowed
Histogram (2 states)
581   :>1:x5=0; 1:x8=0; 1:x12=1; x=1;
419   :>1:x5=0; 1:x8=0; 1:x12=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=418e7ab93927afd0b1406b85686073cc
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe DpAddrdR Fri
Relax S+fence.rw.rw+addr-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdR Fri Rfi DpCtrldW Wse
Observation S+fence.rw.rw+addr-fri-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+addr-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fence.rw.rw+addr-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-fri-rfi-addr
"Fence.rw.rwdRW Rfe DpAddrdR Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | lw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | add x15,x14,x13 ;
             | sw x11,0(x15)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	lw a0,0(t5)
	sw s0,0(a4)
	lw t1,0(a4)
	xor t4,t1,t1
	add t3,a3,t4
	sw s0,0(t3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-fri-rfi-addr Allowed
Histogram (2 states)
975   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
25    :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=647f9335bd3641e447d837a581083390
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe DpAddrdR Fri
Relax LB+fence.rw.rw+addr-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdR Fri Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+addr-fri-rfi-addr Never 0 1000
Time LB+fence.rw.rw+addr-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fence.rw.rw+addr-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-fri-rfi-data
"Fence.rw.rwdRW Rfe DpAddrdR Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | lw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | ori x13,x13,1   ;
             | sw x13,0(x14)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a3,t5
	lw a0,0(t4)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-fri-rfi-data Allowed
Histogram (2 states)
966   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
34    :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=23f742778a2e5f243b35544eff8eee82
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe DpAddrdR Fri
Relax LB+fence.rw.rw+addr-fri-rfi-data No [Fri,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdR Fri Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+addr-fri-rfi-data Never 0 1000
Time LB+fence.rw.rw+addr-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fence.rw.rw+addr-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-fri-rfi-ctrl
"Fence.rw.rwdRW Rfe DpAddrdR Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x13=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | lw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | bne x12,x0,LC00 ;
             | LC00:           ;
             | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	lw a0,0(t3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-fri-rfi-ctrl Allowed
Histogram (2 states)
967   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
33    :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=30bd9fc3dcdb79e2c75c6fd7657cb03a
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe DpAddrdR Fri
Relax LB+fence.rw.rw+addr-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdR Fri Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+addr-fri-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+addr-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+addr+addr-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-fri-rfi-addr
"DpAddrdW Rfe DpAddrdR Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | lw x8,0(x10)    ;
               | sw x11,0(x9)    ;
               | lw x12,0(x9)    ;
               | xor x13,x12,x12 ;
               | add x15,x14,x13 ;
               | sw x11,0(x15)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	lw a0,0(t5)
	sw s0,0(a4)
	lw t1,0(a4)
	xor t4,t1,t1
	add t3,a3,t4
	sw s0,0(t3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-fri-rfi-addr Allowed
Histogram (3 states)
966   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
10    :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
24    :>0:x5=0; 1:x5=1; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=57c7fe4852b0e0c9d27c19152a292e23
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe DpAddrdR Fri
Relax LB+addr+addr-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdR Fri Rfi DpAddrdW Rfe
Observation LB+addr+addr-fri-rfi-addr Never 0 1000
Time LB+addr+addr-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+addr+addr-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-fri-rfi-data
"DpAddrdW Rfe DpAddrdR Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | lw x8,0(x10)    ;
               | sw x11,0(x9)    ;
               | lw x12,0(x9)    ;
               | xor x13,x12,x12 ;
               | ori x13,x13,1   ;
               | sw x13,0(x14)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a3,t5
	lw a0,0(t4)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-fri-rfi-data Allowed
Histogram (3 states)
876   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
18    :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
106   :>0:x5=0; 1:x5=1; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=60dbcb4ceb929dd14c3c601b8165f94e
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe DpAddrdR Fri
Relax LB+addr+addr-fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpAddrdW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdR Fri Rfi DpDatadW Rfe
Observation LB+addr+addr-fri-rfi-data Never 0 1000
Time LB+addr+addr-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+addr+addr-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-fri-rfi-ctrl
"DpAddrdW Rfe DpAddrdR Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x13=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | lw x8,0(x10)    ;
               | sw x11,0(x9)    ;
               | lw x12,0(x9)    ;
               | bne x12,x0,LC00 ;
               | LC00:           ;
               | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	lw a0,0(t3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-fri-rfi-ctrl Allowed
Histogram (3 states)
945   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
4     :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
51    :>0:x5=0; 1:x5=1; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=664018174e1e312bce83ad7a48f8c78d
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe DpAddrdR Fri
Relax LB+addr+addr-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpAddrdW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdR Fri Rfi DpCtrldW Rfe
Observation LB+addr+addr-fri-rfi-ctrl Never 0 1000
Time LB+addr+addr-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+data+addr-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-fri-rfi-addr
"DpDatadW Rfe DpAddrdR Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | lw x8,0(x10)    ;
              | sw x11,0(x9)    ;
              | lw x12,0(x9)    ;
              | xor x13,x12,x12 ;
              | add x15,x14,x13 ;
              | sw x11,0(x15)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	lw a0,0(t5)
	sw s0,0(a4)
	lw t1,0(a4)
	xor t4,t1,t1
	add t3,a3,t4
	sw s0,0(t3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-fri-rfi-addr Allowed
Histogram (3 states)
658   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
5     :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
337   :>0:x5=0; 1:x5=1; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=61cb545a1c8df9296a7d2e7637cbc2d6
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe DpAddrdR Fri
Relax LB+data+addr-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe DpAddrdW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdR Fri Rfi DpAddrdW Rfe
Observation LB+data+addr-fri-rfi-addr Never 0 1000
Time LB+data+addr-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+data+addr-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-fri-rfi-data
"DpDatadW Rfe DpAddrdR Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | lw x8,0(x10)    ;
              | sw x11,0(x9)    ;
              | lw x12,0(x9)    ;
              | xor x13,x12,x12 ;
              | ori x13,x13,1   ;
              | sw x13,0(x14)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a3,t5
	lw a0,0(t4)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-fri-rfi-data Allowed
Histogram (3 states)
641   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
15    :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
344   :>0:x5=0; 1:x5=1; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=62e958a6cbe1bc9053c3b3b1aa93ba24
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe DpAddrdR Fri
Relax LB+data+addr-fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdR Fri Rfi DpDatadW Rfe
Observation LB+data+addr-fri-rfi-data Never 0 1000
Time LB+data+addr-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+data+addr-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-fri-rfi-ctrl
"DpDatadW Rfe DpAddrdR Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x13=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | lw x8,0(x10)    ;
              | sw x11,0(x9)    ;
              | lw x12,0(x9)    ;
              | bne x12,x0,LC00 ;
              | LC00:           ;
              | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	lw a0,0(t3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-fri-rfi-ctrl Allowed
Histogram (3 states)
956   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
8     :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
36    :>0:x5=0; 1:x5=1; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=abd1a0c6a84480ecb8de66b5fef84212
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe DpAddrdR Fri
Relax LB+data+addr-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpAddrdR DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdR Fri Rfi DpCtrldW Rfe
Observation LB+data+addr-fri-rfi-ctrl Never 0 1000
Time LB+data+addr-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+ctrl+addr-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-fri-rfi-addr
"DpCtrldW Rfe DpAddrdR Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | lw x8,0(x10)    ;
                | sw x11,0(x9)    ;
                | lw x12,0(x9)    ;
                | xor x13,x12,x12 ;
                | add x15,x14,x13 ;
                | sw x11,0(x15)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	lw a0,0(t5)
	sw s0,0(a4)
	lw t1,0(a4)
	xor t4,t1,t1
	add t3,a3,t4
	sw s0,0(t3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-fri-rfi-addr Allowed
Histogram (3 states)
819   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
6     :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
175   :>0:x5=0; 1:x5=1; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=d3dd9d3f35c159e990ec6027f7f0a230
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe DpAddrdR Fri
Relax LB+ctrl+addr-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe DpAddrdW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdR Fri Rfi DpAddrdW Rfe
Observation LB+ctrl+addr-fri-rfi-addr Never 0 1000
Time LB+ctrl+addr-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+ctrl+addr-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-fri-rfi-data
"DpCtrldW Rfe DpAddrdR Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x14=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | lw x8,0(x10)    ;
                | sw x11,0(x9)    ;
                | lw x12,0(x9)    ;
                | xor x13,x12,x12 ;
                | ori x13,x13,1   ;
                | sw x13,0(x14)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a3,t5
	lw a0,0(t4)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-fri-rfi-data Allowed
Histogram (3 states)
893   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
9     :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
98    :>0:x5=0; 1:x5=1; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=6dd10f43f342a67a989e55a9dd1856bb
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe DpAddrdR Fri
Relax LB+ctrl+addr-fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpAddrdR DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdR Fri Rfi DpDatadW Rfe
Observation LB+ctrl+addr-fri-rfi-data Never 0 1000
Time LB+ctrl+addr-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+ctrl+addr-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-fri-rfi-ctrl
"DpCtrldW Rfe DpAddrdR Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x9=z; 1:x11=1; 1:x13=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | lw x8,0(x10)    ;
                | sw x11,0(x9)    ;
                | lw x12,0(x9)    ;
                | bne x12,x0,LC01 ;
                | LC01:           ;
                | sw x11,0(x13)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	lw a0,0(t3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-fri-rfi-ctrl Allowed
Histogram (3 states)
763   :>0:x5=0; 1:x5=0; 1:x8=0; 1:x12=1;
4     :>0:x5=1; 1:x5=0; 1:x8=0; 1:x12=1;
233   :>0:x5=0; 1:x5=1; 1:x8=0; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x8=0 /\ 1:x12=1) is NOT validated
Hash=dccf29b03113134e09e62513c900bb2c
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe DpAddrdR Fri
Relax LB+ctrl+addr-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdR Fri Rfi DpCtrldW Rfe
Observation LB+ctrl+addr-fri-rfi-ctrl Never 0 1000
Time LB+ctrl+addr-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+ctrl-fri-rfi.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-fri-rfi
"Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi Fre"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=x; 1:x9=1;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x7,0(x8) | LC00:          ;
             | lw x7,0(x8)    ;
             | sw x9,0(x8)    ;
             | lw x10,0(x8)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test MP+fence.rw.rw+ctrl-fri-rfi Allowed
Histogram (3 states)
462   :>1:x5=0; 1:x7=0; 1:x10=1; x=1;
34    :>1:x5=0; 1:x7=2; 1:x10=1; x=1;
504   :>1:x5=0; 1:x7=0; 1:x10=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=b22789ffccf8122e147f3eda4be24756
Cycle=Rfi Fre Fence.rw.rwdWW Rfe DpCtrldR Fri
Relax MP+fence.rw.rw+ctrl-fri-rfi No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi Fre
Observation MP+fence.rw.rw+ctrl-fri-rfi Never 0 1000
Time MP+fence.rw.rw+ctrl-fri-rfi 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+ctrl-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-fri-rfi-addr
"Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | lw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | add x14,x13,x11 ;
             | lw x12,0(x14)   ;

exists (1:x5=1 /\ 1:x7=0 /\ 1:x10=1 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t5,t1,t1
	add t4,a2,t5
	lw t3,0(t4)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrl-fri-rfi-addr Allowed
Histogram (2 states)
520   :>1:x5=0; 1:x7=0; 1:x10=1; 1:x12=0;
480   :>1:x5=0; 1:x7=0; 1:x10=1; 1:x12=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0 /\ 1:x10=1 /\ 1:x12=0) is NOT validated
Hash=6acbafd03b968530fdd964467f519258
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe DpCtrldR Fri
Relax MP+fence.rw.rw+ctrl-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+ctrl-fri-rfi-addr Never 0 1000
Time MP+fence.rw.rw+ctrl-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/MP+fence.rw.rw+ctrl-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-fri-rfi-ctrl
"Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | lw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | bne x10,x0,LC01 ;
             | LC01:           ;
             | lw x11,0(x12)   ;

exists (1:x5=1 /\ 1:x7=0 /\ 1:x10=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,1f
1:
	lw t3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrl-fri-rfi-ctrl Allowed
Histogram (2 states)
628   :>1:x5=0; 1:x7=0; 1:x10=1; 1:x11=0;
372   :>1:x5=0; 1:x7=0; 1:x10=1; 1:x11=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0 /\ 1:x10=1 /\ 1:x11=0) is NOT validated
Hash=46811062caffb1dd89508353841da343
Cycle=Rfi DpCtrldR Fre Fence.rw.rwdWW Rfe DpCtrldR Fri
Relax MP+fence.rw.rw+ctrl-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpCtrldR Fre
Observation MP+fence.rw.rw+ctrl-fri-rfi-ctrl Never 0 1000
Time MP+fence.rw.rw+ctrl-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/S+fence.rw.rw+ctrl-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-fri-rfi-addr
"Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | lw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | add x13,x12,x11 ;
             | sw x9,0(x13)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t4,t1,t1
	add t3,a2,t4
	sw s0,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-fri-rfi-addr Allowed
Histogram (2 states)
551   :>1:x5=0; 1:x7=0; 1:x10=1; x=1;
449   :>1:x5=0; 1:x7=0; 1:x10=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=b750c638a8bf7a9a3b8cb553f2efb1d8
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe DpCtrldR Fri
Relax S+fence.rw.rw+ctrl-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpAddrdW Wse
Observation S+fence.rw.rw+ctrl-fri-rfi-addr Never 0 1000
Time S+fence.rw.rw+ctrl-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/S+fence.rw.rw+ctrl-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-fri-rfi-data
"Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | lw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | ori x11,x11,1   ;
             | sw x11,0(x12)   ;

exists (x=2 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-fri-rfi-data Allowed
Histogram (2 states)
557   :>1:x5=0; 1:x7=0; 1:x10=1; x=1;
443   :>1:x5=0; 1:x7=0; 1:x10=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=9b1837779b6a7c56bcf0c7172c553fcb
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe DpCtrldR Fri
Relax S+fence.rw.rw+ctrl-fri-rfi-data No [Fri,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpDatadW Wse
Observation S+fence.rw.rw+ctrl-fri-rfi-data Never 0 1000
Time S+fence.rw.rw+ctrl-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/S+fence.rw.rw+ctrl-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-fri-rfi-ctrl
"Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x11=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | lw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | bne x10,x0,LC01 ;
             | LC01:           ;
             | sw x9,0(x11)    ;

exists (x=2 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,1f
1:
	sw s0,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-fri-rfi-ctrl Allowed
Histogram (2 states)
544   :>1:x5=0; 1:x7=0; 1:x10=1; x=1;
456   :>1:x5=0; 1:x7=0; 1:x10=1; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=9914647b6434e53aaa114a8fe926251f
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe DpCtrldR Fri
Relax S+fence.rw.rw+ctrl-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpCtrldW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldR Fri Rfi DpCtrldW Wse
Observation S+fence.rw.rw+ctrl-fri-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+ctrl-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fence.rw.rw+ctrl-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-fri-rfi-addr
"Fence.rw.rwdRW Rfe DpCtrldR Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | lw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | add x13,x12,x11 ;
             | sw x9,0(x13)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t4,t1,t1
	add t3,a2,t4
	sw s0,0(t3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-fri-rfi-addr Allowed
Histogram (3 states)
962   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
37    :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
1     :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=cfe2f04d649eb01202e2b6d9f16f6b64
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe DpCtrldR Fri
Relax LB+fence.rw.rw+ctrl-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldR Fri Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+ctrl-fri-rfi-addr Never 0 1000
Time LB+fence.rw.rw+ctrl-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fence.rw.rw+ctrl-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-fri-rfi-data
"Fence.rw.rwdRW Rfe DpCtrldR Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | lw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | ori x11,x11,1   ;
             | sw x11,0(x12)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-fri-rfi-data Allowed
Histogram (3 states)
967   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
29    :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
4     :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=dd208c11274f9d15eb06b61160c41cf3
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe DpCtrldR Fri
Relax LB+fence.rw.rw+ctrl-fri-rfi-data No [Fri,Rfi]
Safe=Rfe Fence.rw.rwdRW DpDatadW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldR Fri Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+ctrl-fri-rfi-data Never 0 1000
Time LB+fence.rw.rw+ctrl-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+fence.rw.rw+ctrl-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-fri-rfi-ctrl
"Fence.rw.rwdRW Rfe DpCtrldR Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x11=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | lw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | bne x10,x0,LC01 ;
             | LC01:           ;
             | sw x9,0(x11)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,1f
1:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-fri-rfi-ctrl Allowed
Histogram (3 states)
985   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
14    :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
1     :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=df73220a99e4be4f95cf8dc5a36cd834
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe DpCtrldR Fri
Relax LB+fence.rw.rw+ctrl-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe Fence.rw.rwdRW DpCtrldW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldR Fri Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+ctrl-fri-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+ctrl-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+addr+ctrl-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-fri-rfi-addr
"DpAddrdW Rfe DpCtrldR Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 add x10,x9,x7 | LC00:           ;
 sw x8,0(x10)  | lw x7,0(x8)     ;
               | sw x9,0(x8)     ;
               | lw x10,0(x8)    ;
               | xor x11,x10,x10 ;
               | add x13,x12,x11 ;
               | sw x9,0(x13)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t4,t1,t1
	add t3,a2,t4
	sw s0,0(t3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-fri-rfi-addr Allowed
Histogram (3 states)
945   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
8     :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
47    :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=de053e7abbc5d3b62f3daf058d1c9158
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe DpCtrldR Fri
Relax LB+addr+ctrl-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe DpAddrdW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldR Fri Rfi DpAddrdW Rfe
Observation LB+addr+ctrl-fri-rfi-addr Never 0 1000
Time LB+addr+ctrl-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+addr+ctrl-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-fri-rfi-data
"DpAddrdW Rfe DpCtrldR Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 add x10,x9,x7 | LC00:           ;
 sw x8,0(x10)  | lw x7,0(x8)     ;
               | sw x9,0(x8)     ;
               | lw x10,0(x8)    ;
               | xor x11,x10,x10 ;
               | ori x11,x11,1   ;
               | sw x11,0(x12)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-fri-rfi-data Allowed
Histogram (3 states)
919   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
14    :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
67    :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=6d13400ae213fcff88f618db9819a316
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe DpCtrldR Fri
Relax LB+addr+ctrl-fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpAddrdW DpDatadW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldR Fri Rfi DpDatadW Rfe
Observation LB+addr+ctrl-fri-rfi-data Never 0 1000
Time LB+addr+ctrl-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+addr+ctrl-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-fri-rfi-ctrl
"DpAddrdW Rfe DpCtrldR Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x11=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 add x10,x9,x7 | LC00:           ;
 sw x8,0(x10)  | lw x7,0(x8)     ;
               | sw x9,0(x8)     ;
               | lw x10,0(x8)    ;
               | bne x10,x0,LC01 ;
               | LC01:           ;
               | sw x9,0(x11)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,1f
1:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-fri-rfi-ctrl Allowed
Histogram (3 states)
977   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
10    :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
13    :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=2233fddecbe42b1e67b05ce6255b6de4
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe DpCtrldR Fri
Relax LB+addr+ctrl-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpAddrdW DpCtrldW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldR Fri Rfi DpCtrldW Rfe
Observation LB+addr+ctrl-fri-rfi-ctrl Never 0 1000
Time LB+addr+ctrl-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+data+ctrl-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-fri-rfi-addr
"DpDatadW Rfe DpCtrldR Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | bne x5,x0,LC00  ;
 ori x7,x7,1  | LC00:           ;
 sw x7,0(x8)  | lw x7,0(x8)     ;
              | sw x9,0(x8)     ;
              | lw x10,0(x8)    ;
              | xor x11,x10,x10 ;
              | add x13,x12,x11 ;
              | sw x9,0(x13)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t4,t1,t1
	add t3,a2,t4
	sw s0,0(t3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-fri-rfi-addr Allowed
Histogram (3 states)
658   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
9     :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
333   :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=ea260c5633902f6ba84be6a95c01a219
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe DpCtrldR Fri
Relax LB+data+ctrl-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe DpAddrdW DpDatadW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldR Fri Rfi DpAddrdW Rfe
Observation LB+data+ctrl-fri-rfi-addr Never 0 1000
Time LB+data+ctrl-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+data+ctrl-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-fri-rfi-data
"DpDatadW Rfe DpCtrldR Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | bne x5,x0,LC00  ;
 ori x7,x7,1  | LC00:           ;
 sw x7,0(x8)  | lw x7,0(x8)     ;
              | sw x9,0(x8)     ;
              | lw x10,0(x8)    ;
              | xor x11,x10,x10 ;
              | ori x11,x11,1   ;
              | sw x11,0(x12)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-fri-rfi-data Allowed
Histogram (3 states)
732   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
12    :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
256   :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=00ecf96fc1741b5ccb142cd0964d6481
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe DpCtrldR Fri
Relax LB+data+ctrl-fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpDatadW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldR Fri Rfi DpDatadW Rfe
Observation LB+data+ctrl-fri-rfi-data Never 0 1000
Time LB+data+ctrl-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+data+ctrl-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-fri-rfi-ctrl
"DpDatadW Rfe DpCtrldR Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x11=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | bne x5,x0,LC00  ;
 ori x7,x7,1  | LC00:           ;
 sw x7,0(x8)  | lw x7,0(x8)     ;
              | sw x9,0(x8)     ;
              | lw x10,0(x8)    ;
              | bne x10,x0,LC01 ;
              | LC01:           ;
              | sw x9,0(x11)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,1f
1:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-fri-rfi-ctrl Allowed
Histogram (3 states)
874   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
21    :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
105   :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=0a879239727d471566dccf0bd2723d0e
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe DpCtrldR Fri
Relax LB+data+ctrl-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpDatadW DpCtrldW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldR Fri Rfi DpCtrldW Rfe
Observation LB+data+ctrl-fri-rfi-ctrl Never 0 1000
Time LB+data+ctrl-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+ctrl+ctrl-fri-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-fri-rfi-addr
"DpCtrldW Rfe DpCtrldR Fri Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 sw x7,0(x8)    | lw x7,0(x8)     ;
                | sw x9,0(x8)     ;
                | lw x10,0(x8)    ;
                | xor x11,x10,x10 ;
                | add x13,x12,x11 ;
                | sw x9,0(x13)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t4,t1,t1
	add t3,a2,t4
	sw s0,0(t3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-fri-rfi-addr Allowed
Histogram (3 states)
771   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
8     :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
221   :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=1796a6e9b08cc88279d576cd73a4c4bc
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe DpCtrldR Fri
Relax LB+ctrl+ctrl-fri-rfi-addr No [Fri,Rfi]
Safe=Rfe DpAddrdW DpCtrldW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldR Fri Rfi DpAddrdW Rfe
Observation LB+ctrl+ctrl-fri-rfi-addr Never 0 1000
Time LB+ctrl+ctrl-fri-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+ctrl+ctrl-fri-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-fri-rfi-data
"DpCtrldW Rfe DpCtrldR Fri Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 sw x7,0(x8)    | lw x7,0(x8)     ;
                | sw x9,0(x8)     ;
                | lw x10,0(x8)    ;
                | xor x11,x10,x10 ;
                | ori x11,x11,1   ;
                | sw x11,0(x12)   ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	xor t3,t1,t1
	ori t3,t3,1
	sw t3,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-fri-rfi-data Allowed
Histogram (3 states)
749   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
9     :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
242   :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=c389398b0259b03b574af36998068689
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe DpCtrldR Fri
Relax LB+ctrl+ctrl-fri-rfi-data No [Fri,Rfi]
Safe=Rfe DpDatadW DpCtrldW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldR Fri Rfi DpDatadW Rfe
Observation LB+ctrl+ctrl-fri-rfi-data Never 0 1000
Time LB+ctrl+ctrl-fri-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Fri-Rfi/LB+ctrl+ctrl-fri-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-fri-rfi-ctrl
"DpCtrldW Rfe DpCtrldR Fri Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=1; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 sw x7,0(x8)    | lw x7,0(x8)     ;
                | sw x9,0(x8)     ;
                | lw x10,0(x8)    ;
                | bne x10,x0,LC02 ;
                | LC02:           ;
                | sw x9,0(x11)    ;

exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a3)
	sw s0,0(a3)
	lw t1,0(a3)
	bne t1,x0,1f
1:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-fri-rfi-ctrl Allowed
Histogram (3 states)
803   :>0:x5=0; 1:x5=0; 1:x7=0; 1:x10=1;
2     :>0:x5=1; 1:x5=0; 1:x7=0; 1:x10=1;
195   :>0:x5=0; 1:x5=1; 1:x7=0; 1:x10=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1 /\ 1:x7=0 /\ 1:x10=1) is NOT validated
Hash=4b42999826fea2044ad0f6d8af46714e
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe DpCtrldR Fri
Relax LB+ctrl+ctrl-fri-rfi-ctrl No [Fri,Rfi]
Safe=Rfe DpCtrldW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldR Fri Rfi DpCtrldW Rfe
Observation LB+ctrl+ctrl-fri-rfi-ctrl Never 0 1000
Time LB+ctrl+ctrl-fri-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/SB+fence.rw.rw+wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+wsi-rfi-addr
"Fence.rw.rwdWR Fre Wsi Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x6)    ;
             | xor x9,x8,x8   ;
             | add x12,x11,x9 ;
             | lw x10,0(x12)  ;

exists (y=2 /\ 0:x7=0 /\ 1:x8=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+wsi-rfi-addr Allowed
Histogram (2 states)
579   :>0:x7=2; 1:x8=2; 1:x10=0; y=2;
421   :>0:x7=0; 1:x8=2; 1:x10=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x8=2 /\ 1:x10=0) is NOT validated
Hash=babfe57898af5461668fb4e649b09b5b
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWR Fre Wsi
Relax SB+fence.rw.rw+wsi-rfi-addr No [Wsi,Rfi]
Safe=Fre Fence.rw.rwdWR DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Wsi Rfi DpAddrdR Fre
Observation SB+fence.rw.rw+wsi-rfi-addr Never 0 1000
Time SB+fence.rw.rw+wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/SB+fence.rw.rw+wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.rw.rw+wsi-rfi-ctrl
"Fence.rw.rwdWR Fre Wsi Rfi DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x6)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | lw x9,0(x10)   ;

exists (y=2 /\ 0:x7=0 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test SB+fence.rw.rw+wsi-rfi-ctrl Allowed
Histogram (3 states)
805   :>0:x7=2; 1:x8=2; 1:x9=0; y=2;
189   :>0:x7=0; 1:x8=2; 1:x9=1; y=2;
6     :>0:x7=2; 1:x8=2; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x7=0 /\ 1:x8=2 /\ 1:x9=0) is NOT validated
Hash=96990f00ccd62e1c06b6b0aec24b7e76
Cycle=Rfi DpCtrldR Fre Fence.rw.rwdWR Fre Wsi
Relax SB+fence.rw.rw+wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Fre Fence.rw.rwdWR DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Wsi Rfi DpCtrldR Fre
Observation SB+fence.rw.rw+wsi-rfi-ctrl Never 0 1000
Time SB+fence.rw.rw+wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/R+wsi-rfi-addr+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+wsi-rfi-addr+fence.rw.rw
"Wsi Rfi DpAddrdW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | sw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 xor x9,x8,x8   |             ;
 add x11,x10,x9 |             ;
 sw x5,0(x11)   |             ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+wsi-rfi-addr+fence.rw.rw Allowed
Histogram (3 states)
8     :>0:x8=2; 1:x7=0; x=2; y=1;
867   :>0:x8=2; 1:x7=2; x=2; y=1;
125   :>0:x8=2; 1:x7=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0) is NOT validated
Hash=f046ab5b84fe37e08485e02a405c3266
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWR Fre Wsi
Relax R+wsi-rfi-addr+fence.rw.rw No [Wsi,Rfi]
Safe=Fre Wse Fence.rw.rwdWR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Wsi Rfi DpAddrdW Wse Fence.rw.rwdWR Fre
Observation R+wsi-rfi-addr+fence.rw.rw Never 0 1000
Time R+wsi-rfi-addr+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/R+wsi-rfi-data+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+wsi-rfi-data+fence.rw.rw
"Wsi Rfi DpDatadW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | sw x5,0(x6) ;
 sw x7,0(x6)  | fence rw,rw ;
 lw x8,0(x6)  | lw x7,0(x8) ;
 xor x9,x8,x8 |             ;
 ori x9,x9,1  |             ;
 sw x9,0(x10) |             ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+wsi-rfi-data+fence.rw.rw Allowed
Histogram (3 states)
11    :>0:x8=2; 1:x7=0; x=2; y=1;
685   :>0:x8=2; 1:x7=2; x=2; y=1;
304   :>0:x8=2; 1:x7=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0) is NOT validated
Hash=487c1513a24b19c049f2d24666e3f21a
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWR Fre Wsi
Relax R+wsi-rfi-data+fence.rw.rw No [Wsi,Rfi]
Safe=Fre Wse Fence.rw.rwdWR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Wsi Rfi DpDatadW Wse Fence.rw.rwdWR Fre
Observation R+wsi-rfi-data+fence.rw.rw Never 0 1000
Time R+wsi-rfi-data+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/R+wsi-rfi-ctrl+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+wsi-rfi-ctrl+fence.rw.rw
"Wsi Rfi DpCtrldW Wse Fence.rw.rwdWR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | sw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 bne x8,x0,LC00 |             ;
 LC00:          |             ;
 sw x5,0(x9)    |             ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence rw,rw
	lw a3,0(a4)
Test R+wsi-rfi-ctrl+fence.rw.rw Allowed
Histogram (3 states)
10    :>0:x8=2; 1:x7=0; x=2; y=1;
548   :>0:x8=2; 1:x7=2; x=2; y=1;
442   :>0:x8=2; 1:x7=2; x=2; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 1:x7=0) is NOT validated
Hash=0c11880202112eaf3184f2b4dfacf816
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWR Fre Wsi
Relax R+wsi-rfi-ctrl+fence.rw.rw No [Wsi,Rfi]
Safe=Fre Wse Fence.rw.rwdWR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Wsi Rfi DpCtrldW Wse Fence.rw.rwdWR Fre
Observation R+wsi-rfi-ctrl+fence.rw.rw Never 0 1000
Time R+wsi-rfi-ctrl+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+wsi-rfi-addr+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+wsi-rfi-addr+fence.rw.rw
"Wsi Rfi DpAddrdW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 xor x9,x8,x8   |             ;
 add x11,x10,x9 |             ;
 sw x5,0(x11)   |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+wsi-rfi-addr+fence.rw.rw Allowed
Histogram (3 states)
85    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
830   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
85    :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=cb2908c0aa074ef9721516b9d2926da6
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRR Fre Wsi
Relax MP+wsi-rfi-addr+fence.rw.rw No [Wsi,Rfi]
Safe=Rfe Fre Fence.rw.rwdRR DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Wsi Rfi DpAddrdW Rfe Fence.rw.rwdRR Fre
Observation MP+wsi-rfi-addr+fence.rw.rw Never 0 1000
Time MP+wsi-rfi-addr+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+wsi-rfi-data+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+wsi-rfi-data+fence.rw.rw
"Wsi Rfi DpDatadW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0           | P1          ;
 sw x5,0(x6)  | lw x5,0(x6) ;
 sw x7,0(x6)  | fence rw,rw ;
 lw x8,0(x6)  | lw x7,0(x8) ;
 xor x9,x8,x8 |             ;
 ori x9,x9,1  |             ;
 sw x9,0(x10) |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+wsi-rfi-data+fence.rw.rw Allowed
Histogram (3 states)
32    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
844   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
124   :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=3a2bb8adaa322bc5d2b582615c576608
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRR Fre Wsi
Relax MP+wsi-rfi-data+fence.rw.rw No [Wsi,Rfi]
Safe=Rfe Fre Fence.rw.rwdRR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Wsi Rfi DpDatadW Rfe Fence.rw.rwdRR Fre
Observation MP+wsi-rfi-data+fence.rw.rw Never 0 1000
Time MP+wsi-rfi-data+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+wsi-rfi-ctrl+fence.rw.rw.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+wsi-rfi-ctrl+fence.rw.rw
"Wsi Rfi DpCtrldW Rfe Fence.rw.rwdRR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1          ;
 sw x5,0(x6)    | lw x5,0(x6) ;
 sw x7,0(x6)    | fence rw,rw ;
 lw x8,0(x6)    | lw x7,0(x8) ;
 bne x8,x0,LC00 |             ;
 LC00:          |             ;
 sw x5,0(x9)    |             ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence rw,rw
	lw a2,0(a4)
Test MP+wsi-rfi-ctrl+fence.rw.rw Allowed
Histogram (3 states)
52    :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
876   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
72    :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=e3b649ba784cd32dca55f488b430d520
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRR Fre Wsi
Relax MP+wsi-rfi-ctrl+fence.rw.rw No [Wsi,Rfi]
Safe=Rfe Fre Fence.rw.rwdRR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Wsi Rfi DpCtrldW Rfe Fence.rw.rwdRR Fre
Observation MP+wsi-rfi-ctrl+fence.rw.rw Never 0 1000
Time MP+wsi-rfi-ctrl+fence.rw.rw 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/SB+wsi-rfi-addrs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+wsi-rfi-addrs
"Wsi Rfi DpAddrdR Fre Wsi Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x11=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x11=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 xor x9,x8,x8   | xor x9,x8,x8   ;
 add x12,x11,x9 | add x12,x11,x9 ;
 lw x10,0(x12)  | lw x10,0(x12)  ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x10=0 /\ 1:x8=2 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
Test SB+wsi-rfi-addrs Allowed
Histogram (3 states)
395   *>0:x8=2; 0:x10=0; 1:x8=2; 1:x10=0; x=2; y=2;
291   :>0:x8=2; 0:x10=2; 1:x8=2; 1:x10=0; x=2; y=2;
314   :>0:x8=2; 0:x10=0; 1:x8=2; 1:x10=2; x=2; y=2;
Ok

Witnesses
Positive: 395, Negative: 605
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x10=0 /\ 1:x8=2 /\ 1:x10=0) is validated
Hash=36226c9e852b8b0b758ed853f5b644fa
Cycle=Rfi DpAddrdR Fre Wsi Rfi DpAddrdR Fre Wsi
Relax SB+wsi-rfi-addrs Ok [Wsi,Rfi]
Safe=Fre DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Wsi Rfi DpAddrdR Fre Wsi Rfi DpAddrdR Fre
Observation SB+wsi-rfi-addrs Sometimes 395 605
Time SB+wsi-rfi-addrs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/SB+wsi-rfi-addr+wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+wsi-rfi-addr+wsi-rfi-ctrl
"Wsi Rfi DpAddrdR Fre Wsi Rfi DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x11=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 xor x9,x8,x8   | bne x8,x0,LC00 ;
 add x12,x11,x9 | LC00:          ;
 lw x10,0(x12)  | lw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x10=0 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	xor t1,a1,a1
	add a7,a4,t1
	lw a0,0(a7)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a4)
Test SB+wsi-rfi-addr+wsi-rfi-ctrl Allowed
Histogram (3 states)
569   *>0:x8=2; 0:x10=0; 1:x8=2; 1:x9=0; x=2; y=2;
389   :>0:x8=2; 0:x10=2; 1:x8=2; 1:x9=0; x=2; y=2;
42    :>0:x8=2; 0:x10=0; 1:x8=2; 1:x9=2; x=2; y=2;
Ok

Witnesses
Positive: 569, Negative: 431
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x10=0 /\ 1:x8=2 /\ 1:x9=0) is validated
Hash=4350998349e08ec79c9ed4762fe8d17c
Cycle=Rfi DpAddrdR Fre Wsi Rfi DpCtrldR Fre Wsi
Relax SB+wsi-rfi-addr+wsi-rfi-ctrl Ok [Wsi,Rfi]
Safe=Fre DpAddrdR DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Wsi Rfi DpAddrdR Fre Wsi Rfi DpCtrldR Fre
Observation SB+wsi-rfi-addr+wsi-rfi-ctrl Sometimes 569 431
Time SB+wsi-rfi-addr+wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+wsi-rfi-addr+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+wsi-rfi-addr+addr
"Wsi Rfi DpAddrdW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 sw x7,0(x6)    | xor x7,x5,x5  ;
 lw x8,0(x6)    | add x10,x9,x7 ;
 xor x9,x8,x8   | lw x8,0(x10)  ;
 add x11,x10,x9 |               ;
 sw x5,0(x11)   |               ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+wsi-rfi-addr+addr Allowed
Histogram (3 states)
480   :>0:x8=2; 1:x5=0; 1:x8=0; x=2;
507   :>0:x8=2; 1:x5=0; 1:x8=2; x=2;
13    :>0:x8=2; 1:x5=1; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=f8bdc0b2b600fab6bacd6ed30d2c11c8
Cycle=Rfi DpAddrdW Rfe DpAddrdR Fre Wsi
Relax MP+wsi-rfi-addr+addr No [Wsi,Rfi]
Safe=Rfe Fre DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Wsi Rfi DpAddrdW Rfe DpAddrdR Fre
Observation MP+wsi-rfi-addr+addr Never 0 1000
Time MP+wsi-rfi-addr+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+wsi-rfi-data+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+wsi-rfi-data+addr
"Wsi Rfi DpDatadW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x9=x;}
 P0           | P1            ;
 sw x5,0(x6)  | lw x5,0(x6)   ;
 sw x7,0(x6)  | xor x7,x5,x5  ;
 lw x8,0(x6)  | add x10,x9,x7 ;
 xor x9,x8,x8 | lw x8,0(x10)  ;
 ori x9,x9,1  |               ;
 sw x9,0(x10) |               ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+wsi-rfi-data+addr Allowed
Histogram (3 states)
498   :>0:x8=2; 1:x5=0; 1:x8=0; x=2;
492   :>0:x8=2; 1:x5=0; 1:x8=2; x=2;
10    :>0:x8=2; 1:x5=1; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=7d462e6603bfea7e0745634283b7211c
Cycle=Rfi DpDatadW Rfe DpAddrdR Fre Wsi
Relax MP+wsi-rfi-data+addr No [Wsi,Rfi]
Safe=Rfe Fre DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Wsi Rfi DpDatadW Rfe DpAddrdR Fre
Observation MP+wsi-rfi-data+addr Never 0 1000
Time MP+wsi-rfi-data+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+wsi-rfi-ctrl+addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+wsi-rfi-ctrl+addr
"Wsi Rfi DpCtrldW Rfe DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x9=x;}
 P0             | P1            ;
 sw x5,0(x6)    | lw x5,0(x6)   ;
 sw x7,0(x6)    | xor x7,x5,x5  ;
 lw x8,0(x6)    | add x10,x9,x7 ;
 bne x8,x0,LC00 | lw x8,0(x10)  ;
 LC00:          |               ;
 sw x5,0(x9)    |               ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	xor a0,a3,a3
	add a1,a4,a0
	lw a2,0(a1)
Test MP+wsi-rfi-ctrl+addr Allowed
Histogram (3 states)
518   :>0:x8=2; 1:x5=0; 1:x8=0; x=2;
450   :>0:x8=2; 1:x5=0; 1:x8=2; x=2;
32    :>0:x8=2; 1:x5=1; 1:x8=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=8388bb592d2bdc36c334c4b3bc32944c
Cycle=Rfi DpCtrldW Rfe DpAddrdR Fre Wsi
Relax MP+wsi-rfi-ctrl+addr No [Wsi,Rfi]
Safe=Rfe Fre DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Wsi Rfi DpCtrldW Rfe DpAddrdR Fre
Observation MP+wsi-rfi-ctrl+addr Never 0 1000
Time MP+wsi-rfi-ctrl+addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/SB+wsi-rfi-ctrls.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+wsi-rfi-ctrls
"Wsi Rfi DpCtrldR Fre Wsi Rfi DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 sw x7,0(x6)    | sw x7,0(x6)    ;
 lw x8,0(x6)    | lw x8,0(x6)    ;
 bne x8,x0,LC00 | bne x8,x0,LC01 ;
 LC00:          | LC01:          ;
 lw x9,0(x10)   | lw x9,0(x10)   ;

exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x9=0 /\ 1:x8=2 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	sw s0,0(a5)
	lw a1,0(a5)
	bne a1,x0,0f
0:
	lw a0,0(a4)
Test SB+wsi-rfi-ctrls Allowed
Histogram (3 states)
634   *>0:x8=2; 0:x9=0; 1:x8=2; 1:x9=0; x=2; y=2;
133   :>0:x8=2; 0:x9=2; 1:x8=2; 1:x9=0; x=2; y=2;
233   :>0:x8=2; 0:x9=0; 1:x8=2; 1:x9=2; x=2; y=2;
Ok

Witnesses
Positive: 634, Negative: 366
Condition exists (x=2 /\ y=2 /\ 0:x8=2 /\ 0:x9=0 /\ 1:x8=2 /\ 1:x9=0) is validated
Hash=affd25605daaaa79767f1d32ed97f949
Cycle=Rfi DpCtrldR Fre Wsi Rfi DpCtrldR Fre Wsi
Relax SB+wsi-rfi-ctrls Ok [Wsi,Rfi]
Safe=Fre DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Wsi Rfi DpCtrldR Fre Wsi Rfi DpCtrldR Fre
Observation SB+wsi-rfi-ctrls Sometimes 634 366
Time SB+wsi-rfi-ctrls 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+wsi-rfi-addr+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+wsi-rfi-addr+ctrl
"Wsi Rfi DpAddrdW Rfe DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC00 ;
 lw x8,0(x6)    | LC00:          ;
 xor x9,x8,x8   | lw x7,0(x8)    ;
 add x11,x10,x9 |                ;
 sw x5,0(x11)   |                ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a0,a2,a2
	add a1,a4,a0
	sw s1,0(a1)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	lw a2,0(a4)
Test MP+wsi-rfi-addr+ctrl Allowed
Histogram (3 states)
728   :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
265   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
7     :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=fbd19899aa30fc8e3aacd34b65a3f6be
Cycle=Rfi DpAddrdW Rfe DpCtrldR Fre Wsi
Relax MP+wsi-rfi-addr+ctrl No [Wsi,Rfi]
Safe=Rfe Fre DpAddrdW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Wsi Rfi DpAddrdW Rfe DpCtrldR Fre
Observation MP+wsi-rfi-addr+ctrl Never 0 1000
Time MP+wsi-rfi-addr+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+wsi-rfi-data+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+wsi-rfi-data+ctrl
"Wsi Rfi DpDatadW Rfe DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x10=y; 1:x6=y; 1:x8=x;}
 P0           | P1             ;
 sw x5,0(x6)  | lw x5,0(x6)    ;
 sw x7,0(x6)  | bne x5,x0,LC00 ;
 lw x8,0(x6)  | LC00:          ;
 xor x9,x8,x8 | lw x7,0(x8)    ;
 ori x9,x9,1  |                ;
 sw x9,0(x10) |                ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	sw s0,0(a5)
	lw a2,0(a5)
	xor a1,a2,a2
	ori a1,a1,1
	sw a1,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	lw a2,0(a4)
Test MP+wsi-rfi-data+ctrl Allowed
Histogram (3 states)
648   :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
348   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
4     :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=8b52d6c46ec551d0a3a8906ec4a8f9da
Cycle=Rfi DpDatadW Rfe DpCtrldR Fre Wsi
Relax MP+wsi-rfi-data+ctrl No [Wsi,Rfi]
Safe=Rfe Fre DpDatadW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Wsi Rfi DpDatadW Rfe DpCtrldR Fre
Observation MP+wsi-rfi-data+ctrl Never 0 1000
Time MP+wsi-rfi-data+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+wsi-rfi-ctrl+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+wsi-rfi-ctrl+ctrl
"Wsi Rfi DpCtrldW Rfe DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=2; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0             | P1             ;
 sw x5,0(x6)    | lw x5,0(x6)    ;
 sw x7,0(x6)    | bne x5,x0,LC01 ;
 lw x8,0(x6)    | LC01:          ;
 bne x8,x0,LC00 | lw x7,0(x8)    ;
 LC00:          |                ;
 sw x5,0(x9)    |                ;

exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a5)
	lw a2,0(a5)
	bne a2,x0,0f
0:
	sw s3,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	lw a2,0(a4)
Test MP+wsi-rfi-ctrl+ctrl Allowed
Histogram (3 states)
769   :>0:x8=2; 1:x5=0; 1:x7=0; x=2;
207   :>0:x8=2; 1:x5=0; 1:x7=2; x=2;
24    :>0:x8=2; 1:x5=1; 1:x7=2; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=2 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=875a39aa1688c3b475c6654b3879aa85
Cycle=Rfi DpCtrldW Rfe DpCtrldR Fre Wsi
Relax MP+wsi-rfi-ctrl+ctrl No [Wsi,Rfi]
Safe=Rfe Fre DpCtrldW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Wsi Rfi DpCtrldW Rfe DpCtrldR Fre
Observation MP+wsi-rfi-ctrl+ctrl Never 0 1000
Time MP+wsi-rfi-ctrl+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+fence.rw.rw+addr-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-wsi-rfi-addr
"Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x15=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | add x16,x15,x13 ;
             | lw x14,0(x16)   ;

exists (z=2 /\ 1:x5=1 /\ 1:x12=2 /\ 1:x14=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t6,a1,a1
	add t5,a4,t6
	sw s1,0(t5)
	sw s0,0(a4)
	lw a0,0(a4)
	xor t4,a0,a0
	add t3,a3,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+addr-wsi-rfi-addr Allowed
Histogram (2 states)
497   :>1:x5=0; 1:x12=2; 1:x14=0; z=2;
503   :>1:x5=0; 1:x12=2; 1:x14=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 1:x5=1 /\ 1:x12=2 /\ 1:x14=0) is NOT validated
Hash=b25478a000ac88680414dc3e0c948a87
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe DpAddrdW Wsi
Relax MP+fence.rw.rw+addr-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdW DpAddrdR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+addr-wsi-rfi-addr Never 0 1000
Time MP+fence.rw.rw+addr-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+fence.rw.rw+addr-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+addr-wsi-rfi-ctrl
"Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x5,0(x7) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | bne x12,x0,LC00 ;
             | LC00:           ;
             | lw x13,0(x14)   ;

exists (z=2 /\ 1:x5=1 /\ 1:x12=2 /\ 1:x13=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s1,0(t3)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+addr-wsi-rfi-ctrl Allowed
Histogram (2 states)
595   :>1:x5=0; 1:x12=2; 1:x13=0; z=2;
405   :>1:x5=0; 1:x12=2; 1:x13=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 1:x5=1 /\ 1:x12=2 /\ 1:x13=0) is NOT validated
Hash=c997e50e14433964c49b6a6bf3e524e2
Cycle=Rfi DpCtrldR Fre Fence.rw.rwdWW Rfe DpAddrdW Wsi
Relax MP+fence.rw.rw+addr-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpCtrldR Fre
Observation MP+fence.rw.rw+addr-wsi-rfi-ctrl Never 0 1000
Time MP+fence.rw.rw+addr-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/S+fence.rw.rw+addr-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-wsi-rfi-addr
"Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | add x15,x14,x13 ;
             | sw x8,0(x15)    ;

exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s1,0(t4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	sw s1,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-wsi-rfi-addr Allowed
Histogram (2 states)
752   :>1:x5=0; 1:x12=2; x=1; z=2;
248   :>1:x5=0; 1:x12=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=e6428938634fde27d833b3f78dbf5001
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe DpAddrdW Wsi
Relax S+fence.rw.rw+addr-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpAddrdW Wse
Observation S+fence.rw.rw+addr-wsi-rfi-addr Never 0 1000
Time S+fence.rw.rw+addr-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/S+fence.rw.rw+addr-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-wsi-rfi-data
"Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | ori x13,x13,1   ;
             | sw x13,0(x14)   ;

exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s1,0(t3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-wsi-rfi-data Allowed
Histogram (2 states)
777   :>1:x5=0; 1:x12=2; x=1; z=2;
223   :>1:x5=0; 1:x12=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=67105f43626df0d5577d6bd364abbf06
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe DpAddrdW Wsi
Relax S+fence.rw.rw+addr-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpDatadW Wse
Observation S+fence.rw.rw+addr-wsi-rfi-data Never 0 1000
Time S+fence.rw.rw+addr-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/S+fence.rw.rw+addr-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+addr-wsi-rfi-ctrl
"Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | bne x12,x0,LC00 ;
             | LC00:           ;
             | sw x8,0(x13)    ;

exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s1,0(t1)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+addr-wsi-rfi-ctrl Allowed
Histogram (2 states)
773   :>1:x5=0; 1:x12=2; x=1; z=2;
227   :>1:x5=0; 1:x12=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=1cdbd94914d849f3f69b3dcf32a9ae1a
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe DpAddrdW Wsi
Relax S+fence.rw.rw+addr-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpAddrdW Wsi Rfi DpCtrldW Wse
Observation S+fence.rw.rw+addr-wsi-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+addr-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+fence.rw.rw+addr-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-wsi-rfi-addr
"Fence.rw.rwdRW Rfe DpAddrdW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | add x15,x14,x13 ;
             | sw x8,0(x15)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s1,0(t4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	sw s1,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-wsi-rfi-addr Allowed
Histogram (3 states)
990   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
9     :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
1     :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=7844efac073099dc4e010160f4089e1a
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe DpAddrdW Wsi
Relax LB+fence.rw.rw+addr-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdW Wsi Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+addr-wsi-rfi-addr Never 0 1000
Time LB+fence.rw.rw+addr-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+fence.rw.rw+addr-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-wsi-rfi-data
"Fence.rw.rwdRW Rfe DpAddrdW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | xor x13,x12,x12 ;
             | ori x13,x13,1   ;
             | sw x13,0(x14)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s1,0(t3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-wsi-rfi-data Allowed
Histogram (2 states)
974   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
26    :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=95feb248eb25b97924512672f5a357d7
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe DpAddrdW Wsi
Relax LB+fence.rw.rw+addr-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdW Wsi Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+addr-wsi-rfi-data Never 0 1000
Time LB+fence.rw.rw+addr-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+fence.rw.rw+addr-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+addr-wsi-rfi-ctrl
"Fence.rw.rwdRW Rfe DpAddrdW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x13=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | add x10,x9,x7   ;
             | sw x8,0(x10)    ;
             | sw x11,0(x9)    ;
             | lw x12,0(x9)    ;
             | bne x12,x0,LC00 ;
             | LC00:           ;
             | sw x8,0(x13)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s1,0(t1)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+addr-wsi-rfi-ctrl Allowed
Histogram (3 states)
995   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
3     :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
2     :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=bcf50ab66ebdf795bf1d8deb3e6dda95
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe DpAddrdW Wsi
Relax LB+fence.rw.rw+addr-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpAddrdW Wsi Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+addr-wsi-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+addr-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+addr+addr-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-wsi-rfi-addr
"DpAddrdW Rfe DpAddrdW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | sw x8,0(x10)    ;
               | sw x11,0(x9)    ;
               | lw x12,0(x9)    ;
               | xor x13,x12,x12 ;
               | add x15,x14,x13 ;
               | sw x8,0(x15)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s1,0(t4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	sw s1,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-wsi-rfi-addr Allowed
Histogram (3 states)
889   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
8     :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
103   :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=55366c8cff0525abc71bc2baf6ac7831
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe DpAddrdW Wsi
Relax LB+addr+addr-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe DpAddrdW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Wsi Rfi DpAddrdW Rfe
Observation LB+addr+addr-wsi-rfi-addr Never 0 1000
Time LB+addr+addr-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+addr+addr-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-wsi-rfi-data
"DpAddrdW Rfe DpAddrdW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | sw x8,0(x10)    ;
               | sw x11,0(x9)    ;
               | lw x12,0(x9)    ;
               | xor x13,x12,x12 ;
               | ori x13,x13,1   ;
               | sw x13,0(x14)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s1,0(t3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-wsi-rfi-data Allowed
Histogram (3 states)
937   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
6     :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
57    :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=c77f984979389b8af23ad120db03dfd4
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe DpAddrdW Wsi
Relax LB+addr+addr-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Wsi Rfi DpDatadW Rfe
Observation LB+addr+addr-wsi-rfi-data Never 0 1000
Time LB+addr+addr-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+addr+addr-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+addr-wsi-rfi-ctrl
"DpAddrdW Rfe DpAddrdW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x13=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | add x10,x9,x7   ;
 sw x8,0(x10)  | sw x8,0(x10)    ;
               | sw x11,0(x9)    ;
               | lw x12,0(x9)    ;
               | bne x12,x0,LC00 ;
               | LC00:           ;
               | sw x8,0(x13)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s1,0(t1)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+addr-wsi-rfi-ctrl Allowed
Histogram (3 states)
890   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
3     :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
107   :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=dc41ce95981bc48587f0cdc7a9e96900
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe DpAddrdW Wsi
Relax LB+addr+addr-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Wsi Rfi DpCtrldW Rfe
Observation LB+addr+addr-wsi-rfi-ctrl Never 0 1000
Time LB+addr+addr-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+data+addr-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-wsi-rfi-addr
"DpDatadW Rfe DpAddrdW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | sw x8,0(x10)    ;
              | sw x11,0(x9)    ;
              | lw x12,0(x9)    ;
              | xor x13,x12,x12 ;
              | add x15,x14,x13 ;
              | sw x8,0(x15)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s1,0(t4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	sw s1,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-wsi-rfi-addr Allowed
Histogram (3 states)
691   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
20    :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
289   :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=aa8e0d475d2eeaa6545f342fb39e7cb8
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe DpAddrdW Wsi
Relax LB+data+addr-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdW Wsi Rfi DpAddrdW Rfe
Observation LB+data+addr-wsi-rfi-addr Never 0 1000
Time LB+data+addr-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+data+addr-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-wsi-rfi-data
"DpDatadW Rfe DpAddrdW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | sw x8,0(x10)    ;
              | sw x11,0(x9)    ;
              | lw x12,0(x9)    ;
              | xor x13,x12,x12 ;
              | ori x13,x13,1   ;
              | sw x13,0(x14)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s1,0(t3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-wsi-rfi-data Allowed
Histogram (3 states)
736   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
7     :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
257   :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=9c34ec86c762f1b1ec6a7f4a71482d8f
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe DpAddrdW Wsi
Relax LB+data+addr-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdW Wsi Rfi DpDatadW Rfe
Observation LB+data+addr-wsi-rfi-data Never 0 1000
Time LB+data+addr-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+data+addr-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+addr-wsi-rfi-ctrl
"DpDatadW Rfe DpAddrdW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x13=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | add x10,x9,x7   ;
 sw x7,0(x8)  | sw x8,0(x10)    ;
              | sw x11,0(x9)    ;
              | lw x12,0(x9)    ;
              | bne x12,x0,LC00 ;
              | LC00:           ;
              | sw x8,0(x13)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s1,0(t1)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+addr-wsi-rfi-ctrl Allowed
Histogram (3 states)
680   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
22    :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
298   :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=306108ca73957fc67243275acf173fca
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe DpAddrdW Wsi
Relax LB+data+addr-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpAddrdW Wsi Rfi DpCtrldW Rfe
Observation LB+data+addr-wsi-rfi-ctrl Never 0 1000
Time LB+data+addr-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+ctrl+addr-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-wsi-rfi-addr
"DpCtrldW Rfe DpAddrdW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | sw x8,0(x10)    ;
                | sw x11,0(x9)    ;
                | lw x12,0(x9)    ;
                | xor x13,x12,x12 ;
                | add x15,x14,x13 ;
                | sw x8,0(x15)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	add t4,a4,t5
	sw s1,0(t4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor t3,a0,a0
	add t1,a3,t3
	sw s1,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-wsi-rfi-addr Allowed
Histogram (3 states)
585   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
5     :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
410   :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=97f0014f3eafae697d08f378e8d4a7ce
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe DpAddrdW Wsi
Relax LB+ctrl+addr-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdW Wsi Rfi DpAddrdW Rfe
Observation LB+ctrl+addr-wsi-rfi-addr Never 0 1000
Time LB+ctrl+addr-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+ctrl+addr-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-wsi-rfi-data
"DpCtrldW Rfe DpAddrdW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x14=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | sw x8,0(x10)    ;
                | sw x11,0(x9)    ;
                | lw x12,0(x9)    ;
                | xor x13,x12,x12 ;
                | ori x13,x13,1   ;
                | sw x13,0(x14)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	add t3,a3,t4
	sw s1,0(t3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-wsi-rfi-data Allowed
Histogram (3 states)
622   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
8     :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
370   :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=d464f097e6c81d863d93c39d1d34e354
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe DpAddrdW Wsi
Relax LB+ctrl+addr-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdW Wsi Rfi DpDatadW Rfe
Observation LB+ctrl+addr-wsi-rfi-data Never 0 1000
Time LB+ctrl+addr-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+ctrl+addr-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+addr-wsi-rfi-ctrl
"DpCtrldW Rfe DpAddrdW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=1; 1:x9=z; 1:x11=2; 1:x13=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | add x10,x9,x7   ;
 sw x7,0(x8)    | sw x8,0(x10)    ;
                | sw x11,0(x9)    ;
                | lw x12,0(x9)    ;
                | bne x12,x0,LC01 ;
                | LC01:           ;
                | sw x8,0(x13)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	add t1,a3,t3
	sw s1,0(t1)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+addr-wsi-rfi-ctrl Allowed
Histogram (3 states)
726   :>0:x5=0; 1:x5=0; 1:x12=2; z=2;
5     :>0:x5=1; 1:x5=0; 1:x12=2; z=2;
269   :>0:x5=0; 1:x5=1; 1:x12=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x12=2) is NOT validated
Hash=e4cd8ca4dd441c2e03d02d04b31c9de5
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe DpAddrdW Wsi
Relax LB+ctrl+addr-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpAddrdW Wsi Rfi DpCtrldW Rfe
Observation LB+ctrl+addr-wsi-rfi-ctrl Never 0 1000
Time LB+ctrl+addr-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+fence.rw.rw+data-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+data-wsi-rfi-addr
"Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x5,0(x7) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | add x14,x13,x11 ;
             | lw x12,0(x14)   ;

exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t5,a1,a1
	ori t5,t5,1
	sw t5,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+data-wsi-rfi-addr Allowed
Histogram (2 states)
491   :>1:x5=0; 1:x10=2; 1:x12=0; z=2;
509   :>1:x5=0; 1:x10=2; 1:x12=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x12=0) is NOT validated
Hash=ce5a39cae2170c8f5b0975eba67010fa
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe DpDatadW Wsi
Relax MP+fence.rw.rw+data-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+data-wsi-rfi-addr Never 0 1000
Time MP+fence.rw.rw+data-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+fence.rw.rw+data-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+data-wsi-rfi-ctrl
"Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x5,0(x7) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | bne x10,x0,LC00 ;
             | LC00:           ;
             | lw x11,0(x12)   ;

exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t3,a1,a1
	ori t3,t3,1
	sw t3,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+data-wsi-rfi-ctrl Allowed
Histogram (2 states)
534   :>1:x5=0; 1:x10=2; 1:x11=0; z=2;
466   :>1:x5=0; 1:x10=2; 1:x11=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x11=0) is NOT validated
Hash=8b68b3f1c991ed15ce6fb00f4d164988
Cycle=Rfi DpCtrldR Fre Fence.rw.rwdWW Rfe DpDatadW Wsi
Relax MP+fence.rw.rw+data-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpDatadW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpCtrldR Fre
Observation MP+fence.rw.rw+data-wsi-rfi-ctrl Never 0 1000
Time MP+fence.rw.rw+data-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/S+fence.rw.rw+data-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+data-wsi-rfi-addr
"Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=1; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | add x14,x13,x11 ;
             | sw x12,0(x14)   ;

exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s0,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+data-wsi-rfi-addr Allowed
Histogram (3 states)
743   :>1:x5=0; 1:x10=2; x=1; z=2;
1     :>1:x5=1; 1:x10=2; x=1; z=2;
256   :>1:x5=0; 1:x10=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=29f514af687821e9aa02a745ecfb5c2c
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe DpDatadW Wsi
Relax S+fence.rw.rw+data-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpAddrdW Wse
Observation S+fence.rw.rw+data-wsi-rfi-addr Never 0 1000
Time S+fence.rw.rw+data-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/S+fence.rw.rw+data-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+data-wsi-rfi-data
"Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | ori x11,x11,1   ;
             | sw x11,0(x12)   ;

exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+data-wsi-rfi-data Allowed
Histogram (2 states)
692   :>1:x5=0; 1:x10=2; x=1; z=2;
308   :>1:x5=0; 1:x10=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=e72f66c534a31604a566bc85ff5ea5ab
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe DpDatadW Wsi
Relax S+fence.rw.rw+data-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpDatadW Wse
Observation S+fence.rw.rw+data-wsi-rfi-data Never 0 1000
Time S+fence.rw.rw+data-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/S+fence.rw.rw+data-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+data-wsi-rfi-ctrl
"Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x11=1; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | bne x10,x0,LC00 ;
             | LC00:           ;
             | sw x11,0(x12)   ;

exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+data-wsi-rfi-ctrl Allowed
Histogram (2 states)
715   :>1:x5=0; 1:x10=2; x=1; z=2;
285   :>1:x5=0; 1:x10=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=c657849e8e5b6b8ab9686e1332ab7863
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe DpDatadW Wsi
Relax S+fence.rw.rw+data-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpDatadW Wsi Rfi DpCtrldW Wse
Observation S+fence.rw.rw+data-wsi-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+data-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+fence.rw.rw+data-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+data-wsi-rfi-addr
"Fence.rw.rwdRW Rfe DpDatadW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=1; 1:x13=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | add x14,x13,x11 ;
             | sw x12,0(x14)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s0,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+data-wsi-rfi-addr Allowed
Histogram (3 states)
985   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
13    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
2     :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=2a9bc587d29e53e0821c79e76f109553
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe DpDatadW Wsi
Relax LB+fence.rw.rw+data-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpDatadW Wsi Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+data-wsi-rfi-addr Never 0 1000
Time LB+fence.rw.rw+data-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+fence.rw.rw+data-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+data-wsi-rfi-data
"Fence.rw.rwdRW Rfe DpDatadW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | ori x11,x11,1   ;
             | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+data-wsi-rfi-data Allowed
Histogram (3 states)
975   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
24    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
1     :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=08e5f96fb9683f15b9d4ca3fef722b6e
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe DpDatadW Wsi
Relax LB+fence.rw.rw+data-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe Fence.rw.rwdRW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpDatadW Wsi Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+data-wsi-rfi-data Never 0 1000
Time LB+fence.rw.rw+data-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+fence.rw.rw+data-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+data-wsi-rfi-ctrl
"Fence.rw.rwdRW Rfe DpDatadW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x11=1; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | xor x7,x5,x5    ;
 sw x7,0(x8) | ori x7,x7,1     ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | bne x10,x0,LC00 ;
             | LC00:           ;
             | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+data-wsi-rfi-ctrl Allowed
Histogram (3 states)
984   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
15    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
1     :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=3c5d31346b7623df20b5bb7b39dada5f
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe DpDatadW Wsi
Relax LB+fence.rw.rw+data-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe Fence.rw.rwdRW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpDatadW Wsi Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+data-wsi-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+data-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+addr+data-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+data-wsi-rfi-addr
"DpAddrdW Rfe DpDatadW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=1; 1:x13=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | ori x7,x7,1     ;
 sw x8,0(x10)  | sw x7,0(x8)     ;
               | sw x9,0(x8)     ;
               | lw x10,0(x8)    ;
               | xor x11,x10,x10 ;
               | add x14,x13,x11 ;
               | sw x12,0(x14)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s0,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+data-wsi-rfi-addr Allowed
Histogram (3 states)
886   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
11    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
103   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=d271f373a49ebc8d6282360d793dcea9
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe DpDatadW Wsi
Relax LB+addr+data-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Wsi Rfi DpAddrdW Rfe
Observation LB+addr+data-wsi-rfi-addr Never 0 1000
Time LB+addr+data-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+addr+data-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+data-wsi-rfi-data
"DpAddrdW Rfe DpDatadW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | ori x7,x7,1     ;
 sw x8,0(x10)  | sw x7,0(x8)     ;
               | sw x9,0(x8)     ;
               | lw x10,0(x8)    ;
               | xor x11,x10,x10 ;
               | ori x11,x11,1   ;
               | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+data-wsi-rfi-data Allowed
Histogram (3 states)
883   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
12    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
105   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=362d8d1ed69a725ab396cbb7172e0907
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe DpDatadW Wsi
Relax LB+addr+data-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Wsi Rfi DpDatadW Rfe
Observation LB+addr+data-wsi-rfi-data Never 0 1000
Time LB+addr+data-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+addr+data-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+data-wsi-rfi-ctrl
"DpAddrdW Rfe DpDatadW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x11=1; 1:x12=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | xor x7,x5,x5    ;
 add x10,x9,x7 | ori x7,x7,1     ;
 sw x8,0(x10)  | sw x7,0(x8)     ;
               | sw x9,0(x8)     ;
               | lw x10,0(x8)    ;
               | bne x10,x0,LC00 ;
               | LC00:           ;
               | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+data-wsi-rfi-ctrl Allowed
Histogram (3 states)
835   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
7     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
158   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=66dfc38644e28e29a1e460b8a576c0dd
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe DpDatadW Wsi
Relax LB+addr+data-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Wsi Rfi DpCtrldW Rfe
Observation LB+addr+data-wsi-rfi-ctrl Never 0 1000
Time LB+addr+data-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+data+data-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+data-wsi-rfi-addr
"DpDatadW Rfe DpDatadW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=1; 1:x13=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | ori x7,x7,1     ;
 sw x7,0(x8)  | sw x7,0(x8)     ;
              | sw x9,0(x8)     ;
              | lw x10,0(x8)    ;
              | xor x11,x10,x10 ;
              | add x14,x13,x11 ;
              | sw x12,0(x14)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s0,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+data-wsi-rfi-addr Allowed
Histogram (3 states)
702   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
20    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
278   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=d24985fa49b4ac557a80bb4fdb42abd6
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe DpDatadW Wsi
Relax LB+data+data-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpDatadW Wsi Rfi DpAddrdW Rfe
Observation LB+data+data-wsi-rfi-addr Never 0 1000
Time LB+data+data-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+data+data-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+data-wsi-rfi-data
"DpDatadW Rfe DpDatadW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | ori x7,x7,1     ;
 sw x7,0(x8)  | sw x7,0(x8)     ;
              | sw x9,0(x8)     ;
              | lw x10,0(x8)    ;
              | xor x11,x10,x10 ;
              | ori x11,x11,1   ;
              | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+data-wsi-rfi-data Allowed
Histogram (3 states)
842   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
1     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
157   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=2ac02791c57ddfa30f26cf06c8e1e1b5
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe DpDatadW Wsi
Relax LB+data+data-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe DpDatadW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpDatadW Wsi Rfi DpDatadW Rfe
Observation LB+data+data-wsi-rfi-data Never 0 1000
Time LB+data+data-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+data+data-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+data-wsi-rfi-ctrl
"DpDatadW Rfe DpDatadW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x11=1; 1:x12=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | xor x7,x5,x5    ;
 ori x7,x7,1  | ori x7,x7,1     ;
 sw x7,0(x8)  | sw x7,0(x8)     ;
              | sw x9,0(x8)     ;
              | lw x10,0(x8)    ;
              | bne x10,x0,LC00 ;
              | LC00:           ;
              | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+data-wsi-rfi-ctrl Allowed
Histogram (3 states)
816   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
12    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
172   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=f459b6d1471b15c1f4a48662668c6cb4
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe DpDatadW Wsi
Relax LB+data+data-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpDatadW Wsi Rfi DpCtrldW Rfe
Observation LB+data+data-wsi-rfi-ctrl Never 0 1000
Time LB+data+data-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+ctrl+data-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+data-wsi-rfi-addr
"DpCtrldW Rfe DpDatadW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=1; 1:x13=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | ori x7,x7,1     ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
                | sw x9,0(x8)     ;
                | lw x10,0(x8)    ;
                | xor x11,x10,x10 ;
                | add x14,x13,x11 ;
                | sw x12,0(x14)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t4,a1,a1
	ori t4,t4,1
	sw t4,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s0,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+data-wsi-rfi-addr Allowed
Histogram (3 states)
598   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
8     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
394   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=33c62f02a59207fdc87e2471823e5c13
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe DpDatadW Wsi
Relax LB+ctrl+data-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpDatadW Wsi Rfi DpAddrdW Rfe
Observation LB+ctrl+data-wsi-rfi-addr Never 0 1000
Time LB+ctrl+data-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+ctrl+data-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+data-wsi-rfi-data
"DpCtrldW Rfe DpDatadW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | ori x7,x7,1     ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
                | sw x9,0(x8)     ;
                | lw x10,0(x8)    ;
                | xor x11,x10,x10 ;
                | ori x11,x11,1   ;
                | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a4)
	sw s0,0(a4)
	lw a0,0(a4)
	xor a7,a0,a0
	ori a7,a7,1
	sw a7,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+data-wsi-rfi-data Allowed
Histogram (3 states)
613   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
5     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
382   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=5a6a544d2dde329395d23152d42932df
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe DpDatadW Wsi
Relax LB+ctrl+data-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpDatadW Wsi Rfi DpDatadW Rfe
Observation LB+ctrl+data-wsi-rfi-data Never 0 1000
Time LB+ctrl+data-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+ctrl+data-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+data-wsi-rfi-ctrl
"DpCtrldW Rfe DpDatadW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x8=z; 1:x9=2; 1:x11=1; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | xor x7,x5,x5    ;
 LC00:          | ori x7,x7,1     ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
                | sw x9,0(x8)     ;
                | lw x10,0(x8)    ;
                | bne x10,x0,LC01 ;
                | LC01:           ;
                | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	xor t1,a1,a1
	ori t1,t1,1
	sw t1,0(a3)
	sw s1,0(a3)
	lw a0,0(a3)
	bne a0,x0,0f
0:
	sw s0,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+data-wsi-rfi-ctrl Allowed
Histogram (3 states)
651   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
9     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
340   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=f264a0035723b98a59adc6ba388b2352
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe DpDatadW Wsi
Relax LB+ctrl+data-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpDatadW Wsi Rfi DpCtrldW Rfe
Observation LB+ctrl+data-wsi-rfi-ctrl Never 0 1000
Time LB+ctrl+data-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+fence.rw.rw+ctrl-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-wsi-rfi-addr
"Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpAddrdR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x13=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | add x14,x13,x11 ;
             | lw x12,0(x14)   ;

exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x12=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t4,a0,a0
	add t3,a2,t4
	lw t1,0(t3)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrl-wsi-rfi-addr Allowed
Histogram (2 states)
537   :>1:x5=0; 1:x10=2; 1:x12=0; z=2;
463   :>1:x5=0; 1:x10=2; 1:x12=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x12=0) is NOT validated
Hash=e18bac3df1a1b261d3a4442d39baf4a2
Cycle=Rfi DpAddrdR Fre Fence.rw.rwdWW Rfe DpCtrldW Wsi
Relax MP+fence.rw.rw+ctrl-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpAddrdR Fre
Observation MP+fence.rw.rw+ctrl-wsi-rfi-addr Never 0 1000
Time MP+fence.rw.rw+ctrl-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/MP+fence.rw.rw+ctrl-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.rw.rw+ctrl-wsi-rfi-ctrl
"Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x5,0(x7) | LC00:           ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | bne x10,x0,LC01 ;
             | LC01:           ;
             | lw x11,0(x12)   ;

exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	lw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s3,0(a4)
Test MP+fence.rw.rw+ctrl-wsi-rfi-ctrl Allowed
Histogram (2 states)
583   :>1:x5=0; 1:x10=2; 1:x11=0; z=2;
417   :>1:x5=0; 1:x10=2; 1:x11=1; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 1:x5=1 /\ 1:x10=2 /\ 1:x11=0) is NOT validated
Hash=a8a72e779bec7d76bb8c5c8ee5ecdda4
Cycle=Rfi DpCtrldR Fre Fence.rw.rwdWW Rfe DpCtrldW Wsi
Relax MP+fence.rw.rw+ctrl-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe Fre Fence.rw.rwdWW DpCtrldW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpCtrldR Fre
Observation MP+fence.rw.rw+ctrl-wsi-rfi-ctrl Never 0 1000
Time MP+fence.rw.rw+ctrl-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/S+fence.rw.rw+ctrl-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-wsi-rfi-addr
"Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpAddrdW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | add x13,x12,x11 ;
             | sw x7,0(x13)    ;

exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s1,0(t1)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-wsi-rfi-addr Allowed
Histogram (2 states)
528   :>1:x5=0; 1:x10=2; x=1; z=2;
472   :>1:x5=0; 1:x10=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=e8774d621a59b3902adbbd1c3dbaf78f
Cycle=Rfi DpAddrdW Wse Fence.rw.rwdWW Rfe DpCtrldW Wsi
Relax S+fence.rw.rw+ctrl-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpAddrdW Wse
Observation S+fence.rw.rw+ctrl-wsi-rfi-addr Never 0 1000
Time S+fence.rw.rw+ctrl-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/S+fence.rw.rw+ctrl-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-wsi-rfi-data
"Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpDatadW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | ori x11,x11,1   ;
             | sw x11,0(x12)   ;

exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-wsi-rfi-data Allowed
Histogram (2 states)
540   :>1:x5=0; 1:x10=2; x=1; z=2;
460   :>1:x5=0; 1:x10=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=f8f8dffc3fd5f56f1d84690eb46219bb
Cycle=Rfi DpDatadW Wse Fence.rw.rwdWW Rfe DpCtrldW Wsi
Relax S+fence.rw.rw+ctrl-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpDatadW Wse
Observation S+fence.rw.rw+ctrl-wsi-rfi-data Never 0 1000
Time S+fence.rw.rw+ctrl-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/S+fence.rw.rw+ctrl-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.rw.rw+ctrl-wsi-rfi-ctrl
"Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpCtrldW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x11=x;}
 P0          | P1              ;
 sw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | bne x10,x0,LC01 ;
             | LC01:           ;
             | sw x7,0(x11)    ;

exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	sw s1,0(a2)
#START _litmus_P0
	sw s3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test S+fence.rw.rw+ctrl-wsi-rfi-ctrl Allowed
Histogram (2 states)
554   :>1:x5=0; 1:x10=2; x=1; z=2;
446   :>1:x5=0; 1:x10=2; x=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ z=2 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=d13b34bf072b1de1d3669db0d94b773a
Cycle=Rfi DpCtrldW Wse Fence.rw.rwdWW Rfe DpCtrldW Wsi
Relax S+fence.rw.rw+ctrl-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe Wse Fence.rw.rwdWW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.rw.rwdWW Rfe DpCtrldW Wsi Rfi DpCtrldW Wse
Observation S+fence.rw.rw+ctrl-wsi-rfi-ctrl Never 0 1000
Time S+fence.rw.rw+ctrl-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+fence.rw.rw+ctrl-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-wsi-rfi-addr
"Fence.rw.rwdRW Rfe DpCtrldW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | add x13,x12,x11 ;
             | sw x7,0(x13)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s1,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-wsi-rfi-addr Allowed
Histogram (3 states)
989   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
9     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
2     :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=15dac085b46883e53ae72e5d7fad684e
Cycle=Rfi DpAddrdW Rfe Fence.rw.rwdRW Rfe DpCtrldW Wsi
Relax LB+fence.rw.rw+ctrl-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe Fence.rw.rwdRW DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldW Wsi Rfi DpAddrdW Rfe
Observation LB+fence.rw.rw+ctrl-wsi-rfi-addr Never 0 1000
Time LB+fence.rw.rw+ctrl-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+fence.rw.rw+ctrl-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-wsi-rfi-data
"Fence.rw.rwdRW Rfe DpCtrldW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | xor x11,x10,x10 ;
             | ori x11,x11,1   ;
             | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-wsi-rfi-data Allowed
Histogram (3 states)
988   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
10    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
2     :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=e479d9a42d15a9a3c9f81a8bb4792ccc
Cycle=Rfi DpDatadW Rfe Fence.rw.rwdRW Rfe DpCtrldW Wsi
Relax LB+fence.rw.rw+ctrl-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe Fence.rw.rwdRW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldW Wsi Rfi DpDatadW Rfe
Observation LB+fence.rw.rw+ctrl-wsi-rfi-data Never 0 1000
Time LB+fence.rw.rw+ctrl-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+fence.rw.rw+ctrl-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.rw.rw+ctrl-wsi-rfi-ctrl
"Fence.rw.rwdRW Rfe DpCtrldW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x11=x;}
 P0          | P1              ;
 lw x5,0(x6) | lw x5,0(x6)     ;
 fence rw,rw | bne x5,x0,LC00  ;
 sw x7,0(x8) | LC00:           ;
             | sw x7,0(x8)     ;
             | sw x9,0(x8)     ;
             | lw x10,0(x8)    ;
             | bne x10,x0,LC01 ;
             | LC01:           ;
             | sw x7,0(x11)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	sw s1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	fence rw,rw
	sw s2,0(a4)
Test LB+fence.rw.rw+ctrl-wsi-rfi-ctrl Allowed
Histogram (3 states)
954   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
45    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
1     :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=be10f01f44b55a063c85493374e17e46
Cycle=Rfi DpCtrldW Rfe Fence.rw.rwdRW Rfe DpCtrldW Wsi
Relax LB+fence.rw.rw+ctrl-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe Fence.rw.rwdRW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe DpCtrldW Wsi Rfi DpCtrldW Rfe
Observation LB+fence.rw.rw+ctrl-wsi-rfi-ctrl Never 0 1000
Time LB+fence.rw.rw+ctrl-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+addr+ctrl-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-wsi-rfi-addr
"DpAddrdW Rfe DpCtrldW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 add x10,x9,x7 | LC00:           ;
 sw x8,0(x10)  | sw x7,0(x8)     ;
               | sw x9,0(x8)     ;
               | lw x10,0(x8)    ;
               | xor x11,x10,x10 ;
               | add x13,x12,x11 ;
               | sw x7,0(x13)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s1,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-wsi-rfi-addr Allowed
Histogram (3 states)
774   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
6     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
220   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=b238c4deccc6891797235c602fea3599
Cycle=Rfi DpAddrdW Rfe DpAddrdW Rfe DpCtrldW Wsi
Relax LB+addr+ctrl-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldW Wsi Rfi DpAddrdW Rfe
Observation LB+addr+ctrl-wsi-rfi-addr Never 0 1000
Time LB+addr+ctrl-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+addr+ctrl-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-wsi-rfi-data
"DpAddrdW Rfe DpCtrldW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 add x10,x9,x7 | LC00:           ;
 sw x8,0(x10)  | sw x7,0(x8)     ;
               | sw x9,0(x8)     ;
               | lw x10,0(x8)    ;
               | xor x11,x10,x10 ;
               | ori x11,x11,1   ;
               | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-wsi-rfi-data Allowed
Histogram (3 states)
812   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
10    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
178   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=9c1804f8fd8d4a61312d28fa429c3b0f
Cycle=Rfi DpDatadW Rfe DpAddrdW Rfe DpCtrldW Wsi
Relax LB+addr+ctrl-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldW Wsi Rfi DpDatadW Rfe
Observation LB+addr+ctrl-wsi-rfi-data Never 0 1000
Time LB+addr+ctrl-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+addr+ctrl-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+addr+ctrl-wsi-rfi-ctrl
"DpAddrdW Rfe DpCtrldW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=1; 0:x9=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x11=x;}
 P0            | P1              ;
 lw x5,0(x6)   | lw x5,0(x6)     ;
 xor x7,x5,x5  | bne x5,x0,LC00  ;
 add x10,x9,x7 | LC00:           ;
 sw x8,0(x10)  | sw x7,0(x8)     ;
               | sw x9,0(x8)     ;
               | lw x10,0(x8)    ;
               | bne x10,x0,LC01 ;
               | LC01:           ;
               | sw x7,0(x11)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	sw s1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a1,a3,a3
	add a2,a4,a1
	sw s0,0(a2)
Test LB+addr+ctrl-wsi-rfi-ctrl Allowed
Histogram (3 states)
941   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
1     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
58    :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=4253d77b7de32012a6c18765da5731f9
Cycle=Rfi DpCtrldW Rfe DpAddrdW Rfe DpCtrldW Wsi
Relax LB+addr+ctrl-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldW Wsi Rfi DpCtrldW Rfe
Observation LB+addr+ctrl-wsi-rfi-ctrl Never 0 1000
Time LB+addr+ctrl-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+data+ctrl-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-wsi-rfi-addr
"DpDatadW Rfe DpCtrldW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | bne x5,x0,LC00  ;
 ori x7,x7,1  | LC00:           ;
 sw x7,0(x8)  | sw x7,0(x8)     ;
              | sw x9,0(x8)     ;
              | lw x10,0(x8)    ;
              | xor x11,x10,x10 ;
              | add x13,x12,x11 ;
              | sw x7,0(x13)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s1,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-wsi-rfi-addr Allowed
Histogram (3 states)
767   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
73    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
160   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=cbcd0a70ab12d1418cf57c48cd3ce2cf
Cycle=Rfi DpAddrdW Rfe DpDatadW Rfe DpCtrldW Wsi
Relax LB+data+ctrl-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldW Wsi Rfi DpAddrdW Rfe
Observation LB+data+ctrl-wsi-rfi-addr Never 0 1000
Time LB+data+ctrl-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+data+ctrl-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-wsi-rfi-data
"DpDatadW Rfe DpCtrldW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | bne x5,x0,LC00  ;
 ori x7,x7,1  | LC00:           ;
 sw x7,0(x8)  | sw x7,0(x8)     ;
              | sw x9,0(x8)     ;
              | lw x10,0(x8)    ;
              | xor x11,x10,x10 ;
              | ori x11,x11,1   ;
              | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-wsi-rfi-data Allowed
Histogram (3 states)
720   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
4     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
276   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=5e25d6f8698199c5a73989cae4ce18cc
Cycle=Rfi DpDatadW Rfe DpDatadW Rfe DpCtrldW Wsi
Relax LB+data+ctrl-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldW Wsi Rfi DpDatadW Rfe
Observation LB+data+ctrl-wsi-rfi-data Never 0 1000
Time LB+data+ctrl-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+data+ctrl-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+data+ctrl-wsi-rfi-ctrl
"DpDatadW Rfe DpCtrldW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x11=x;}
 P0           | P1              ;
 lw x5,0(x6)  | lw x5,0(x6)     ;
 xor x7,x5,x5 | bne x5,x0,LC00  ;
 ori x7,x7,1  | LC00:           ;
 sw x7,0(x8)  | sw x7,0(x8)     ;
              | sw x9,0(x8)     ;
              | lw x10,0(x8)    ;
              | bne x10,x0,LC01 ;
              | LC01:           ;
              | sw x7,0(x11)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	sw s1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	xor a2,a3,a3
	ori a2,a2,1
	sw a2,0(a4)
Test LB+data+ctrl-wsi-rfi-ctrl Allowed
Histogram (3 states)
650   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
6     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
344   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=7b28c6a04a40b0eaa20d0ba19cead9bc
Cycle=Rfi DpCtrldW Rfe DpDatadW Rfe DpCtrldW Wsi
Relax LB+data+ctrl-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldW Wsi Rfi DpCtrldW Rfe
Observation LB+data+ctrl-wsi-rfi-ctrl Never 0 1000
Time LB+data+ctrl-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+ctrl+ctrl-wsi-rfi-addr.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-wsi-rfi-addr
"DpCtrldW Rfe DpCtrldW Wsi Rfi DpAddrdW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
                | sw x9,0(x8)     ;
                | lw x10,0(x8)    ;
                | xor x11,x10,x10 ;
                | add x13,x12,x11 ;
                | sw x7,0(x13)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t3,a0,a0
	add t1,a2,t3
	sw s1,0(t1)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-wsi-rfi-addr Allowed
Histogram (3 states)
618   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
10    :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
372   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=059f1ed99fb7325afb85f3d2e5398052
Cycle=Rfi DpAddrdW Rfe DpCtrldW Rfe DpCtrldW Wsi
Relax LB+ctrl+ctrl-wsi-rfi-addr No [Wsi,Rfi]
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldW Wsi Rfi DpAddrdW Rfe
Observation LB+ctrl+ctrl-wsi-rfi-addr Never 0 1000
Time LB+ctrl+ctrl-wsi-rfi-addr 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+ctrl+ctrl-wsi-rfi-data.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-wsi-rfi-data
"DpCtrldW Rfe DpCtrldW Wsi Rfi DpDatadW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x12=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
                | sw x9,0(x8)     ;
                | lw x10,0(x8)    ;
                | xor x11,x10,x10 ;
                | ori x11,x11,1   ;
                | sw x11,0(x12)   ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	xor t1,a0,a0
	ori t1,t1,1
	sw t1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-wsi-rfi-data Allowed
Histogram (3 states)
599   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
5     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
396   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=8019b4afa0636757c8ec26354df8eca7
Cycle=Rfi DpDatadW Rfe DpCtrldW Rfe DpCtrldW Wsi
Relax LB+ctrl+ctrl-wsi-rfi-data No [Wsi,Rfi]
Safe=Rfe DpDatadW DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldW Wsi Rfi DpDatadW Rfe
Observation LB+ctrl+ctrl-wsi-rfi-data Never 0 1000
Time LB+ctrl+ctrl-wsi-rfi-data 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/RELAX/Coi-Rfi/LB+ctrl+ctrl-wsi-rfi-ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+ctrl+ctrl-wsi-rfi-ctrl
"DpCtrldW Rfe DpCtrldW Wsi Rfi DpCtrldW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=z; 1:x9=2; 1:x11=x;}
 P0             | P1              ;
 lw x5,0(x6)    | lw x5,0(x6)     ;
 bne x5,x0,LC00 | bne x5,x0,LC01  ;
 LC00:          | LC01:           ;
 sw x7,0(x8)    | sw x7,0(x8)     ;
                | sw x9,0(x8)     ;
                | lw x10,0(x8)    ;
                | bne x10,x0,LC02 ;
                | LC02:           ;
                | sw x7,0(x11)    ;

exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	bne a1,x0,0f
0:
	sw s1,0(a3)
	sw s0,0(a3)
	lw a0,0(a3)
	bne a0,x0,1f
1:
	sw s1,0(a2)
#START _litmus_P0
	lw a3,0(a5)
	bne a3,x0,0f
0:
	sw s2,0(a4)
Test LB+ctrl+ctrl-wsi-rfi-ctrl Allowed
Histogram (3 states)
607   :>0:x5=0; 1:x5=0; 1:x10=2; z=2;
3     :>0:x5=1; 1:x5=0; 1:x10=2; z=2;
390   :>0:x5=0; 1:x5=1; 1:x10=2; z=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (z=2 /\ 0:x5=1 /\ 1:x5=1 /\ 1:x10=2) is NOT validated
Hash=e27f157f9037b58cf5871d8598c8aa01
Cycle=Rfi DpCtrldW Rfe DpCtrldW Rfe DpCtrldW Wsi
Relax LB+ctrl+ctrl-wsi-rfi-ctrl No [Wsi,Rfi]
Safe=Rfe DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=DpCtrldW Rfe DpCtrldW Wsi Rfi DpCtrldW Rfe
Observation LB+ctrl+ctrl-wsi-rfi-ctrl Never 0 1000
Time LB+ctrl+ctrl-wsi-rfi-ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/MP+po+poaqaq+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+po+poaqaq+NEW
"PodWW RfePAq PodRRAqAq FreAqP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1                    ;
 sw x5,0(x6) | amoor.w.aq x5,x0,(x6) ;
 sw x5,0(x7) | amoor.w.aq x7,x0,(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	amoor.w.aq a3,x0,(a5)
	amoor.w.aq a2,x0,(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test MP+po+poaqaq+NEW Allowed
Histogram (3 states)
1     :>1:x5=0; 1:x7=0;
482   :>1:x5=0; 1:x7=1;
517   :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=4108ab3697ec39b5d976b2a5f5881044
Cycle=PodWW RfePAq PodRRAqAq FreAqP
Relax MP+po+poaqaq+NEW No Aq
Safe=Rfe Fre PodWW PodRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWW RfePAq PodRRAqAq FreAqP
Observation MP+po+poaqaq+NEW Never 0 1000
Time MP+po+poaqaq+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/MP+po+poaqp+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+po+poaqp+NEW
"PodWW RfePAq PodRRAqP Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1                    ;
 sw x5,0(x6) | amoor.w.aq x5,x0,(x6) ;
 sw x5,0(x7) | lw x7,0(x8)           ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	amoor.w.aq a3,x0,(a5)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test MP+po+poaqp+NEW Allowed
Histogram (3 states)
141   :>1:x5=0; 1:x7=0;
352   :>1:x5=0; 1:x7=1;
507   :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=89a1f11e1187aada4fb3eab03f1d1ad5
Cycle=Fre PodWW RfePAq PodRRAqP
Relax MP+po+poaqp+NEW No Aq
Safe=Rfe Fre PodWW PodRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWW RfePAq PodRRAqP Fre
Observation MP+po+poaqp+NEW Never 0 1000
Time MP+po+poaqp+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/S+po+poaqp+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+po+poaqp+NEW
"PodWW RfePAq PodRWAqP Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1                    ;
 sw x5,0(x6) | amoor.w.aq x5,x0,(x6) ;
 sw x7,0(x8) | sw x7,0(x8)           ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	amoor.w.aq a3,x0,(a5)
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S+po+poaqp+NEW Allowed
Histogram (3 states)
505   :>1:x5=0; x=1;
493   :>1:x5=1; x=1;
2     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=4e77ceceddf29498ab0db8b4ed45b27e
Cycle=Wse PodWW RfePAq PodRWAqP
Relax S+po+poaqp+NEW No Aq
Safe=Rfe Wse PodWW PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW RfePAq PodRWAqP Wse
Observation S+po+poaqp+NEW Never 0 1000
Time S+po+poaqp+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/LB+poaqps+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+poaqps+NEW
"PodRWAqP RfePAq PodRWAqP RfePAq"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                    | P1                    ;
 amoor.w.aq x5,x0,(x6) | amoor.w.aq x5,x0,(x6) ;
 sw x7,0(x8)           | sw x7,0(x8)           ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	amoor.w.aq a3,x0,(a5)
	sw s2,0(a4)
#START _litmus_P1
	amoor.w.aq a3,x0,(a5)
	sw s2,0(a4)
Test LB+poaqps+NEW Allowed
Histogram (1 states)
1000  :>0:x5=0; 1:x5=0;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=c68320737a0f4420554ea0649bf0cc74
Cycle=RfePAq PodRWAqP RfePAq PodRWAqP
Relax LB+poaqps+NEW No Aq
Safe=Rfe PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PodRWAqP RfePAq PodRWAqP RfePAq
Observation LB+poaqps+NEW Never 0 1000
Time LB+poaqps+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/LB+po+poaqp+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+po+poaqp+NEW
"PodRW RfePAq PodRWAqP Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1                    ;
 lw x5,0(x6) | amoor.w.aq x5,x0,(x6) ;
 sw x7,0(x8) | sw x7,0(x8)           ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	sw s2,0(a4)
#START _litmus_P1
	amoor.w.aq a3,x0,(a5)
	sw s2,0(a4)
Test LB+po+poaqp+NEW Allowed
Histogram (2 states)
506   :>0:x5=0; 1:x5=0;
494   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=5084780f5142b7bc0456abe36d9494b0
Cycle=Rfe PodRW RfePAq PodRWAqP
Relax LB+po+poaqp+NEW No Aq
Safe=Rfe PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PodRW RfePAq PodRWAqP Rfe
Observation LB+po+poaqp+NEW Never 0 1000
Time LB+po+poaqp+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/SB+popaqs+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+popaqs+NEW
"PodWRPAq FreAqP PodWRPAq FreAqP"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0                    | P1                    ;
 sw x5,0(x6)           | sw x5,0(x6)           ;
 amoor.w.aq x7,x0,(x8) | amoor.w.aq x7,x0,(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	amoor.w.aq a3,x0,(a4)
#START _litmus_P1
	sw s2,0(a5)
	amoor.w.aq a3,x0,(a4)
Test SB+popaqs+NEW Allowed
Histogram (3 states)
57    :>0:x7=1; 1:x7=0;
69    :>0:x7=0; 1:x7=1;
874   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=82517ed4d8b46f4fc1c21850df921609
Cycle=PodWRPAq FreAqP PodWRPAq FreAqP
Relax SB+popaqs+NEW No Aq
Safe=Fre PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWRPAq FreAqP PodWRPAq FreAqP
Observation SB+popaqs+NEW Never 0 1000
Time SB+popaqs+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/SB+po+popaq+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+popaq+NEW
"PodWR Fre PodWRPAq FreAqP"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1                    ;
 sw x5,0(x6) | sw x5,0(x6)           ;
 lw x7,0(x8) | amoor.w.aq x7,x0,(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	amoor.w.aq a3,x0,(a4)
Test SB+po+popaq+NEW Allowed
Histogram (3 states)
11    *>0:x7=0; 1:x7=0;
1     :>0:x7=1; 1:x7=0;
988   :>0:x7=0; 1:x7=1;
Ok

Witnesses
Positive: 11, Negative: 989
Condition exists (0:x7=0 /\ 1:x7=0) is validated
Hash=f13597afeb2ef6bdda1dadefe90c37b1
Cycle=Fre PodWRPAq FreAqP PodWR
Relax SB+po+popaq+NEW Ok Aq
Safe=Fre PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR Fre PodWRPAq FreAqP
Observation SB+po+popaq+NEW Sometimes 11 989
Time SB+po+popaq+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/R+po+popaq+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+po+popaq+NEW
"PodWW Wse PodWRPAq FreAqP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1                    ;
 sw x5,0(x6) | sw x5,0(x6)           ;
 sw x5,0(x7) | amoor.w.aq x7,x0,(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	amoor.w.aq a3,x0,(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test R+po+popaq+NEW Allowed
Histogram (3 states)
276   :>1:x7=0; y=1;
229   :>1:x7=1; y=1;
495   :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=f82d402d0a53f2027b12413514bde180
Cycle=Wse PodWRPAq FreAqP PodWW
Relax R+po+popaq+NEW No Aq
Safe=Fre Wse PodWW PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWW Wse PodWRPAq FreAqP
Observation R+po+popaq+NEW Never 0 1000
Time R+po+popaq+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/MP+po+popaq+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+po+popaq+NEW
"PodWW Rfe PodRRPAq FreAqP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1                    ;
 sw x5,0(x6) | lw x5,0(x6)           ;
 sw x5,0(x7) | amoor.w.aq x7,x0,(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	amoor.w.aq a2,x0,(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test MP+po+popaq+NEW Allowed
Histogram (3 states)
239   :>1:x5=0; 1:x7=0;
524   :>1:x5=0; 1:x7=1;
237   :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=58635f03378e0fc13dee2dcd1119409b
Cycle=Rfe PodRRPAq FreAqP PodWW
Relax MP+po+popaq+NEW No Aq
Safe=Rfe Fre PodWW PodRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWW Rfe PodRRPAq FreAqP
Observation MP+po+popaq+NEW Never 0 1000
Time MP+po+popaq+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/SB+porlps+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+porlps+NEW
"PodWRRlP FrePRl PodWRRlP FrePRl"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0                      | P1                      ;
 amoswap.w.rl x0,x5,(x6) | amoswap.w.rl x0,x5,(x6) ;
 lw x7,0(x8)             | lw x7,0(x8)             ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	amoswap.w.rl x0,s2,(a5)
	lw a3,0(a4)
#START _litmus_P1
	amoswap.w.rl x0,s2,(a5)
	lw a3,0(a4)
Test SB+porlps+NEW Allowed
Histogram (3 states)
25    :>0:x7=1; 1:x7=0;
23    :>0:x7=0; 1:x7=1;
952   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=876a75c048cba812e348dd898695ec42
Cycle=FrePRl PodWRRlP FrePRl PodWRRlP
Relax SB+porlps+NEW No Rl
Safe=Fre PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWRRlP FrePRl PodWRRlP FrePRl
Observation SB+porlps+NEW Never 0 1000
Time SB+porlps+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/R+porlrl+porlp+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+porlrl+porlp+NEW
"PodWWRlRl WseRlRl PodWRRlP FrePRl"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0                      | P1                      ;
 amoswap.w.rl x0,x5,(x6) | amoswap.w.rl x0,x5,(x6) ;
 amoswap.w.rl x0,x5,(x7) | lw x7,0(x8)             ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	amoswap.w.rl x0,s2,(a5)
	lw a3,0(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s3,(a4)
Test R+porlrl+porlp+NEW Allowed
Histogram (3 states)
54    :>1:x7=0; y=1;
901   :>1:x7=1; y=1;
45    :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=1ba6d432ea33d8fa6c8732e3beb75795
Cycle=FrePRl PodWWRlRl WseRlRl PodWRRlP
Relax R+porlrl+porlp+NEW No Rl
Safe=Fre Wse PodWW PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWWRlRl WseRlRl PodWRRlP FrePRl
Observation R+porlrl+porlp+NEW Never 0 1000
Time R+porlrl+porlp+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/R+porlps+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+porlps+NEW
"PodWWRlP WsePRl PodWRRlP FrePRl"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0                      | P1                      ;
 amoswap.w.rl x0,x5,(x6) | amoswap.w.rl x0,x5,(x6) ;
 sw x5,0(x7)             | lw x7,0(x8)             ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	amoswap.w.rl x0,s2,(a5)
	lw a3,0(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	sw s3,0(a4)
Test R+porlps+NEW Allowed
Histogram (2 states)
487   :>1:x7=0; y=1;
513   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=cfbeba605d3ee154efbfb9e2a1c67358
Cycle=FrePRl PodWWRlP WsePRl PodWRRlP
Relax R+porlps+NEW No Rl
Safe=Fre Wse PodWW PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWWRlP WsePRl PodWRRlP FrePRl
Observation R+porlps+NEW Never 0 1000
Time R+porlps+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/SB+po+porlp+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+po+porlp+NEW
"PodWR FrePRl PodWRRlP Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1                      ;
 sw x5,0(x6) | amoswap.w.rl x0,x5,(x6) ;
 lw x7,0(x8) | lw x7,0(x8)             ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	lw a3,0(a4)
#START _litmus_P1
	amoswap.w.rl x0,s2,(a5)
	lw a3,0(a4)
Test SB+po+porlp+NEW Allowed
Histogram (3 states)
2     *>0:x7=0; 1:x7=0;
6     :>0:x7=1; 1:x7=0;
992   :>0:x7=0; 1:x7=1;
Ok

Witnesses
Positive: 2, Negative: 998
Condition exists (0:x7=0 /\ 1:x7=0) is validated
Hash=00762e834c0f9efc1107c24b485c2590
Cycle=Fre PodWR FrePRl PodWRRlP
Relax SB+po+porlp+NEW Ok Rl
Safe=Fre PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=PodWR FrePRl PodWRRlP Fre
Observation SB+po+porlp+NEW Sometimes 2 998
Time SB+po+porlp+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/R+porlrl+po+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+porlrl+po+NEW
"PodWWRlRl WseRlP PodWR FrePRl"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0                      | P1          ;
 amoswap.w.rl x0,x5,(x6) | sw x5,0(x6) ;
 amoswap.w.rl x0,x5,(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	lw a3,0(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s3,(a4)
Test R+porlrl+po+NEW Allowed
Histogram (2 states)
994   :>1:x7=0; y=1;
6     :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=c947b1d933ba64b26116151178f8b850
Cycle=PodWR FrePRl PodWWRlRl WseRlP
Relax R+porlrl+po+NEW No Rl
Safe=Fre Wse PodWW PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWWRlRl WseRlP PodWR FrePRl
Observation R+porlrl+po+NEW Never 0 1000
Time R+porlrl+po+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/R+porlp+po+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+porlp+po+NEW
"PodWWRlP Wse PodWR FrePRl"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0                      | P1          ;
 amoswap.w.rl x0,x5,(x6) | sw x5,0(x6) ;
 sw x5,0(x7)             | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	lw a3,0(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	sw s3,0(a4)
Test R+porlp+po+NEW Allowed
Histogram (3 states)
992   :>1:x7=0; y=1;
7     :>1:x7=1; y=1;
1     :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=c8f223cb41813372e0f9478f099821a5
Cycle=Wse PodWR FrePRl PodWWRlP
Relax R+porlp+po+NEW No Rl
Safe=Fre Wse PodWW PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWWRlP Wse PodWR FrePRl
Observation R+porlp+po+NEW Never 0 1000
Time R+porlp+po+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/MP+porlrl+po+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+porlrl+po+NEW
"PodWWRlRl RfeRlP PodRR FrePRl"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0                      | P1          ;
 amoswap.w.rl x0,x5,(x6) | lw x5,0(x6) ;
 amoswap.w.rl x0,x5,(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	lw a2,0(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s3,(a4)
Test MP+porlrl+po+NEW Allowed
Histogram (2 states)
998   :>1:x5=0; 1:x7=0;
2     :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=f2793aab82344fefdb71546004701e21
Cycle=PodRR FrePRl PodWWRlRl RfeRlP
Relax MP+porlrl+po+NEW No Rl
Safe=Rfe Fre PodWW PodRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWWRlRl RfeRlP PodRR FrePRl
Observation MP+porlrl+po+NEW Never 0 1000
Time MP+porlrl+po+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/MP+porlp+po+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+porlp+po+NEW
"PodWWRlP Rfe PodRR FrePRl"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0                      | P1          ;
 amoswap.w.rl x0,x5,(x6) | lw x5,0(x6) ;
 sw x5,0(x7)             | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	lw a2,0(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	sw s3,0(a4)
Test MP+porlp+po+NEW Allowed
Histogram (2 states)
981   :>1:x5=0; 1:x7=0;
19    :>1:x5=0; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=8a66410f696bc187227193a91de7dd99
Cycle=Rfe PodRR FrePRl PodWWRlP
Relax MP+porlp+po+NEW No Rl
Safe=Rfe Fre PodWW PodRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWWRlP Rfe PodRR FrePRl
Observation MP+porlp+po+NEW Never 0 1000
Time MP+porlp+po+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/2+2W+porlrls+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+porlrls+NEW
"PodWWRlRl WseRlRl PodWWRlRl WseRlRl"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 amoswap.w.rl x0,x5,(x6) | amoswap.w.rl x0,x5,(x6) ;
 amoswap.w.rl x0,x7,(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s2,(a4)
#START _litmus_P1
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s2,(a4)
Test 2+2W+porlrls+NEW Allowed
Histogram (3 states)
995   :>x=1; y=1;
2     :>x=2; y=1;
3     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=b085ec86ca9afe5a9d01e069223a3a72
Cycle=WseRlRl PodWWRlRl WseRlRl PodWWRlRl
Relax 2+2W+porlrls+NEW No Rl
Safe=Wse PodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWWRlRl WseRlRl PodWWRlRl WseRlRl
Observation 2+2W+porlrls+NEW Never 0 1000
Time 2+2W+porlrls+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/2+2W+porlp+porlrl+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+porlp+porlrl+NEW
"PodWWRlP WsePRl PodWWRlRl WseRlRl"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 amoswap.w.rl x0,x5,(x6) | amoswap.w.rl x0,x5,(x6) ;
 sw x7,0(x8)             | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	sw s2,0(a4)
#START _litmus_P1
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s2,(a4)
Test 2+2W+porlp+porlrl+NEW Allowed
Histogram (2 states)
521   :>x=1; y=1;
479   :>x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=cdefe890e000e679bb9f6a79b550373b
Cycle=WsePRl PodWWRlRl WseRlRl PodWWRlP
Relax 2+2W+porlp+porlrl+NEW No Rl
Safe=Wse PodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWWRlP WsePRl PodWWRlRl WseRlRl
Observation 2+2W+porlp+porlrl+NEW Never 0 1000
Time 2+2W+porlp+porlrl+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/R+poprl+porlp+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+poprl+porlp+NEW
"PodWWPRl WseRlRl PodWRRlP Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0                      | P1                      ;
 sw x5,0(x6)             | amoswap.w.rl x0,x5,(x6) ;
 amoswap.w.rl x0,x5,(x7) | lw x7,0(x8)             ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	amoswap.w.rl x0,s2,(a5)
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	amoswap.w.rl x0,s3,(a4)
Test R+poprl+porlp+NEW Allowed
Histogram (3 states)
12    :>1:x7=0; y=1;
964   :>1:x7=1; y=1;
24    :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=5a5a1b0ede0a94f191086c3a14381ab9
Cycle=Fre PodWWPRl WseRlRl PodWRRlP
Relax R+poprl+porlp+NEW No Rl
Safe=Fre Wse PodWW PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWWPRl WseRlRl PodWRRlP Fre
Observation R+poprl+porlp+NEW Never 0 1000
Time R+poprl+porlp+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/2+2W+poprl+porlrl+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+poprl+porlrl+NEW
"PodWWPRl WseRlRl PodWWRlRl WseRlP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 sw x5,0(x6)             | amoswap.w.rl x0,x5,(x6) ;
 amoswap.w.rl x0,x7,(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	amoswap.w.rl x0,s2,(a4)
#START _litmus_P1
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s2,(a4)
Test 2+2W+poprl+porlrl+NEW Allowed
Histogram (3 states)
972   :>x=1; y=1;
7     :>x=2; y=1;
21    :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=7bee6a13cd20ac6aae2b34168a28f08b
Cycle=PodWWPRl WseRlRl PodWWRlRl WseRlP
Relax 2+2W+poprl+porlrl+NEW No Rl
Safe=Wse PodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWWPRl WseRlRl PodWWRlRl WseRlP
Observation 2+2W+poprl+porlrl+NEW Never 0 1000
Time 2+2W+poprl+porlrl+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/2+2W+poprl+porlp+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+poprl+porlp+NEW
"PodWWPRl WseRlRl PodWWRlP Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 sw x5,0(x6)             | amoswap.w.rl x0,x5,(x6) ;
 amoswap.w.rl x0,x7,(x8) | sw x7,0(x8)             ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	amoswap.w.rl x0,s2,(a4)
#START _litmus_P1
	amoswap.w.rl x0,s3,(a5)
	sw s2,0(a4)
Test 2+2W+poprl+porlp+NEW Allowed
Histogram (3 states)
532   :>x=1; y=1;
1     :>x=2; y=1;
467   :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=6fd3b4ebd5900433883d8630b1ed6711
Cycle=Wse PodWWPRl WseRlRl PodWWRlP
Relax 2+2W+poprl+porlp+NEW No Rl
Safe=Wse PodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWWPRl WseRlRl PodWWRlP Wse
Observation 2+2W+poprl+porlp+NEW Never 0 1000
Time 2+2W+poprl+porlp+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/S+porlrl+poprl+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+porlrl+poprl+NEW
"PodWWRlRl RfeRlP PodRWPRl WseRlRl"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 amoswap.w.rl x0,x5,(x6) | lw x5,0(x6)             ;
 amoswap.w.rl x0,x7,(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	amoswap.w.rl x0,s2,(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s2,(a4)
Test S+porlrl+poprl+NEW Allowed
Histogram (3 states)
688   :>1:x5=0; x=1;
2     :>1:x5=1; x=1;
310   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=1ab8b35c57fcd35520686559472ba963
Cycle=PodRWPRl WseRlRl PodWWRlRl RfeRlP
Relax S+porlrl+poprl+NEW No Rl
Safe=Rfe Wse PodWW PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWWRlRl RfeRlP PodRWPRl WseRlRl
Observation S+porlrl+poprl+NEW Never 0 1000
Time S+porlrl+poprl+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/S+porlp+poprl+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+porlp+poprl+NEW
"PodWWRlP Rfe PodRWPRl WseRlRl"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 amoswap.w.rl x0,x5,(x6) | lw x5,0(x6)             ;
 sw x7,0(x8)             | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	amoswap.w.rl x0,s2,(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	sw s2,0(a4)
Test S+porlp+poprl+NEW Allowed
Histogram (2 states)
491   :>1:x5=0; x=1;
509   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=9742ad12766da9514ff955dd51226e66
Cycle=Rfe PodRWPRl WseRlRl PodWWRlP
Relax S+porlp+poprl+NEW No Rl
Safe=Rfe Wse PodWW PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWWRlP Rfe PodRWPRl WseRlRl
Observation S+porlp+poprl+NEW Never 0 1000
Time S+porlp+poprl+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/2+2W+porlps+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+porlps+NEW
"PodWWRlP WsePRl PodWWRlP WsePRl"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 amoswap.w.rl x0,x5,(x6) | amoswap.w.rl x0,x5,(x6) ;
 sw x7,0(x8)             | sw x7,0(x8)             ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	sw s2,0(a4)
#START _litmus_P1
	amoswap.w.rl x0,s3,(a5)
	sw s2,0(a4)
Test 2+2W+porlps+NEW Allowed
Histogram (3 states)
997   :>x=1; y=1;
2     :>x=2; y=1;
1     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=4570c3047960e986bdc0614c7b93f249
Cycle=WsePRl PodWWRlP WsePRl PodWWRlP
Relax 2+2W+porlps+NEW No Rl
Safe=Wse PodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWWRlP WsePRl PodWWRlP WsePRl
Observation 2+2W+porlps+NEW Never 0 1000
Time 2+2W+porlps+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/R+po+porlp+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+po+porlp+NEW
"PodWW WsePRl PodWRRlP Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1                      ;
 sw x5,0(x6) | amoswap.w.rl x0,x5,(x6) ;
 sw x5,0(x7) | lw x7,0(x8)             ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	amoswap.w.rl x0,s2,(a5)
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test R+po+porlp+NEW Allowed
Histogram (3 states)
188   :>1:x7=0; y=1;
332   :>1:x7=1; y=1;
480   :>1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=3336ad7ca4d9d72d5e14df167e7d78dd
Cycle=Fre PodWW WsePRl PodWRRlP
Relax R+po+porlp+NEW No Rl
Safe=Fre Wse PodWW PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWW WsePRl PodWRRlP Fre
Observation R+po+porlp+NEW Never 0 1000
Time R+po+porlp+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/2+2W+po+porlrl+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+po+porlrl+NEW
"PodWW WsePRl PodWWRlRl WseRlP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1                      ;
 sw x5,0(x6) | amoswap.w.rl x0,x5,(x6) ;
 sw x7,0(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
#START _litmus_P1
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s2,(a4)
Test 2+2W+po+porlrl+NEW Allowed
Histogram (3 states)
492   :>x=1; y=1;
10    :>x=2; y=1;
498   :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=3bf24bff82ba5f7f5108498522c4773e
Cycle=PodWW WsePRl PodWWRlRl WseRlP
Relax 2+2W+po+porlrl+NEW No Rl
Safe=Wse PodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWW WsePRl PodWWRlRl WseRlP
Observation 2+2W+po+porlrl+NEW Never 0 1000
Time 2+2W+po+porlrl+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/2+2W+po+porlp+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+po+porlp+NEW
"PodWW WsePRl PodWWRlP Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1                      ;
 sw x5,0(x6) | amoswap.w.rl x0,x5,(x6) ;
 sw x7,0(x8) | sw x7,0(x8)             ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
#START _litmus_P1
	amoswap.w.rl x0,s3,(a5)
	sw s2,0(a4)
Test 2+2W+po+porlp+NEW Allowed
Histogram (3 states)
498   :>x=1; y=1;
2     :>x=2; y=1;
500   :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=822bdb04c87854a65844850e92fb370b
Cycle=Wse PodWW WsePRl PodWWRlP
Relax 2+2W+po+porlp+NEW No Rl
Safe=Wse PodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWW WsePRl PodWWRlP Wse
Observation 2+2W+po+porlp+NEW Never 0 1000
Time 2+2W+po+porlp+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/S+porlrl+po+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+porlrl+po+NEW
"PodWWRlRl RfeRlP PodRW WsePRl"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1          ;
 amoswap.w.rl x0,x5,(x6) | lw x5,0(x6) ;
 amoswap.w.rl x0,x7,(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	amoswap.w.rl x0,s2,(a4)
Test S+porlrl+po+NEW Allowed
Histogram (2 states)
492   :>1:x5=0; x=1;
508   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=07f61f97899b4df7baca8dfc0ee6a87f
Cycle=PodRW WsePRl PodWWRlRl RfeRlP
Relax S+porlrl+po+NEW No Rl
Safe=Rfe Wse PodWW PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWWRlRl RfeRlP PodRW WsePRl
Observation S+porlrl+po+NEW Never 0 1000
Time S+porlrl+po+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/S+porlp+po+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+porlp+po+NEW
"PodWWRlP Rfe PodRW WsePRl"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1          ;
 amoswap.w.rl x0,x5,(x6) | lw x5,0(x6) ;
 sw x7,0(x8)             | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
#START _litmus_P0
	amoswap.w.rl x0,s3,(a5)
	sw s2,0(a4)
Test S+porlp+po+NEW Allowed
Histogram (2 states)
485   :>1:x5=0; x=1;
515   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=7e14ddd86371737cb85656a5cf8db365
Cycle=Rfe PodRW WsePRl PodWWRlP
Relax S+porlp+po+NEW No Rl
Safe=Rfe Wse PodWW PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWWRlP Rfe PodRW WsePRl
Observation S+porlp+po+NEW Never 0 1000
Time S+porlp+po+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/R+poprl+po+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+poprl+po+NEW
"PodWWPRl WseRlP PodWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0                      | P1          ;
 sw x5,0(x6)             | sw x5,0(x6) ;
 amoswap.w.rl x0,x5,(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	amoswap.w.rl x0,s3,(a4)
Test R+poprl+po+NEW Allowed
Histogram (3 states)
961   :>1:x7=0; y=1;
32    *>1:x7=0; y=2;
7     :>1:x7=1; y=2;
Ok

Witnesses
Positive: 32, Negative: 968
Condition exists (y=2 /\ 1:x7=0) is validated
Hash=e24124055453bb072c24123d325aff76
Cycle=Fre PodWWPRl WseRlP PodWR
Relax R+poprl+po+NEW Ok Rl
Safe=Fre Wse PodWW PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWWPRl WseRlP PodWR Fre
Observation R+poprl+po+NEW Sometimes 32 968
Time R+poprl+po+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/MP+poprl+po+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+poprl+po+NEW
"PodWWPRl RfeRlP PodRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0                      | P1          ;
 sw x5,0(x6)             | lw x5,0(x6) ;
 amoswap.w.rl x0,x5,(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	amoswap.w.rl x0,s3,(a4)
Test MP+poprl+po+NEW Allowed
Histogram (3 states)
992   :>1:x5=0; 1:x7=0;
2     :>1:x5=0; 1:x7=1;
6     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=c40b0dd9db57e9c0000e2650a082b081
Cycle=Fre PodWWPRl RfeRlP PodRR
Relax MP+poprl+po+NEW No Rl
Safe=Rfe Fre PodWW PodRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWWPRl RfeRlP PodRR Fre
Observation MP+poprl+po+NEW Never 0 1000
Time MP+poprl+po+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/2+2W+poprls+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+poprls+NEW
"PodWWPRl WseRlP PodWWPRl WseRlP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 sw x5,0(x6)             | sw x5,0(x6)             ;
 amoswap.w.rl x0,x7,(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	amoswap.w.rl x0,s2,(a4)
#START _litmus_P1
	sw s3,0(a5)
	amoswap.w.rl x0,s2,(a4)
Test 2+2W+poprls+NEW Allowed
Histogram (3 states)
885   :>x=1; y=1;
58    :>x=2; y=1;
57    :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=d637d1942e497b6e84e24bae60f82987
Cycle=PodWWPRl WseRlP PodWWPRl WseRlP
Relax 2+2W+poprls+NEW No Rl
Safe=Wse PodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWWPRl WseRlP PodWWPRl WseRlP
Observation 2+2W+poprls+NEW Never 0 1000
Time 2+2W+poprls+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/S+poprls+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+poprls+NEW
"PodWWPRl RfeRlP PodRWPRl WseRlP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 sw x5,0(x6)             | lw x5,0(x6)             ;
 amoswap.w.rl x0,x7,(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	amoswap.w.rl x0,s2,(a4)
#START _litmus_P0
	sw s3,0(a5)
	amoswap.w.rl x0,s2,(a4)
Test S+poprls+NEW Allowed
Histogram (3 states)
542   :>1:x5=0; x=1;
2     :>1:x5=1; x=1;
456   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=796916cac3bdada99db0b8d29925372c
Cycle=PodWWPRl RfeRlP PodRWPRl WseRlP
Relax S+poprls+NEW No Rl
Safe=Rfe Wse PodWW PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWWPRl RfeRlP PodRWPRl WseRlP
Observation S+poprls+NEW Never 0 1000
Time S+poprls+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/2+2W+po+poprl+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+po+poprl+NEW
"PodWW Wse PodWWPRl WseRlP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1                      ;
 sw x5,0(x6) | sw x5,0(x6)             ;
 sw x7,0(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	amoswap.w.rl x0,s2,(a4)
Test 2+2W+po+poprl+NEW Allowed
Histogram (3 states)
262   :>x=1; y=1;
265   :>x=2; y=1;
473   :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=ce74985bd67667c490e3edccb9072516
Cycle=Wse PodWWPRl WseRlP PodWW
Relax 2+2W+po+poprl+NEW No Rl
Safe=Wse PodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=PodWW Wse PodWWPRl WseRlP
Observation 2+2W+po+poprl+NEW Never 0 1000
Time 2+2W+po+poprl+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/S+poprl+po+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+poprl+po+NEW
"PodWWPRl RfeRlP PodRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1          ;
 sw x5,0(x6)             | lw x5,0(x6) ;
 amoswap.w.rl x0,x7,(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	amoswap.w.rl x0,s2,(a4)
Test S+poprl+po+NEW Allowed
Histogram (3 states)
508   :>1:x5=0; x=1;
1     :>1:x5=1; x=1;
491   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=2d2b1609ddcfaa2530dcf79dbf464d5d
Cycle=Wse PodWWPRl RfeRlP PodRW
Relax S+poprl+po+NEW No Rl
Safe=Rfe Wse PodWW PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWWPRl RfeRlP PodRW Wse
Observation S+poprl+po+NEW Never 0 1000
Time S+poprl+po+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/LB+poprls+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+poprls+NEW
"PodRWPRl RfeRlP PodRWPRl RfeRlP"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                      | P1                      ;
 lw x5,0(x6)             | lw x5,0(x6)             ;
 amoswap.w.rl x0,x7,(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	amoswap.w.rl x0,s2,(a4)
#START _litmus_P1
	lw a3,0(a5)
	amoswap.w.rl x0,s2,(a4)
Test LB+poprls+NEW Allowed
Histogram (3 states)
987   :>0:x5=0; 1:x5=0;
9     :>0:x5=1; 1:x5=0;
4     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=d109320999b7524f9977773a3f7688ab
Cycle=PodRWPRl RfeRlP PodRWPRl RfeRlP
Relax LB+poprls+NEW No Rl
Safe=Rfe PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PodRWPRl RfeRlP PodRWPRl RfeRlP
Observation LB+poprls+NEW Never 0 1000
Time LB+poprls+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/S+po+poprl+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+po+poprl+NEW
"PodWW Rfe PodRWPRl WseRlP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1                      ;
 sw x5,0(x6) | lw x5,0(x6)             ;
 sw x7,0(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	amoswap.w.rl x0,s2,(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S+po+poprl+NEW Allowed
Histogram (3 states)
541   :>1:x5=0; x=1;
229   :>1:x5=1; x=1;
230   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=b1acab845613645055222d8508a30918
Cycle=Rfe PodRWPRl WseRlP PodWW
Relax S+po+poprl+NEW No Rl
Safe=Rfe Wse PodWW PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW Rfe PodRWPRl WseRlP
Observation S+po+poprl+NEW Never 0 1000
Time S+po+poprl+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/AMO_X0_2_THREAD/LB+po+poprl+NEW.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+po+poprl+NEW
"PodRW Rfe PodRWPRl RfeRlP"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1                      ;
 lw x5,0(x6) | lw x5,0(x6)             ;
 sw x7,0(x8) | amoswap.w.rl x0,x7,(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	amoswap.w.rl x0,s2,(a4)
Test LB+po+poprl+NEW Allowed
Histogram (3 states)
735   :>0:x5=0; 1:x5=0;
3     :>0:x5=1; 1:x5=0;
262   :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=2a4c34edab11e969eefaa958db2da2a6
Cycle=Rfe PodRWPRl RfeRlP PodRW
Relax LB+po+poprl+NEW No Rl
Safe=Rfe PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=PodRW Rfe PodRWPRl RfeRlP
Observation LB+po+poprl+NEW Never 0 1000
Time LB+po+poprl+NEW 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/BASIC_2_THREAD/MP.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP
"PodWW Rfe PodRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test MP Allowed
Histogram (4 states)
546   :>1:x5=0; 1:x7=0;
2     *>1:x5=1; 1:x7=0;
444   :>1:x5=0; 1:x7=1;
8     :>1:x5=1; 1:x7=1;
Ok

Witnesses
Positive: 2, Negative: 998
Condition exists (1:x5=1 /\ 1:x7=0) is validated
Hash=2939da84098a543efdbb91e30585ab71
Cycle=Rfe PodRR Fre PodWW
Relax MP Ok 
Safe=Rfe Fre PodWW PodRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWW Rfe PodRR Fre
Observation MP Sometimes 2 998
Time MP 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/BASIC_2_THREAD/MP+po+ctrl.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+po+ctrl
"PodWW Rfe DpCtrldR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 sw x5,0(x7) | bne x5,x0,LC00 ;
             | LC00:          ;
             | lw x7,0(x8)    ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	bne a3,x0,0f
0:
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test MP+po+ctrl Allowed
Histogram (3 states)
536   :>1:x5=0; 1:x7=0;
454   :>1:x5=0; 1:x7=1;
10    :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=b87211810e0e589e410e05c78c203c57
Cycle=Rfe DpCtrldR Fre PodWW
Relax MP+po+ctrl No 
Safe=Rfe Fre PodWW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=PodWW Rfe DpCtrldR Fre
Observation MP+po+ctrl Never 0 1000
Time MP+po+ctrl 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/BASIC_2_THREAD/S.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S
"PodWW Rfe PodRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s2,0(a4)
Test S Allowed
Histogram (3 states)
583   :>1:x5=0; x=1;
11    :>1:x5=1; x=1;
406   :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=52418bca0e15fd5f9d464d05f12ef649
Cycle=Rfe PodRW Wse PodWW
Relax S No 
Safe=Rfe Wse PodWW PodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=PodWW Rfe PodRW Wse
Observation S Never 0 1000
Time S 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/BASIC_2_THREAD/R.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R
"PodWW Wse PodWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	sw s3,0(a4)
Test R Allowed
Histogram (4 states)
510   :>1:x7=0; y=1;
1     :>1:x7=1; y=1;
121   *>1:x7=0; y=2;
368   :>1:x7=1; y=2;
Ok

Witnesses
Positive: 121, Negative: 879
Condition exists (y=2 /\ 1:x7=0) is validated
Hash=12120a3e76b4eff4146cc459b65362fc
Cycle=Fre PodWW Wse PodWR
Relax R Ok 
Safe=Fre Wse PodWW PodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=PodWW Wse PodWR Fre
Observation R Sometimes 121 879
Time R 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsos
"Fence.tsodWW Rfe Fence.tsodRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence.tso   | fence.tso   ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	lw a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s3,0(a4)
Test MP+fence.tsos Allowed
Histogram (3 states)
31    :>1:x5=0; 1:x7=0;
968   :>1:x5=0; 1:x7=1;
1     :>1:x5=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (1:x5=1 /\ 1:x7=0) is NOT validated
Hash=8bc574b0163ad70d0ef60875b6604786
Cycle=Rfe Fence.tsodRR Fre Fence.tsodWW
Relax MP+fence.tsos No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWW Rfe Fence.tsodRR Fre
Observation MP+fence.tsos Never 0 1000
Time MP+fence.tsos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tso+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tso+fence.tsopx
"Fence.tsodWW Rfe Fence.tsodRRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=x;}
 P0          | P1               ;
 sw x5,0(x6) | lw x5,0(x6)      ;
 fence.tso   | fence.tso        ;
 sw x5,0(x7) | lr.w x8,0(x7)    ;
             | sc.w x9,x8,0(x7) ;

exists (x=1 /\ 1:x9=0 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,a1,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s3,0(a4)
Test MP+fence.tso+fence.tsopx Allowed
Histogram (2 states)
12    :>1:x5=0; 1:x8=0; 1:x9=0; x=1;
988   :>1:x5=0; 1:x8=1; 1:x9=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 1:x9=0 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=5e3c5e6d90ea324382e44eca4c268148
Cycle=Rfe Fence.tsodRRPX FreXP Fence.tsodWW
Relax MP+fence.tso+fence.tsopx No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWW Rfe Fence.tsodRRPX FreXP
Observation MP+fence.tso+fence.tsopx Never 0 1000
Time MP+fence.tso+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsos
"Fence.tsodWW Rfe Fence.tsodRW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | lw x5,0(x6) ;
 fence.tso   | fence.tso   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ 1:x5=1)
Generated assembler
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	sw s2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s2,0(a4)
Test S+fence.tsos Allowed
Histogram (2 states)
999   :>1:x5=0; x=1;
1     :>1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x5=1) is NOT validated
Hash=63875a6cb799e5cfd02bce5b865df738
Cycle=Rfe Fence.tsodRW Wse Fence.tsodWW
Relax S+fence.tsos No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWW Rfe Fence.tsodRW Wse
Observation S+fence.tsos Never 0 1000
Time S+fence.tsos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tso+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tso+fence.tsopx
"Fence.tsodWW Rfe Fence.tsodRWPX WseXP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0          | P1                ;
 sw x5,0(x6) | lw x5,0(x6)       ;
 fence.tso   | fence.tso         ;
 sw x7,0(x8) | lr.w x9,0(x7)     ;
             | sc.w x10,x8,0(x7) ;

exists (x=2 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s2,0(a4)
Test S+fence.tso+fence.tsopx Allowed
Histogram (3 states)
988   :>1:x5=0; 1:x9=2; 1:x10=0; x=1;
2     :>1:x5=1; 1:x9=2; 1:x10=0; x=1;
10    :>1:x5=0; 1:x9=0; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=3907ebfef2a99f240254ad40d7fe94ea
Cycle=Rfe Fence.tsodRWPX WseXP Fence.tsodWW
Relax S+fence.tso+fence.tsopx No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWW Rfe Fence.tsodRWPX WseXP
Observation S+fence.tso+fence.tsopx Never 0 1000
Time S+fence.tso+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsoxp+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsoxp+fence.tso
"Fence.tsodWWXP Rfe Fence.tsodRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence.tso   ;
 fence.tso        | lw x7,0(x8) ;
 sw x6,0(x9)      |             ;

exists (x=1 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,s0,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	lw a2,0(a4)
Test MP+fence.tsoxp+fence.tso Allowed
Histogram (2 states)
24    :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=0; x=1;
976   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x7=1; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=4eaaca5e93c00fcc06e408ad69ac267b
Cycle=Rfe Fence.tsodRR FrePX Fence.tsodWWXP
Relax MP+fence.tsoxp+fence.tso No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWXP Rfe Fence.tsodRR FrePX
Observation MP+fence.tsoxp+fence.tso Never 0 1000
Time MP+fence.tsoxp+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsoxp+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsoxp+fence.tsopx
"Fence.tsodWWXP Rfe Fence.tsodRRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x6=y; 1:x7=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence.tso        ;
 fence.tso        | lr.w x8,0(x7)    ;
 sw x6,0(x9)      | sc.w x9,x8,0(x7) ;

exists (x=1 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x9=0 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,a1,0(a4)
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,s0,0(a5)
	fence.tso
	sw s0,0(a4)
Test MP+fence.tsoxp+fence.tsopx Allowed
Histogram (2 states)
3     :>0:x7=0; 0:x8=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1;
997   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x8=1; 1:x9=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x9=0 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=36592391e37d99fd9e9c8ac9e0cdd27a
Cycle=Rfe Fence.tsodRRPX FreXX Fence.tsodWWXP
Relax MP+fence.tsoxp+fence.tsopx No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWXP Rfe Fence.tsodRRPX FreXX
Observation MP+fence.tsoxp+fence.tsopx Never 0 1000
Time MP+fence.tsoxp+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsoxp+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsoxp+fence.tso
"Fence.tsodWWXP Rfe Fence.tsodRW WsePX"
{0:x5=x; 0:x6=2; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | lw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence.tso   ;
 fence.tso        | sw x7,0(x8) ;
 sw x9,0(x10)     |             ;

exists (x=2 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	sw s2,0(a4)
Test S+fence.tsoxp+fence.tso Allowed
Histogram (2 states)
974   :>0:x7=0; 0:x8=0; 1:x5=0; x=1;
26    :>0:x7=1; 0:x8=0; 1:x5=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x5=1) is NOT validated
Hash=a5c99462845d31852ec972307dc55f08
Cycle=Rfe Fence.tsodRW WsePX Fence.tsodWWXP
Relax S+fence.tsoxp+fence.tso No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWXP Rfe Fence.tsodRW WsePX
Observation S+fence.tsoxp+fence.tso Never 0 1000
Time S+fence.tsoxp+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsoxp+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsoxp+fence.tsopx
"Fence.tsodWWXP Rfe Fence.tsodRWPX WseXX"
{0:x5=x; 0:x6=2; 0:x9=1; 0:x10=y; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0               | P1                ;
 lr.w x7,0(x5)    | lw x5,0(x6)       ;
 sc.w x8,x6,0(x5) | fence.tso         ;
 fence.tso        | lr.w x9,0(x7)     ;
 sw x9,0(x10)     | sc.w x10,x8,0(x7) ;

exists (x=2 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	sw s0,0(a4)
Test S+fence.tsoxp+fence.tsopx Allowed
Histogram (2 states)
998   :>0:x7=0; 0:x8=0; 1:x5=0; 1:x9=2; 1:x10=0; x=1;
2     :>0:x7=1; 0:x8=0; 1:x5=0; 1:x9=0; 1:x10=0; x=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=b1512d7971074dc528d0c4891d53bf5a
Cycle=Rfe Fence.tsodRWPX WseXX Fence.tsodWWXP
Relax S+fence.tsoxp+fence.tsopx No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWXP Rfe Fence.tsodRWPX WseXX
Observation S+fence.tsoxp+fence.tsopx Never 0 1000
Time S+fence.tsoxp+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tsos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tsos
"Fence.tsodRW Rfe Fence.tsodRW Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 lw x5,0(x6) | lw x5,0(x6) ;
 fence.tso   | fence.tso   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (0:x5=1 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lw a3,0(a5)
	fence.tso
	sw s2,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	sw s2,0(a4)
Test LB+fence.tsos Allowed
Histogram (3 states)
993   :>0:x5=0; 1:x5=0;
2     :>0:x5=1; 1:x5=0;
5     :>0:x5=0; 1:x5=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x5=1 /\ 1:x5=1) is NOT validated
Hash=39e01e116eda6cf63d6a06f84a97c4e4
Cycle=Rfe Fence.tsodRW Rfe Fence.tsodRW
Relax LB+fence.tsos No 
Safe=Rfe Fence.tsodRW
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRW Rfe Fence.tsodRW Rfe
Observation LB+fence.tsos Never 0 1000
Time LB+fence.tsos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tso+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tso+fence.tsopx
"Fence.tsodRW Rfe Fence.tsodRWPX RfeXP"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0          | P1                ;
 lw x5,0(x6) | lw x5,0(x6)       ;
 fence.tso   | fence.tso         ;
 sw x7,0(x8) | lr.w x9,0(x7)     ;
             | sc.w x10,x8,0(x7) ;

exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence.tso
	sw s2,0(a4)
Test LB+fence.tso+fence.tsopx Allowed
Histogram (3 states)
991   :>0:x5=0; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
4     :>0:x5=1; 1:x5=0; 1:x9=0; 1:x10=0; x=1;
5     :>0:x5=0; 1:x5=1; 1:x9=0; 1:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x5=1 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=72e0e2d351b67848762101716170a61d
Cycle=Rfe Fence.tsodRWPX RfeXP Fence.tsodRW
Relax LB+fence.tso+fence.tsopx No 
Safe=Rfe Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRW Rfe Fence.tsodRWPX RfeXP
Observation LB+fence.tso+fence.tsopx Never 0 1000
Time LB+fence.tso+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tso+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tso+fence.tsoxp
"Fence.tsodRW RfePX Fence.tsodRWXP Rfe"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0          | P1               ;
 lw x5,0(x6) | lr.w x6,0(x5)    ;
 fence.tso   | sc.w x7,x6,0(x5) ;
 sw x7,0(x8) | fence.tso        ;
             | sw x8,0(x9)      ;

exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P0
	lw a3,0(a5)
	fence.tso
	sw s2,0(a4)
Test LB+fence.tso+fence.tsoxp Allowed
Histogram (3 states)
950   :>0:x5=0; 1:x6=0; 1:x7=0; y=1;
1     :>0:x5=1; 1:x6=0; 1:x7=0; y=1;
49    :>0:x5=0; 1:x6=1; 1:x7=0; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x5=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=53f20050fbca86ac990e531f93e24812
Cycle=Rfe Fence.tsodRW RfePX Fence.tsodRWXP
Relax LB+fence.tso+fence.tsoxp No 
Safe=Rfe Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRW RfePX Fence.tsodRWXP Rfe
Observation LB+fence.tso+fence.tsoxp Never 0 1000
Time LB+fence.tso+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tsopx+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tsopx+fence.tsoxp
"Fence.tsodRWPX RfeXX Fence.tsodRWXP Rfe"
{0:x6=x; 0:x7=y; 0:x8=1; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0                | P1               ;
 lw x5,0(x6)       | lr.w x6,0(x5)    ;
 fence.tso         | sc.w x7,x6,0(x5) ;
 lr.w x9,0(x7)     | fence.tso        ;
 sc.w x10,x8,0(x7) | sw x8,0(x9)      ;

exists (y=1 /\ 0:x10=0 /\ 0:x5=1 /\ 0:x9=0 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	sw s0,0(a4)
Test LB+fence.tsopx+fence.tsoxp Allowed
Histogram (3 states)
993   :>0:x5=0; 0:x9=0; 0:x10=0; 1:x6=0; 1:x7=0; y=1;
1     :>0:x5=1; 0:x9=0; 0:x10=0; 1:x6=0; 1:x7=0; y=1;
6     :>0:x5=0; 0:x9=0; 0:x10=0; 1:x6=1; 1:x7=0; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x10=0 /\ 0:x5=1 /\ 0:x9=0 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=72465dbacd2ff035d9f20120d8a5a2c0
Cycle=Rfe Fence.tsodRWPX RfeXX Fence.tsodRWXP
Relax LB+fence.tsopx+fence.tsoxp No 
Safe=Rfe Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRWPX RfeXX Fence.tsodRWXP Rfe
Observation LB+fence.tsopx+fence.tsoxp Never 0 1000
Time LB+fence.tsopx+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsopx+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsopx+fence.tso
"Fence.tsodWWPX RfeXP Fence.tsodRR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x8=x;}
 P0               | P1          ;
 sw x5,0(x6)      | lw x5,0(x6) ;
 fence.tso        | fence.tso   ;
 lr.w x8,0(x7)    | lw x7,0(x8) ;
 sc.w x9,x5,0(x7) |             ;

exists (y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,s0,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	lw a2,0(a4)
Test MP+fence.tsopx+fence.tso Allowed
Histogram (2 states)
39    :>0:x8=0; 0:x9=0; 1:x5=0; 1:x7=0; y=1;
961   :>0:x8=0; 0:x9=0; 1:x5=0; 1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=bd5c8d8d905d87871e93d459667d5cfc
Cycle=Fre Fence.tsodWWPX RfeXP Fence.tsodRR
Relax MP+fence.tsopx+fence.tso No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWPX RfeXP Fence.tsodRR Fre
Observation MP+fence.tsopx+fence.tso Never 0 1000
Time MP+fence.tsopx+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsopxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsopxs
"Fence.tsodWWPX RfeXP Fence.tsodRRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x6=y; 1:x7=x;}
 P0               | P1               ;
 sw x5,0(x6)      | lw x5,0(x6)      ;
 fence.tso        | fence.tso        ;
 lr.w x8,0(x7)    | lr.w x8,0(x7)    ;
 sc.w x9,x5,0(x7) | sc.w x9,x8,0(x7) ;

exists (x=1 /\ y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x9=0 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lw a2,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,a1,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,s0,0(a4)
Test MP+fence.tsopxs Allowed
Histogram (3 states)
12    :>0:x8=0; 0:x9=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1; y=1;
986   :>0:x8=0; 0:x9=0; 1:x5=0; 1:x8=1; 1:x9=0; x=1; y=1;
2     :>0:x8=0; 0:x9=0; 1:x5=1; 1:x8=1; 1:x9=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x9=0 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=09b9e66be101e54f60a37987db46e63b
Cycle=Fence.tsodWWPX RfeXP Fence.tsodRRPX FreXP
Relax MP+fence.tsopxs No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWPX RfeXP Fence.tsodRRPX FreXP
Observation MP+fence.tsopxs Never 0 1000
Time MP+fence.tsopxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsopx+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsopx+fence.tso
"Fence.tsodWWPX RfeXP Fence.tsodRW Wse"
{0:x5=2; 0:x6=x; 0:x7=y; 0:x8=1; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                | P1          ;
 sw x5,0(x6)       | lw x5,0(x6) ;
 fence.tso         | fence.tso   ;
 lr.w x9,0(x7)     | sw x7,0(x8) ;
 sc.w x10,x8,0(x7) |             ;

exists (x=2 /\ y=1 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,s0,0(a4)
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	sw s2,0(a4)
Test S+fence.tsopx+fence.tso Allowed
Histogram (2 states)
913   :>0:x9=0; 0:x10=0; 1:x5=0; x=1; y=1;
87    :>0:x9=0; 0:x10=0; 1:x5=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x5=1) is NOT validated
Hash=85ff8d64ceb4b5c5bba0f699dc70eb79
Cycle=Wse Fence.tsodWWPX RfeXP Fence.tsodRW
Relax S+fence.tsopx+fence.tso No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWPX RfeXP Fence.tsodRW Wse
Observation S+fence.tsopx+fence.tso Never 0 1000
Time S+fence.tsopx+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsopxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsopxs
"Fence.tsodWWPX RfeXP Fence.tsodRWPX WseXP"
{0:x5=2; 0:x6=x; 0:x7=y; 0:x8=1; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0                | P1                ;
 sw x5,0(x6)       | lw x5,0(x6)       ;
 fence.tso         | fence.tso         ;
 lr.w x9,0(x7)     | lr.w x9,0(x7)     ;
 sc.w x10,x8,0(x7) | sc.w x10,x8,0(x7) ;

exists (x=2 /\ y=1 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lw a1,0(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,s0,0(a4)
Test S+fence.tsopxs Allowed
Histogram (3 states)
991   :>0:x9=0; 0:x10=0; 1:x5=0; 1:x9=2; 1:x10=0; x=1; y=1;
4     :>0:x9=0; 0:x10=0; 1:x5=1; 1:x9=2; 1:x10=0; x=1; y=1;
5     :>0:x9=0; 0:x10=0; 1:x5=0; 1:x9=0; 1:x10=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=17c6488bb4732975c9ad14472a108048
Cycle=Fence.tsodWWPX RfeXP Fence.tsodRWPX WseXP
Relax S+fence.tsopxs No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWPX RfeXP Fence.tsodRWPX WseXP
Observation S+fence.tsopxs Never 0 1000
Time S+fence.tsopxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsoxx+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsoxx+fence.tso
"Fence.tsodWWXX RfeXP Fence.tsodRR FrePX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x6=y; 1:x8=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | fence.tso   ;
 fence.tso         | lw x7,0(x8) ;
 lr.w x10,0(x9)    |             ;
 sc.w x11,x6,0(x9) |             ;

exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x5=1 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	lw a2,0(a4)
Test MP+fence.tsoxx+fence.tso Allowed
Histogram (2 states)
489   :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x5=0; 1:x7=0; x=1; y=1;
511   :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x5=0; 1:x7=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x5=1 /\ 1:x7=0) is NOT validated
Hash=3636ef864981c700efcef7eac5526dfd
Cycle=Fence.tsodRR FrePX Fence.tsodWWXX RfeXP
Relax MP+fence.tsoxx+fence.tso No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWXX RfeXP Fence.tsodRR FrePX
Observation MP+fence.tsoxx+fence.tso Never 0 1000
Time MP+fence.tsoxx+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsoxx+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsoxx+fence.tsopx
"Fence.tsodWWXX RfeXP Fence.tsodRRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x6=y; 1:x7=x;}
 P0                | P1               ;
 lr.w x7,0(x5)     | lw x5,0(x6)      ;
 sc.w x8,x6,0(x5)  | fence.tso        ;
 fence.tso         | lr.w x8,0(x7)    ;
 lr.w x10,0(x9)    | sc.w x9,x8,0(x7) ;
 sc.w x11,x6,0(x9) |                  ;

exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x9=0 /\ 1:x5=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lw a2,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,a1,0(a4)
Test MP+fence.tsoxx+fence.tsopx Allowed
Histogram (2 states)
7     :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x5=0; 1:x8=0; 1:x9=0; x=1; y=1;
993   :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x5=0; 1:x8=1; 1:x9=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x9=0 /\ 1:x5=1 /\ 1:x8=0) is NOT validated
Hash=ab92de4d7e414c70f3aae3b0301a6eeb
Cycle=Fence.tsodRRPX FreXX Fence.tsodWWXX RfeXP
Relax MP+fence.tsoxx+fence.tsopx No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWXX RfeXP Fence.tsodRRPX FreXX
Observation MP+fence.tsoxx+fence.tsopx Never 0 1000
Time MP+fence.tsoxx+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsoxx+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsoxx+fence.tso
"Fence.tsodWWXX RfeXP Fence.tsodRW WsePX"
{0:x5=x; 0:x6=2; 0:x9=y; 0:x10=1; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0                 | P1          ;
 lr.w x7,0(x5)      | lw x5,0(x6) ;
 sc.w x8,x6,0(x5)   | fence.tso   ;
 fence.tso          | sw x7,0(x8) ;
 lr.w x11,0(x9)     |             ;
 sc.w x12,x10,0(x9) |             ;

exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x5=1)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P1
	lw a3,0(a5)
	fence.tso
	sw s2,0(a4)
Test S+fence.tsoxx+fence.tso Allowed
Histogram (2 states)
509   :>0:x7=0; 0:x8=0; 0:x11=0; 0:x12=0; 1:x5=0; x=1; y=1;
491   :>0:x7=1; 0:x8=0; 0:x11=0; 0:x12=0; 1:x5=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x5=1) is NOT validated
Hash=2d04e283e5c60f70b19a4c14c650bfae
Cycle=Fence.tsodRW WsePX Fence.tsodWWXX RfeXP
Relax S+fence.tsoxx+fence.tso No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWXX RfeXP Fence.tsodRW WsePX
Observation S+fence.tsoxx+fence.tso Never 0 1000
Time S+fence.tsoxx+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsoxx+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsoxx+fence.tsopx
"Fence.tsodWWXX RfeXP Fence.tsodRWPX WseXX"
{0:x5=x; 0:x6=2; 0:x9=y; 0:x10=1; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0                 | P1                ;
 lr.w x7,0(x5)      | lw x5,0(x6)       ;
 sc.w x8,x6,0(x5)   | fence.tso         ;
 fence.tso          | lr.w x9,0(x7)     ;
 lr.w x11,0(x9)     | sc.w x10,x8,0(x7) ;
 sc.w x12,x10,0(x9) |                   ;

exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
Test S+fence.tsoxx+fence.tsopx Allowed
Histogram (2 states)
994   :>0:x7=0; 0:x8=0; 0:x11=0; 0:x12=0; 1:x5=0; 1:x9=2; 1:x10=0; x=1; y=1;
6     :>0:x7=1; 0:x8=0; 0:x11=0; 0:x12=0; 1:x5=0; 1:x9=0; 1:x10=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=d2a7a45a8e25d32807f5d199a8a93a7d
Cycle=Fence.tsodRWPX WseXX Fence.tsodWWXX RfeXP
Relax S+fence.tsoxx+fence.tsopx No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWXX RfeXP Fence.tsodRWPX WseXX
Observation S+fence.tsoxx+fence.tsopx Never 0 1000
Time S+fence.tsoxx+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tsopxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tsopxs
"Fence.tsodRWPX RfeXP Fence.tsodRWPX RfeXP"
{0:x6=x; 0:x7=y; 0:x8=1; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0                | P1                ;
 lw x5,0(x6)       | lw x5,0(x6)       ;
 fence.tso         | fence.tso         ;
 lr.w x9,0(x7)     | lr.w x9,0(x7)     ;
 sc.w x10,x8,0(x7) | sc.w x10,x8,0(x7) ;

exists (x=1 /\ y=1 /\ 0:x10=0 /\ 0:x5=1 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	lw a1,0(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
#START _litmus_P1
	lw a1,0(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
Test LB+fence.tsopxs Allowed
Histogram (2 states)
999   :>0:x5=0; 0:x9=0; 0:x10=0; 1:x5=0; 1:x9=0; 1:x10=0; x=1; y=1;
1     :>0:x5=0; 0:x9=0; 0:x10=0; 1:x5=1; 1:x9=0; 1:x10=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x10=0 /\ 0:x5=1 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x5=1 /\ 1:x9=0) is NOT validated
Hash=2af71bb87fe8dcc39a26254fdb53effb
Cycle=Fence.tsodRWPX RfeXP Fence.tsodRWPX RfeXP
Relax LB+fence.tsopxs No 
Safe=Rfe Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRWPX RfeXP Fence.tsodRWPX RfeXP
Observation LB+fence.tsopxs Never 0 1000
Time LB+fence.tsopxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tso+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tso+fence.tsoxx
"Fence.tsodRW RfePX Fence.tsodRWXX RfeXP"
{0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0          | P1                ;
 lw x5,0(x6) | lr.w x6,0(x5)     ;
 fence.tso   | sc.w x7,x6,0(x5)  ;
 sw x7,0(x8) | fence.tso         ;
             | lr.w x10,0(x8)    ;
             | sc.w x11,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	lw a3,0(a5)
	fence.tso
	sw s2,0(a4)
Test LB+fence.tso+fence.tsoxx Allowed
Histogram (2 states)
510   :>0:x5=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
490   :>0:x5=0; 1:x6=1; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x5=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=4067544975533f68e0e69e101315c054
Cycle=Fence.tsodRW RfePX Fence.tsodRWXX RfeXP
Relax LB+fence.tso+fence.tsoxx No 
Safe=Rfe Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRW RfePX Fence.tsodRWXX RfeXP
Observation LB+fence.tso+fence.tsoxx Never 0 1000
Time LB+fence.tso+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tsopx+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tsopx+fence.tsoxx
"Fence.tsodRWPX RfeXX Fence.tsodRWXX RfeXP"
{0:x6=x; 0:x7=y; 0:x8=1; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0                | P1                ;
 lw x5,0(x6)       | lr.w x6,0(x5)     ;
 fence.tso         | sc.w x7,x6,0(x5)  ;
 lr.w x9,0(x7)     | fence.tso         ;
 sc.w x10,x8,0(x7) | lr.w x10,0(x8)    ;
                   | sc.w x11,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x10=0 /\ 0:x5=1 /\ 0:x9=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	lw a1,0(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,s0,0(a3)
Test LB+fence.tsopx+fence.tsoxx Allowed
Histogram (2 states)
996   :>0:x5=0; 0:x9=0; 0:x10=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
4     :>0:x5=0; 0:x9=0; 0:x10=0; 1:x6=1; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x10=0 /\ 0:x5=1 /\ 0:x9=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=6e3bb93384b5321c8a1d140448a9bcf3
Cycle=Fence.tsodRWPX RfeXX Fence.tsodRWXX RfeXP
Relax LB+fence.tsopx+fence.tsoxx No 
Safe=Rfe Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRWPX RfeXX Fence.tsodRWXX RfeXP
Observation LB+fence.tsopx+fence.tsoxx Never 0 1000
Time LB+fence.tsopx+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tsos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tsos
"Fence.tsodWR Fre Fence.tsodWR Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.tso   | fence.tso   ;
 lw x7,0(x8) | lw x7,0(x8) ;

exists (0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s2,0(a5)
	fence.tso
	lw a3,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence.tso
	lw a3,0(a4)
Test SB+fence.tsos Allowed
Histogram (3 states)
3     :>0:x7=1; 1:x7=0;
6     :>0:x7=0; 1:x7=1;
991   :>0:x7=1; 1:x7=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x7=0 /\ 1:x7=0) is NOT validated
Hash=4d63bf35caec0ab5c3a94ea62666147d
Cycle=Fre Fence.tsodWR Fre Fence.tsodWR
Relax SB+fence.tsos No 
Safe=Fre Fence.tsodWR
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWR Fre Fence.tsodWR Fre
Observation SB+fence.tsos Never 0 1000
Time SB+fence.tsos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tso+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tso+fence.tsopx
"Fence.tsodWR Fre Fence.tsodWRPX FreXP"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=1; 1:x6=y; 1:x7=x;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 fence.tso   | fence.tso        ;
 lw x7,0(x8) | lr.w x8,0(x7)    ;
             | sc.w x9,x8,0(x7) ;

exists (x=1 /\ 0:x7=0 /\ 1:x9=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
#START _litmus_P0
	sw s2,0(a5)
	fence.tso
	lw a3,0(a4)
Test SB+fence.tso+fence.tsopx Allowed
Histogram (3 states)
1     :>0:x7=1; 1:x8=0; 1:x9=0; x=1;
10    :>0:x7=0; 1:x8=1; 1:x9=0; x=1;
989   :>0:x7=1; 1:x8=1; 1:x9=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x7=0 /\ 1:x9=0 /\ 1:x8=0) is NOT validated
Hash=f0204f675a893b20bf63beb36cce4117
Cycle=Fre Fence.tsodWRPX FreXP Fence.tsodWR
Relax SB+fence.tso+fence.tsopx No 
Safe=Fre Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWR Fre Fence.tsodWRPX FreXP
Observation SB+fence.tso+fence.tsopx Never 0 1000
Time SB+fence.tso+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsos
"Fence.tsodWW Wse Fence.tsodWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.tso   | fence.tso   ;
 sw x5,0(x7) | lw x7,0(x8) ;

exists (y=2 /\ 1:x7=0)
Generated assembler
#START _litmus_P1
	sw s2,0(a5)
	fence.tso
	lw a3,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s3,0(a4)
Test R+fence.tsos Allowed
Histogram (2 states)
12    :>1:x7=0; y=1;
988   :>1:x7=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x7=0) is NOT validated
Hash=19e64d9dc83e42ed7bce5273c95db86d
Cycle=Fre Fence.tsodWW Wse Fence.tsodWR
Relax R+fence.tsos No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWW Wse Fence.tsodWR Fre
Observation R+fence.tsos Never 0 1000
Time R+fence.tsos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsopx+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsopx+fence.tso
"Fence.tsodWWPX WseXP Fence.tsodWR Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0               | P1          ;
 sw x5,0(x6)      | sw x5,0(x6) ;
 fence.tso        | fence.tso   ;
 lr.w x8,0(x7)    | lw x7,0(x8) ;
 sc.w x9,x5,0(x7) |             ;

exists (y=2 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,s0,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence.tso
	lw a3,0(a4)
Test R+fence.tsopx+fence.tso Allowed
Histogram (3 states)
6     :>0:x8=2; 0:x9=0; 1:x7=0; y=1;
990   :>0:x8=2; 0:x9=0; 1:x7=1; y=1;
4     :>0:x8=0; 0:x9=0; 1:x7=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x7=0) is NOT validated
Hash=c30248d3faca6b2a26024ecdd39e8516
Cycle=Fre Fence.tsodWWPX WseXP Fence.tsodWR
Relax R+fence.tsopx+fence.tso No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWPX WseXP Fence.tsodWR Fre
Observation R+fence.tsopx+fence.tso Never 0 1000
Time R+fence.tsopx+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tso+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tso+fence.tsoxp
"Fence.tsodWR FrePX Fence.tsodWRXP Fre"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=y; 1:x6=1; 1:x10=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence.tso   | sc.w x8,x6,0(x5) ;
 lw x7,0(x8) | fence.tso        ;
             | lw x9,0(x10)     ;

exists (y=1 /\ 0:x7=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lw a7,0(a3)
#START _litmus_P0
	sw s2,0(a5)
	fence.tso
	lw a3,0(a4)
Test SB+fence.tso+fence.tsoxp Allowed
Histogram (3 states)
1     :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=0; y=1;
13    :>0:x7=0; 1:x7=0; 1:x8=0; 1:x9=1; y=1;
986   :>0:x7=1; 1:x7=0; 1:x8=0; 1:x9=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x7=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x9=0) is NOT validated
Hash=8838bbe584aa0032ea90b9b662ccb649
Cycle=Fre Fence.tsodWR FrePX Fence.tsodWRXP
Relax SB+fence.tso+fence.tsoxp No 
Safe=Fre Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWR FrePX Fence.tsodWRXP Fre
Observation SB+fence.tso+fence.tsoxp Never 0 1000
Time SB+fence.tso+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tsopx+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tsopx+fence.tsoxp
"Fence.tsodWRPX FreXX Fence.tsodWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x6=1; 1:x10=x;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 fence.tso        | sc.w x8,x6,0(x5) ;
 lr.w x8,0(x7)    | fence.tso        ;
 sc.w x9,x8,0(x7) | lw x9,0(x10)     ;

exists (y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
Test SB+fence.tsopx+fence.tsoxp Allowed
Histogram (3 states)
5     :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=0; y=1;
7     :>0:x8=0; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=1; y=1;
988   :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x9=0) is NOT validated
Hash=dc932fcc0834098f5a5128169f2a7e36
Cycle=Fre Fence.tsodWRPX FreXX Fence.tsodWRXP
Relax SB+fence.tsopx+fence.tsoxp No 
Safe=Fre Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWRPX FreXX Fence.tsodWRXP Fre
Observation SB+fence.tsopx+fence.tsoxp Never 0 1000
Time SB+fence.tsopx+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tso+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tso+fence.tsoxp
"Fence.tsodWW WsePX Fence.tsodWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x6=2; 1:x10=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence.tso   | sc.w x8,x6,0(x5) ;
 sw x5,0(x7) | fence.tso        ;
             | lw x9,0(x10)     ;

exists (y=2 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lw a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s3,0(a4)
Test R+fence.tso+fence.tsoxp Allowed
Histogram (2 states)
13    :>1:x7=0; 1:x8=0; 1:x9=0; y=1;
987   :>1:x7=0; 1:x8=0; 1:x9=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x9=0) is NOT validated
Hash=e5735bf758afa03542b805ec4e7387ad
Cycle=Fre Fence.tsodWW WsePX Fence.tsodWRXP
Relax R+fence.tso+fence.tsoxp No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWW WsePX Fence.tsodWRXP Fre
Observation R+fence.tso+fence.tsoxp Never 0 1000
Time R+fence.tso+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsopx+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsopx+fence.tsoxp
"Fence.tsodWWPX WseXX Fence.tsodWRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x6=2; 1:x10=x;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x7,0(x5)    ;
 fence.tso        | sc.w x8,x6,0(x5) ;
 lr.w x8,0(x7)    | fence.tso        ;
 sc.w x9,x5,0(x7) | lw x9,0(x10)     ;

exists (y=2 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lw a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,s0,0(a4)
Test R+fence.tsopx+fence.tsoxp Allowed
Histogram (3 states)
1     :>0:x8=2; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=0; y=1;
992   :>0:x8=2; 0:x9=0; 1:x7=0; 1:x8=0; 1:x9=1; y=1;
7     :>0:x8=0; 0:x9=0; 1:x7=1; 1:x8=0; 1:x9=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=2 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x9=0) is NOT validated
Hash=6b2219fdc68e5773946444ea9a3c6cd8
Cycle=Fre Fence.tsodWWPX WseXX Fence.tsodWRXP
Relax R+fence.tsopx+fence.tsoxp No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWPX WseXX Fence.tsodWRXP Fre
Observation R+fence.tsopx+fence.tsoxp Never 0 1000
Time R+fence.tsopx+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tso+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tso+fence.tsoxp
"Fence.tsodWW RfePX Fence.tsodRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x9=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 fence.tso   | sc.w x7,x6,0(x5) ;
 sw x5,0(x7) | fence.tso        ;
             | lw x8,0(x9)      ;

exists (y=1 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	lw a0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s3,0(a4)
Test MP+fence.tso+fence.tsoxp Allowed
Histogram (2 states)
38    :>1:x6=0; 1:x7=0; 1:x8=0; y=1;
962   :>1:x6=0; 1:x7=0; 1:x8=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x8=0) is NOT validated
Hash=6e323a01bf5cfb33949eb633f3c7dea2
Cycle=Fre Fence.tsodWW RfePX Fence.tsodRRXP
Relax MP+fence.tso+fence.tsoxp No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWW RfePX Fence.tsodRRXP Fre
Observation MP+fence.tso+fence.tsoxp Never 0 1000
Time MP+fence.tso+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsopx+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsopx+fence.tsoxp
"Fence.tsodWWPX RfeXX Fence.tsodRRXP Fre"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x9=x;}
 P0               | P1               ;
 sw x5,0(x6)      | lr.w x6,0(x5)    ;
 fence.tso        | sc.w x7,x6,0(x5) ;
 lr.w x8,0(x7)    | fence.tso        ;
 sc.w x9,x5,0(x7) | lw x8,0(x9)      ;

exists (y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	lw a0,0(a4)
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,s0,0(a4)
Test MP+fence.tsopx+fence.tsoxp Allowed
Histogram (2 states)
997   :>0:x8=0; 0:x9=0; 1:x6=0; 1:x7=0; 1:x8=1; y=1;
3     :>0:x8=0; 0:x9=0; 1:x6=1; 1:x7=0; 1:x8=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x8=0) is NOT validated
Hash=a3867439ce45ea8f3fd879a9a9ea3346
Cycle=Fre Fence.tsodWWPX RfeXX Fence.tsodRRXP
Relax MP+fence.tsopx+fence.tsoxp No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWPX RfeXX Fence.tsodRRXP Fre
Observation MP+fence.tsopx+fence.tsoxp Never 0 1000
Time MP+fence.tsopx+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tsopxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tsopxs
"Fence.tsodWRPX FreXP Fence.tsodWRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=1; 1:x6=y; 1:x7=x;}
 P0               | P1               ;
 sw x5,0(x6)      | sw x5,0(x6)      ;
 fence.tso        | fence.tso        ;
 lr.w x8,0(x7)    | lr.w x8,0(x7)    ;
 sc.w x9,x8,0(x7) | sc.w x9,x8,0(x7) ;

exists (x=1 /\ y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x9=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
Test SB+fence.tsopxs Allowed
Histogram (3 states)
2     :>0:x8=1; 0:x9=0; 1:x8=0; 1:x9=0; x=1; y=1;
7     :>0:x8=0; 0:x9=0; 1:x8=1; 1:x9=0; x=1; y=1;
991   :>0:x8=1; 0:x9=0; 1:x8=1; 1:x9=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x9=0 /\ 1:x8=0) is NOT validated
Hash=355738c9fbb65f2a147e25a0e124eb8f
Cycle=Fence.tsodWRPX FreXP Fence.tsodWRPX FreXP
Relax SB+fence.tsopxs No 
Safe=Fre Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWRPX FreXP Fence.tsodWRPX FreXP
Observation SB+fence.tsopxs Never 0 1000
Time SB+fence.tsopxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tso+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tso+fence.tsopx
"Fence.tsodWW Wse Fence.tsodWRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x7=x;}
 P0          | P1               ;
 sw x5,0(x6) | sw x5,0(x6)      ;
 fence.tso   | fence.tso        ;
 sw x5,0(x7) | lr.w x8,0(x7)    ;
             | sc.w x9,x8,0(x7) ;

exists (x=1 /\ y=2 /\ 1:x9=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s3,0(a4)
Test R+fence.tso+fence.tsopx Allowed
Histogram (1 states)
1000  :>1:x8=1; 1:x9=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 1:x9=0 /\ 1:x8=0) is NOT validated
Hash=60a21bfa13e7ab5ebc6af6d22568588a
Cycle=Wse Fence.tsodWRPX FreXP Fence.tsodWW
Relax R+fence.tso+fence.tsopx No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWW Wse Fence.tsodWRPX FreXP
Observation R+fence.tso+fence.tsopx Never 0 1000
Time R+fence.tso+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsopxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsopxs
"Fence.tsodWWPX WseXP Fence.tsodWRPX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=2; 1:x6=y; 1:x7=x;}
 P0               | P1               ;
 sw x5,0(x6)      | sw x5,0(x6)      ;
 fence.tso        | fence.tso        ;
 lr.w x8,0(x7)    | lr.w x8,0(x7)    ;
 sc.w x9,x5,0(x7) | sc.w x9,x8,0(x7) ;

exists (x=1 /\ y=2 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x9=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,s0,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
Test R+fence.tsopxs Allowed
Histogram (3 states)
3     :>0:x8=2; 0:x9=0; 1:x8=0; 1:x9=0; x=1; y=1;
990   :>0:x8=2; 0:x9=0; 1:x8=1; 1:x9=0; x=1; y=1;
7     :>0:x8=0; 0:x9=0; 1:x8=1; 1:x9=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x9=0 /\ 1:x8=0) is NOT validated
Hash=1296b82275859fc8d533a0e3fd64dd82
Cycle=Fence.tsodWWPX WseXP Fence.tsodWRPX FreXP
Relax R+fence.tsopxs No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWPX WseXP Fence.tsodWRPX FreXP
Observation R+fence.tsopxs Never 0 1000
Time R+fence.tsopxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tso+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tso+fence.tsoxx
"Fence.tsodWR FrePX Fence.tsodWRXX FreXP"
{0:x5=1; 0:x6=x; 0:x8=y; 1:x5=y; 1:x6=1; 1:x9=x;}
 P0          | P1                 ;
 sw x5,0(x6) | lr.w x7,0(x5)      ;
 fence.tso   | sc.w x8,x6,0(x5)   ;
 lw x7,0(x8) | fence.tso          ;
             | lr.w x10,0(x9)     ;
             | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=1 /\ 0:x7=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P0
	sw s2,0(a5)
	fence.tso
	lw a3,0(a4)
Test SB+fence.tso+fence.tsoxx Allowed
Histogram (3 states)
2     :>0:x7=1; 1:x7=0; 1:x8=0; 1:x10=0; 1:x11=0; x=1; y=1;
245   :>0:x7=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
753   :>0:x7=1; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x7=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0) is NOT validated
Hash=6f2569f934ff01fa0ad29184b249f9ed
Cycle=Fence.tsodWR FrePX Fence.tsodWRXX FreXP
Relax SB+fence.tso+fence.tsoxx No 
Safe=Fre Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWR FrePX Fence.tsodWRXX FreXP
Observation SB+fence.tso+fence.tsoxx Never 0 1000
Time SB+fence.tso+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tsopx+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tsopx+fence.tsoxx
"Fence.tsodWRPX FreXX Fence.tsodWRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x6=1; 1:x9=x;}
 P0               | P1                 ;
 sw x5,0(x6)      | lr.w x7,0(x5)      ;
 fence.tso        | sc.w x8,x6,0(x5)   ;
 lr.w x8,0(x7)    | fence.tso          ;
 sc.w x9,x8,0(x7) | lr.w x10,0(x9)     ;
                  | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
Test SB+fence.tsopx+fence.tsoxx Allowed
Histogram (2 states)
5     :>0:x8=0; 0:x9=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
995   :>0:x8=1; 0:x9=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0) is NOT validated
Hash=19b84c5d0813dbe3b949c50043d2b765
Cycle=Fence.tsodWRPX FreXX Fence.tsodWRXX FreXP
Relax SB+fence.tsopx+fence.tsoxx No 
Safe=Fre Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWRPX FreXX Fence.tsodWRXX FreXP
Observation SB+fence.tsopx+fence.tsoxx Never 0 1000
Time SB+fence.tsopx+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tso+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tso+fence.tsoxx
"Fence.tsodWW WsePX Fence.tsodWRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x6=2; 1:x9=x;}
 P0          | P1                 ;
 sw x5,0(x6) | lr.w x7,0(x5)      ;
 fence.tso   | sc.w x8,x6,0(x5)   ;
 sw x5,0(x7) | fence.tso          ;
             | lr.w x10,0(x9)     ;
             | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=2 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s3,0(a4)
Test R+fence.tso+fence.tsoxx Allowed
Histogram (2 states)
996   :>1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
4     :>1:x7=1; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0) is NOT validated
Hash=4df70ed1f57f62ff96a3705c3579776d
Cycle=Fence.tsodWW WsePX Fence.tsodWRXX FreXP
Relax R+fence.tso+fence.tsoxx No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWW WsePX Fence.tsodWRXX FreXP
Observation R+fence.tso+fence.tsoxx Never 0 1000
Time R+fence.tso+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsopx+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsopx+fence.tsoxx
"Fence.tsodWWPX WseXX Fence.tsodWRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x6=2; 1:x9=x;}
 P0               | P1                 ;
 sw x5,0(x6)      | lr.w x7,0(x5)      ;
 fence.tso        | sc.w x8,x6,0(x5)   ;
 lr.w x8,0(x7)    | fence.tso          ;
 sc.w x9,x5,0(x7) | lr.w x10,0(x9)     ;
                  | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=2 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,s0,0(a4)
Test R+fence.tsopx+fence.tsoxx Allowed
Histogram (3 states)
2     :>0:x8=2; 0:x9=0; 1:x7=0; 1:x8=0; 1:x10=0; 1:x11=0; x=1; y=1;
995   :>0:x8=2; 0:x9=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
3     :>0:x8=0; 0:x9=0; 1:x7=1; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0) is NOT validated
Hash=1027b10bb8932674fa362dbc738bfbc3
Cycle=Fence.tsodWWPX WseXX Fence.tsodWRXX FreXP
Relax R+fence.tsopx+fence.tsoxx No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWPX WseXX Fence.tsodWRXX FreXP
Observation R+fence.tsopx+fence.tsoxx Never 0 1000
Time R+fence.tsopx+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tso+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tso+fence.tsoxx
"Fence.tsodWW RfePX Fence.tsodRRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x8=x;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x6,0(x5)     ;
 fence.tso   | sc.w x7,x6,0(x5)  ;
 sw x5,0(x7) | fence.tso         ;
             | lr.w x9,0(x8)     ;
             | sc.w x10,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s3,0(a4)
Test MP+fence.tso+fence.tsoxx Allowed
Histogram (1 states)
1000  :>1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0) is NOT validated
Hash=3fb575f7cc8aa4ac16b44235cd576ffb
Cycle=Fence.tsodWW RfePX Fence.tsodRRXX FreXP
Relax MP+fence.tso+fence.tsoxx No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWW RfePX Fence.tsodRRXX FreXP
Observation MP+fence.tso+fence.tsoxx Never 0 1000
Time MP+fence.tso+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsopx+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsopx+fence.tsoxx
"Fence.tsodWWPX RfeXX Fence.tsodRRXX FreXP"
{0:x5=1; 0:x6=x; 0:x7=y; 1:x5=y; 1:x8=x;}
 P0               | P1                ;
 sw x5,0(x6)      | lr.w x6,0(x5)     ;
 fence.tso        | sc.w x7,x6,0(x5)  ;
 lr.w x8,0(x7)    | fence.tso         ;
 sc.w x9,x5,0(x7) | lr.w x9,0(x8)     ;
                  | sc.w x10,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P0
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,s0,0(a4)
Test MP+fence.tsopx+fence.tsoxx Allowed
Histogram (3 states)
1     :>0:x8=0; 0:x9=0; 1:x6=0; 1:x7=0; 1:x9=0; 1:x10=0; x=1; y=1;
998   :>0:x8=0; 0:x9=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=1; y=1;
1     :>0:x8=0; 0:x9=0; 1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x9=0 /\ 0:x8=0 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0) is NOT validated
Hash=610e66cfdad58b46902d468812720e63
Cycle=Fence.tsodWWPX RfeXX Fence.tsodRRXX FreXP
Relax MP+fence.tsopx+fence.tsoxx No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWPX RfeXX Fence.tsodRRXX FreXP
Observation MP+fence.tsopx+fence.tsoxx Never 0 1000
Time MP+fence.tsopx+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tsos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tsos
"Fence.tsodWW Wse Fence.tsodWW Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=1; 1:x8=x;}
 P0          | P1          ;
 sw x5,0(x6) | sw x5,0(x6) ;
 fence.tso   | fence.tso   ;
 sw x7,0(x8) | sw x7,0(x8) ;

exists (x=2 /\ y=2)
Generated assembler
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s2,0(a4)
#START _litmus_P1
	sw s3,0(a5)
	fence.tso
	sw s2,0(a4)
Test 2+2W+fence.tsos Allowed
Histogram (2 states)
999   :>x=1; y=1;
1     :>x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2) is NOT validated
Hash=afc3fc1218952157f4ea22774e489e4c
Cycle=Wse Fence.tsodWW Wse Fence.tsodWW
Relax 2+2W+fence.tsos No 
Safe=Wse Fence.tsodWW
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWW Wse Fence.tsodWW Wse
Observation 2+2W+fence.tsos Never 0 1000
Time 2+2W+fence.tsos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tso+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tso+fence.tsopx
"Fence.tsodWW Wse Fence.tsodWWPX WseXP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=2; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0          | P1                ;
 sw x5,0(x6) | sw x5,0(x6)       ;
 fence.tso   | fence.tso         ;
 sw x7,0(x8) | lr.w x9,0(x7)     ;
             | sc.w x10,x8,0(x7) ;

exists (x=2 /\ y=2 /\ 1:x10=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	sw s1,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,s0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s2,0(a4)
Test 2+2W+fence.tso+fence.tsopx Allowed
Histogram (2 states)
998   :>1:x9=2; 1:x10=0; x=1; y=1;
2     :>1:x9=0; 1:x10=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x10=0 /\ 1:x9=0) is NOT validated
Hash=16a7e401e783cf35c3058c218ca2ed27
Cycle=Wse Fence.tsodWWPX WseXP Fence.tsodWW
Relax 2+2W+fence.tso+fence.tsopx No 
Safe=Wse Fence.tsodWW X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWW Wse Fence.tsodWWPX WseXP
Observation 2+2W+fence.tso+fence.tsopx Never 0 1000
Time 2+2W+fence.tso+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsoxp+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsoxp+fence.tso
"Fence.tsodWWXP Wse Fence.tsodWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0               | P1          ;
 lr.w x7,0(x5)    | sw x5,0(x6) ;
 sc.w x8,x6,0(x5) | fence.tso   ;
 fence.tso        | lw x7,0(x8) ;
 sw x6,0(x9)      |             ;

exists (x=1 /\ y=2 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,s0,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P1
	sw s2,0(a5)
	fence.tso
	lw a3,0(a4)
Test R+fence.tsoxp+fence.tso Allowed
Histogram (2 states)
11    :>0:x7=0; 0:x8=0; 1:x7=0; x=1; y=1;
989   :>0:x7=0; 0:x8=0; 1:x7=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x7=0) is NOT validated
Hash=9aa73f019ae6241ebaa48bbabd432038
Cycle=Wse Fence.tsodWR FrePX Fence.tsodWWXP
Relax R+fence.tsoxp+fence.tso No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWXP Wse Fence.tsodWR FrePX
Observation R+fence.tsoxp+fence.tso Never 0 1000
Time R+fence.tsoxp+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsoxp+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsoxp+fence.tsopx
"Fence.tsodWWXP Wse Fence.tsodWRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x7=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | sw x5,0(x6)      ;
 sc.w x8,x6,0(x5) | fence.tso        ;
 fence.tso        | lr.w x8,0(x7)    ;
 sw x6,0(x9)      | sc.w x9,x8,0(x7) ;

exists (x=1 /\ y=2 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x9=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,s0,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P1
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
Test R+fence.tsoxp+fence.tsopx Allowed
Histogram (3 states)
2     :>0:x7=0; 0:x8=0; 1:x8=0; 1:x9=0; x=1; y=1;
995   :>0:x7=0; 0:x8=0; 1:x8=1; 1:x9=0; x=1; y=1;
3     :>0:x7=0; 0:x8=0; 1:x8=1; 1:x9=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x9=0 /\ 1:x8=0) is NOT validated
Hash=e4418c54d3d8da3e9d6043039597a0ef
Cycle=Wse Fence.tsodWRPX FreXX Fence.tsodWWXP
Relax R+fence.tsoxp+fence.tsopx No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWXP Wse Fence.tsodWRPX FreXX
Observation R+fence.tsoxp+fence.tsopx Never 0 1000
Time R+fence.tsoxp+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tso+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tso+fence.tsoxp
"Fence.tsodWW WsePX Fence.tsodWWXP Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x6=2; 1:x9=1; 1:x10=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x7,0(x5)    ;
 fence.tso   | sc.w x8,x6,0(x5) ;
 sw x7,0(x8) | fence.tso        ;
             | sw x9,0(x10)     ;

exists (x=2 /\ y=2 /\ 1:x8=0 /\ 1:x7=1)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s2,0(a4)
Test 2+2W+fence.tso+fence.tsoxp Allowed
Histogram (1 states)
1000  :>1:x7=0; 1:x8=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x8=0 /\ 1:x7=1) is NOT validated
Hash=8ae880d9a545403e7b77a6f929357772
Cycle=Wse Fence.tsodWW WsePX Fence.tsodWWXP
Relax 2+2W+fence.tso+fence.tsoxp No 
Safe=Wse Fence.tsodWW X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWW WsePX Fence.tsodWWXP Wse
Observation 2+2W+fence.tso+fence.tsoxp Never 0 1000
Time 2+2W+fence.tso+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tsopx+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tsopx+fence.tsoxp
"Fence.tsodWWPX WseXX Fence.tsodWWXP Wse"
{0:x5=2; 0:x6=x; 0:x7=y; 0:x8=1; 1:x5=y; 1:x6=2; 1:x9=1; 1:x10=x;}
 P0                | P1               ;
 sw x5,0(x6)       | lr.w x7,0(x5)    ;
 fence.tso         | sc.w x8,x6,0(x5) ;
 lr.w x9,0(x7)     | fence.tso        ;
 sc.w x10,x8,0(x7) | sw x9,0(x10)     ;

exists (x=2 /\ y=2 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x8=0 /\ 1:x7=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,s0,0(a4)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	sw s0,0(a4)
Test 2+2W+fence.tsopx+fence.tsoxp Allowed
Histogram (2 states)
990   :>0:x9=2; 0:x10=0; 1:x7=0; 1:x8=0; x=1; y=1;
10    :>0:x9=0; 0:x10=0; 1:x7=1; 1:x8=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x8=0 /\ 1:x7=1) is NOT validated
Hash=11fd64e64f8863debd7c43a32a24b532
Cycle=Wse Fence.tsodWWPX WseXX Fence.tsodWWXP
Relax 2+2W+fence.tsopx+fence.tsoxp No 
Safe=Wse Fence.tsodWW X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWWPX WseXX Fence.tsodWWXP Wse
Observation 2+2W+fence.tsopx+fence.tsoxp Never 0 1000
Time 2+2W+fence.tsopx+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tso+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tso+fence.tsoxp
"Fence.tsodWW RfePX Fence.tsodRWXP Wse"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0          | P1               ;
 sw x5,0(x6) | lr.w x6,0(x5)    ;
 fence.tso   | sc.w x7,x6,0(x5) ;
 sw x7,0(x8) | fence.tso        ;
             | sw x8,0(x9)      ;

exists (x=2 /\ y=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s2,0(a4)
Test S+fence.tso+fence.tsoxp Allowed
Histogram (2 states)
998   :>1:x6=0; 1:x7=0; x=1; y=1;
2     :>1:x6=1; 1:x7=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=4b38b9a18d2a9a58d4703ccbdd3f3424
Cycle=Wse Fence.tsodWW RfePX Fence.tsodRWXP
Relax S+fence.tso+fence.tsoxp No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWW RfePX Fence.tsodRWXP Wse
Observation S+fence.tso+fence.tsoxp Never 0 1000
Time S+fence.tso+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsopx+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsopx+fence.tsoxp
"Fence.tsodWWPX RfeXX Fence.tsodRWXP Wse"
{0:x5=2; 0:x6=x; 0:x7=y; 0:x8=1; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0                | P1               ;
 sw x5,0(x6)       | lr.w x6,0(x5)    ;
 fence.tso         | sc.w x7,x6,0(x5) ;
 lr.w x9,0(x7)     | fence.tso        ;
 sc.w x10,x8,0(x7) | sw x8,0(x9)      ;

exists (x=2 /\ y=1 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,s0,0(a4)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	sw s0,0(a4)
Test S+fence.tsopx+fence.tsoxp Allowed
Histogram (3 states)
997   :>0:x9=0; 0:x10=0; 1:x6=0; 1:x7=0; x=1; y=1;
1     :>0:x9=0; 0:x10=0; 1:x6=1; 1:x7=0; x=1; y=1;
2     :>0:x9=0; 0:x10=0; 1:x6=0; 1:x7=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=1f464f9294e8db10b1ef9fd238f7dfda
Cycle=Wse Fence.tsodWWPX RfeXX Fence.tsodRWXP
Relax S+fence.tsopx+fence.tsoxp No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWPX RfeXX Fence.tsodRWXP Wse
Observation S+fence.tsopx+fence.tsoxp Never 0 1000
Time S+fence.tsopx+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tsopxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tsopxs
"Fence.tsodWWPX WseXP Fence.tsodWWPX WseXP"
{0:x5=2; 0:x6=x; 0:x7=y; 0:x8=1; 1:x5=2; 1:x6=y; 1:x7=x; 1:x8=1;}
 P0                | P1                ;
 sw x5,0(x6)       | sw x5,0(x6)       ;
 fence.tso         | fence.tso         ;
 lr.w x9,0(x7)     | lr.w x9,0(x7)     ;
 sc.w x10,x8,0(x7) | sc.w x10,x8,0(x7) ;

exists (x=2 /\ y=2 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	sw s1,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,s0,0(a4)
#START _litmus_P1
	sw s1,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,s0,0(a4)
Test 2+2W+fence.tsopxs Allowed
Histogram (3 states)
996   :>0:x9=2; 0:x10=0; 1:x9=2; 1:x10=0; x=1; y=1;
2     :>0:x9=2; 0:x10=0; 1:x9=0; 1:x10=0; x=2; y=1;
2     :>0:x9=0; 0:x10=0; 1:x9=2; 1:x10=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x9=0) is NOT validated
Hash=ede38d42d5d64069d4485778a1c34901
Cycle=Fence.tsodWWPX WseXP Fence.tsodWWPX WseXP
Relax 2+2W+fence.tsopxs No 
Safe=Wse Fence.tsodWW X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWWPX WseXP Fence.tsodWWPX WseXP
Observation 2+2W+fence.tsopxs Never 0 1000
Time 2+2W+fence.tsopxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsoxx+fence.tso.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsoxx+fence.tso
"Fence.tsodWWXX WseXP Fence.tsodWR FrePX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x8=x;}
 P0                | P1          ;
 lr.w x7,0(x5)     | sw x5,0(x6) ;
 sc.w x8,x6,0(x5)  | fence.tso   ;
 fence.tso         | lw x7,0(x8) ;
 lr.w x10,0(x9)    |             ;
 sc.w x11,x6,0(x9) |             ;

exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x7=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	sw s2,0(a5)
	fence.tso
	lw a3,0(a4)
Test R+fence.tsoxx+fence.tso Allowed
Histogram (2 states)
244   :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x7=0; x=1; y=1;
756   :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x7=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x7=0) is NOT validated
Hash=0db89e0d6b964cf93ae762590d692256
Cycle=Fence.tsodWR FrePX Fence.tsodWWXX WseXP
Relax R+fence.tsoxx+fence.tso No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWXX WseXP Fence.tsodWR FrePX
Observation R+fence.tsoxx+fence.tso Never 0 1000
Time R+fence.tsoxx+fence.tso 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsoxx+fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsoxx+fence.tsopx
"Fence.tsodWWXX WseXP Fence.tsodWRPX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=2; 1:x6=y; 1:x7=x;}
 P0                | P1               ;
 lr.w x7,0(x5)     | sw x5,0(x6)      ;
 sc.w x8,x6,0(x5)  | fence.tso        ;
 fence.tso         | lr.w x8,0(x7)    ;
 lr.w x10,0(x9)    | sc.w x9,x8,0(x7) ;
 sc.w x11,x6,0(x9) |                  ;

exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x9=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	sw s0,0(a5)
	fence.tso
	lr.w a2,0(a4)
	sc.w a1,a2,0(a4)
Test R+fence.tsoxx+fence.tsopx Allowed
Histogram (2 states)
1     :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x8=0; 1:x9=0; x=1; y=1;
999   :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x8=1; 1:x9=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x9=0 /\ 1:x8=0) is NOT validated
Hash=5c3697d433b3423d0df990cf3ea4b336
Cycle=Fence.tsodWRPX FreXX Fence.tsodWWXX WseXP
Relax R+fence.tsoxx+fence.tsopx No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWXX WseXP Fence.tsodWRPX FreXX
Observation R+fence.tsoxx+fence.tsopx Never 0 1000
Time R+fence.tsoxx+fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tso+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tso+fence.tsoxx
"Fence.tsodWW WsePX Fence.tsodWWXX WseXP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x6=2; 1:x9=x; 1:x10=1;}
 P0          | P1                 ;
 sw x5,0(x6) | lr.w x7,0(x5)      ;
 fence.tso   | sc.w x8,x6,0(x5)   ;
 sw x7,0(x8) | fence.tso          ;
             | lr.w x11,0(x9)     ;
             | sc.w x12,x10,0(x9) ;

exists (x=2 /\ y=2 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s2,0(a4)
Test 2+2W+fence.tso+fence.tsoxx Allowed
Histogram (3 states)
998   :>1:x7=0; 1:x8=0; 1:x11=2; 1:x12=0; x=1; y=1;
1     :>1:x7=0; 1:x8=0; 1:x11=0; 1:x12=0; x=2; y=1;
1     :>1:x7=1; 1:x8=0; 1:x11=2; 1:x12=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0) is NOT validated
Hash=21db10f1c19b4aaff0bd9513870b848d
Cycle=Fence.tsodWW WsePX Fence.tsodWWXX WseXP
Relax 2+2W+fence.tso+fence.tsoxx No 
Safe=Wse Fence.tsodWW X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWW WsePX Fence.tsodWWXX WseXP
Observation 2+2W+fence.tso+fence.tsoxx Never 0 1000
Time 2+2W+fence.tso+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tsopx+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tsopx+fence.tsoxx
"Fence.tsodWWPX WseXX Fence.tsodWWXX WseXP"
{0:x5=2; 0:x6=x; 0:x7=y; 0:x8=1; 1:x5=y; 1:x6=2; 1:x9=x; 1:x10=1;}
 P0                | P1                 ;
 sw x5,0(x6)       | lr.w x7,0(x5)      ;
 fence.tso         | sc.w x8,x6,0(x5)   ;
 lr.w x9,0(x7)     | fence.tso          ;
 sc.w x10,x8,0(x7) | lr.w x11,0(x9)     ;
                   | sc.w x12,x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,s0,0(a4)
Test 2+2W+fence.tsopx+fence.tsoxx Allowed
Histogram (3 states)
993   :>0:x9=2; 0:x10=0; 1:x7=0; 1:x8=0; 1:x11=2; 1:x12=0; x=1; y=1;
1     :>0:x9=2; 0:x10=0; 1:x7=0; 1:x8=0; 1:x11=0; 1:x12=0; x=2; y=1;
6     :>0:x9=0; 0:x10=0; 1:x7=1; 1:x8=0; 1:x11=2; 1:x12=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0) is NOT validated
Hash=adee767bfe844fe0ee5e6a178ec7543e
Cycle=Fence.tsodWWPX WseXX Fence.tsodWWXX WseXP
Relax 2+2W+fence.tsopx+fence.tsoxx No 
Safe=Wse Fence.tsodWW X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWWPX WseXX Fence.tsodWWXX WseXP
Observation 2+2W+fence.tsopx+fence.tsoxx Never 0 1000
Time 2+2W+fence.tsopx+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tso+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tso+fence.tsoxx
"Fence.tsodWW RfePX Fence.tsodRWXX WseXP"
{0:x5=2; 0:x6=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0          | P1                ;
 sw x5,0(x6) | lr.w x6,0(x5)     ;
 fence.tso   | sc.w x7,x6,0(x5)  ;
 sw x7,0(x8) | fence.tso         ;
             | lr.w x10,0(x8)    ;
             | sc.w x11,x9,0(x8) ;

exists (x=2 /\ y=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	sw s3,0(a5)
	fence.tso
	sw s2,0(a4)
Test S+fence.tso+fence.tsoxx Allowed
Histogram (1 states)
1000  :>1:x6=0; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=dd4af381b3f67e80982ba0fb6acae66e
Cycle=Fence.tsodWW RfePX Fence.tsodRWXX WseXP
Relax S+fence.tso+fence.tsoxx No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWW RfePX Fence.tsodRWXX WseXP
Observation S+fence.tso+fence.tsoxx Never 0 1000
Time S+fence.tso+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsopx+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsopx+fence.tsoxx
"Fence.tsodWWPX RfeXX Fence.tsodRWXX WseXP"
{0:x5=2; 0:x6=x; 0:x7=y; 0:x8=1; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0                | P1                ;
 sw x5,0(x6)       | lr.w x6,0(x5)     ;
 fence.tso         | sc.w x7,x6,0(x5)  ;
 lr.w x9,0(x7)     | fence.tso         ;
 sc.w x10,x8,0(x7) | lr.w x10,0(x8)    ;
                   | sc.w x11,x9,0(x8) ;

exists (x=2 /\ y=1 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	sw s1,0(a5)
	fence.tso
	lr.w a1,0(a4)
	sc.w a0,s0,0(a4)
Test S+fence.tsopx+fence.tsoxx Allowed
Histogram (2 states)
998   :>0:x9=0; 0:x10=0; 1:x6=0; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
2     :>0:x9=0; 0:x10=0; 1:x6=1; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x10=0 /\ 0:x9=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=e9f83364eb1e8ad0bdeaaff7fb236334
Cycle=Fence.tsodWWPX RfeXX Fence.tsodRWXX WseXP
Relax S+fence.tsopx+fence.tsoxx No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWPX RfeXX Fence.tsodRWXX WseXP
Observation S+fence.tsopx+fence.tsoxx Never 0 1000
Time S+fence.tsopx+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsoxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsoxps
"Fence.tsodWWXP WsePX Fence.tsodWRXP FrePX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x6=2; 1:x10=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;
 fence.tso        | fence.tso        ;
 sw x6,0(x9)      | lw x9,0(x10)     ;

exists (x=1 /\ y=2 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lw a7,0(a3)
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,s0,0(a5)
	fence.tso
	sw s0,0(a4)
Test R+fence.tsoxps Allowed
Histogram (1 states)
1000  :>0:x7=0; 0:x8=0; 1:x7=0; 1:x8=0; 1:x9=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x9=0) is NOT validated
Hash=180a03ea2234e94bcf30768c29576cf1
Cycle=FrePX Fence.tsodWWXP WsePX Fence.tsodWRXP
Relax R+fence.tsoxps No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWXP WsePX Fence.tsodWRXP FrePX
Observation R+fence.tsoxps Never 0 1000
Time R+fence.tsoxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsoxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsoxps
"Fence.tsodWWXP RfePX Fence.tsodRRXP FrePX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x9=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x7,x6,0(x5) ;
 fence.tso        | fence.tso        ;
 sw x6,0(x9)      | lw x8,0(x9)      ;

exists (x=1 /\ y=1 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	lw a0,0(a4)
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,s0,0(a5)
	fence.tso
	sw s0,0(a4)
Test MP+fence.tsoxps Allowed
Histogram (2 states)
999   :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; 1:x8=1; x=1; y=1;
1     :>0:x7=0; 0:x8=0; 1:x6=1; 1:x7=0; 1:x8=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x8=0) is NOT validated
Hash=17f826255b5551c9a0cf9b01b0868e6e
Cycle=RfePX Fence.tsodRRXP FrePX Fence.tsodWWXP
Relax MP+fence.tsoxps No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWXP RfePX Fence.tsodRRXP FrePX
Observation MP+fence.tsoxps Never 0 1000
Time MP+fence.tsoxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsoxp+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsoxp+fence.tsoxx
"Fence.tsodWWXP WsePX Fence.tsodWRXX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x6=2; 1:x9=x;}
 P0               | P1                 ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)      ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5)   ;
 fence.tso        | fence.tso          ;
 sw x6,0(x9)      | lr.w x10,0(x9)     ;
                  | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=2 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,s0,0(a5)
	fence.tso
	sw s0,0(a4)
Test R+fence.tsoxp+fence.tsoxx Allowed
Histogram (3 states)
1     :>0:x7=0; 0:x8=0; 1:x7=0; 1:x8=0; 1:x10=0; 1:x11=0; x=1; y=1;
995   :>0:x7=0; 0:x8=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
4     :>0:x7=0; 0:x8=0; 1:x7=1; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0) is NOT validated
Hash=abe15f38b6547ca5bf9d986287432855
Cycle=WsePX Fence.tsodWRXX FreXX Fence.tsodWWXP
Relax R+fence.tsoxp+fence.tsoxx No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWXP WsePX Fence.tsodWRXX FreXX
Observation R+fence.tsoxp+fence.tsoxx Never 0 1000
Time R+fence.tsoxp+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsoxp+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsoxp+fence.tsoxx
"Fence.tsodWWXP RfePX Fence.tsodRRXX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x8=x;}
 P0               | P1                ;
 lr.w x7,0(x5)    | lr.w x6,0(x5)     ;
 sc.w x8,x6,0(x5) | sc.w x7,x6,0(x5)  ;
 fence.tso        | fence.tso         ;
 sw x6,0(x9)      | lr.w x9,0(x8)     ;
                  | sc.w x10,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,s0,0(a5)
	fence.tso
	sw s0,0(a4)
Test MP+fence.tsoxp+fence.tsoxx Allowed
Histogram (2 states)
998   :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=1; y=1;
2     :>0:x7=0; 0:x8=0; 1:x6=1; 1:x7=0; 1:x9=1; 1:x10=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x8=0 /\ 0:x7=0 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0) is NOT validated
Hash=8cb32495e0571d225ba2bf83eac985de
Cycle=RfePX Fence.tsodRRXX FreXX Fence.tsodWWXP
Relax MP+fence.tsoxp+fence.tsoxx No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWXP RfePX Fence.tsodRRXX FreXX
Observation MP+fence.tsoxp+fence.tsoxx Never 0 1000
Time MP+fence.tsoxp+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tsoxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tsoxps
"Fence.tsodWWXP WsePX Fence.tsodWWXP WsePX"
{0:x5=x; 0:x6=2; 0:x9=1; 0:x10=y; 1:x5=y; 1:x6=2; 1:x9=1; 1:x10=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;
 fence.tso        | fence.tso        ;
 sw x9,0(x10)     | sw x9,0(x10)     ;

exists (x=2 /\ y=2 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x8=0 /\ 1:x7=1)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	sw s0,0(a4)
Test 2+2W+fence.tsoxps Allowed
Histogram (1 states)
1000  :>0:x7=0; 0:x8=0; 1:x7=0; 1:x8=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x8=0 /\ 1:x7=1) is NOT validated
Hash=9f6906806921111805c530ded5591076
Cycle=WsePX Fence.tsodWWXP WsePX Fence.tsodWWXP
Relax 2+2W+fence.tsoxps No 
Safe=Wse Fence.tsodWW X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWWXP WsePX Fence.tsodWWXP WsePX
Observation 2+2W+fence.tsoxps Never 0 1000
Time 2+2W+fence.tsoxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsoxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsoxps
"Fence.tsodWWXP RfePX Fence.tsodRWXP WsePX"
{0:x5=x; 0:x6=2; 0:x9=1; 0:x10=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x7,x6,0(x5) ;
 fence.tso        | fence.tso        ;
 sw x9,0(x10)     | sw x8,0(x9)      ;

exists (x=2 /\ y=1 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	sw s0,0(a4)
Test S+fence.tsoxps Allowed
Histogram (1 states)
1000  :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=d9a6c1a15251716bc5c63e67a7209c4a
Cycle=RfePX Fence.tsodRWXP WsePX Fence.tsodWWXP
Relax S+fence.tsoxps No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWXP RfePX Fence.tsodRWXP WsePX
Observation S+fence.tsoxps Never 0 1000
Time S+fence.tsoxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tsoxp+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tsoxp+fence.tsoxx
"Fence.tsodWWXP WsePX Fence.tsodWWXX WseXX"
{0:x5=x; 0:x6=2; 0:x9=1; 0:x10=y; 1:x5=y; 1:x6=2; 1:x9=x; 1:x10=1;}
 P0               | P1                 ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)      ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5)   ;
 fence.tso        | fence.tso          ;
 sw x9,0(x10)     | lr.w x11,0(x9)     ;
                  | sc.w x12,x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	sw s0,0(a4)
Test 2+2W+fence.tsoxp+fence.tsoxx Allowed
Histogram (2 states)
997   :>0:x7=0; 0:x8=0; 1:x7=0; 1:x8=0; 1:x11=2; 1:x12=0; x=1; y=1;
3     :>0:x7=0; 0:x8=0; 1:x7=1; 1:x8=0; 1:x11=2; 1:x12=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0) is NOT validated
Hash=24cfd96d1881a75423d46feb2afbc22a
Cycle=WsePX Fence.tsodWWXX WseXX Fence.tsodWWXP
Relax 2+2W+fence.tsoxp+fence.tsoxx No 
Safe=Wse Fence.tsodWW X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWWXP WsePX Fence.tsodWWXX WseXX
Observation 2+2W+fence.tsoxp+fence.tsoxx Never 0 1000
Time 2+2W+fence.tsoxp+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsoxp+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsoxp+fence.tsoxx
"Fence.tsodWWXP RfePX Fence.tsodRWXX WseXX"
{0:x5=x; 0:x6=2; 0:x9=1; 0:x10=y; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0               | P1                ;
 lr.w x7,0(x5)    | lr.w x6,0(x5)     ;
 sc.w x8,x6,0(x5) | sc.w x7,x6,0(x5)  ;
 fence.tso        | fence.tso         ;
 sw x9,0(x10)     | lr.w x10,0(x8)    ;
                  | sc.w x11,x9,0(x8) ;

exists (x=2 /\ y=1 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	sw s0,0(a4)
Test S+fence.tsoxp+fence.tsoxx Allowed
Histogram (3 states)
997   :>0:x7=0; 0:x8=0; 1:x6=0; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
2     :>0:x7=0; 0:x8=0; 1:x6=1; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
1     :>0:x7=1; 0:x8=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x8=0 /\ 0:x7=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=df1017b9b0ca11148619fc404fef3b73
Cycle=RfePX Fence.tsodRWXX WseXX Fence.tsodWWXP
Relax S+fence.tsoxp+fence.tsoxx No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWXP RfePX Fence.tsodRWXX WseXX
Observation S+fence.tsoxp+fence.tsoxx Never 0 1000
Time S+fence.tsoxp+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tsoxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tsoxps
"Fence.tsodWRXP FrePX Fence.tsodWRXP FrePX"
{0:x5=x; 0:x6=1; 0:x10=y; 1:x5=y; 1:x6=1; 1:x10=x;}
 P0               | P1               ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5) ;
 fence.tso        | fence.tso        ;
 lw x9,0(x10)     | lw x9,0(x10)     ;

exists (x=1 /\ y=1 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x9=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lw a7,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lw a7,0(a3)
Test SB+fence.tsoxps Allowed
Histogram (2 states)
2     :>0:x7=0; 0:x8=0; 0:x9=1; 1:x7=0; 1:x8=0; 1:x9=0; x=1; y=1;
998   :>0:x7=0; 0:x8=0; 0:x9=1; 1:x7=0; 1:x8=0; 1:x9=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x9=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x9=0) is NOT validated
Hash=66d6ac98478b6f3e3ae3c4cf533d8f83
Cycle=FrePX Fence.tsodWRXP FrePX Fence.tsodWRXP
Relax SB+fence.tsoxps No 
Safe=Fre Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWRXP FrePX Fence.tsodWRXP FrePX
Observation SB+fence.tsoxps Never 0 1000
Time SB+fence.tsoxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tsoxp+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tsoxp+fence.tsoxx
"Fence.tsodWRXP FrePX Fence.tsodWRXX FreXX"
{0:x5=x; 0:x6=1; 0:x10=y; 1:x5=y; 1:x6=1; 1:x9=x;}
 P0               | P1                 ;
 lr.w x7,0(x5)    | lr.w x7,0(x5)      ;
 sc.w x8,x6,0(x5) | sc.w x8,x6,0(x5)   ;
 fence.tso        | fence.tso          ;
 lw x9,0(x10)     | lr.w x10,0(x9)     ;
                  | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=1 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x9=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lw a7,0(a3)
Test SB+fence.tsoxp+fence.tsoxx Allowed
Histogram (1 states)
1000  :>0:x7=0; 0:x8=0; 0:x9=1; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x9=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0) is NOT validated
Hash=cbbad6117c7094292b6d965209eecc25
Cycle=FrePX Fence.tsodWRXX FreXX Fence.tsodWRXP
Relax SB+fence.tsoxp+fence.tsoxx No 
Safe=Fre Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWRXP FrePX Fence.tsodWRXX FreXX
Observation SB+fence.tsoxp+fence.tsoxx Never 0 1000
Time SB+fence.tsoxp+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsoxx+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsoxx+fence.tsoxp
"Fence.tsodWWXX WseXX Fence.tsodWRXP FrePX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x6=2; 1:x10=x;}
 P0                | P1               ;
 lr.w x7,0(x5)     | lr.w x7,0(x5)    ;
 sc.w x8,x6,0(x5)  | sc.w x8,x6,0(x5) ;
 fence.tso         | fence.tso        ;
 lr.w x10,0(x9)    | lw x9,0(x10)     ;
 sc.w x11,x6,0(x9) |                  ;

exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lw a7,0(a3)
Test R+fence.tsoxx+fence.tsoxp Allowed
Histogram (2 states)
4     :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x7=0; 1:x8=0; 1:x9=0; x=1; y=1;
996   :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x7=0; 1:x8=0; 1:x9=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x9=0) is NOT validated
Hash=7d50068e1bcaf70d476a9791b800f674
Cycle=FrePX Fence.tsodWWXX WseXX Fence.tsodWRXP
Relax R+fence.tsoxx+fence.tsoxp No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWXX WseXX Fence.tsodWRXP FrePX
Observation R+fence.tsoxx+fence.tsoxp Never 0 1000
Time R+fence.tsoxx+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tsoxps.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tsoxps
"Fence.tsodRWXP RfePX Fence.tsodRWXP RfePX"
{0:x5=x; 0:x8=1; 0:x9=y; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0               | P1               ;
 lr.w x6,0(x5)    | lr.w x6,0(x5)    ;
 sc.w x7,x6,0(x5) | sc.w x7,x6,0(x5) ;
 fence.tso        | fence.tso        ;
 sw x8,0(x9)      | sw x8,0(x9)      ;

exists (x=1 /\ y=1 /\ 0:x7=0 /\ 0:x6=1 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	sw s0,0(a4)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	sw s0,0(a4)
Test LB+fence.tsoxps Allowed
Histogram (1 states)
1000  :>0:x6=0; 0:x7=0; 1:x6=0; 1:x7=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x7=0 /\ 0:x6=1 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=3ca1857ce3718f22acced0d423920032
Cycle=RfePX Fence.tsodRWXP RfePX Fence.tsodRWXP
Relax LB+fence.tsoxps No 
Safe=Rfe Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRWXP RfePX Fence.tsodRWXP RfePX
Observation LB+fence.tsoxps Never 0 1000
Time LB+fence.tsoxps 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsoxx+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsoxx+fence.tsoxp
"Fence.tsodWWXX RfeXX Fence.tsodRWXP WsePX"
{0:x5=x; 0:x6=2; 0:x9=y; 0:x10=1; 1:x5=y; 1:x8=1; 1:x9=x;}
 P0                 | P1               ;
 lr.w x7,0(x5)      | lr.w x6,0(x5)    ;
 sc.w x8,x6,0(x5)   | sc.w x7,x6,0(x5) ;
 fence.tso          | fence.tso        ;
 lr.w x11,0(x9)     | sw x8,0(x9)      ;
 sc.w x12,x10,0(x9) |                  ;

exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x7=0 /\ 1:x6=1)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	sw s0,0(a4)
Test S+fence.tsoxx+fence.tsoxp Allowed
Histogram (2 states)
996   :>0:x7=0; 0:x8=0; 0:x11=0; 0:x12=0; 1:x6=0; 1:x7=0; x=1; y=1;
4     :>0:x7=1; 0:x8=0; 0:x11=0; 0:x12=0; 1:x6=0; 1:x7=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x7=0 /\ 1:x6=1) is NOT validated
Hash=06e810505e250e531f7089ba6192523e
Cycle=WsePX Fence.tsodWWXX RfeXX Fence.tsodRWXP
Relax S+fence.tsoxx+fence.tsoxp No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWXX RfeXX Fence.tsodRWXP WsePX
Observation S+fence.tsoxx+fence.tsoxp Never 0 1000
Time S+fence.tsoxx+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tsoxp+fence.tsoxx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tsoxp+fence.tsoxx
"Fence.tsodRWXP RfePX Fence.tsodRWXX RfeXX"
{0:x5=x; 0:x8=1; 0:x9=y; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0               | P1                ;
 lr.w x6,0(x5)    | lr.w x6,0(x5)     ;
 sc.w x7,x6,0(x5) | sc.w x7,x6,0(x5)  ;
 fence.tso        | fence.tso         ;
 sw x8,0(x9)      | lr.w x10,0(x8)    ;
                  | sc.w x11,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x7=0 /\ 0:x6=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P0
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	sw s0,0(a4)
Test LB+fence.tsoxp+fence.tsoxx Allowed
Histogram (2 states)
999   :>0:x6=0; 0:x7=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
1     :>0:x6=1; 0:x7=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x7=0 /\ 0:x6=1 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=d52b861c0d990f38bea79fe1934d1f6e
Cycle=RfePX Fence.tsodRWXX RfeXX Fence.tsodRWXP
Relax LB+fence.tsoxp+fence.tsoxx No 
Safe=Rfe Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRWXP RfePX Fence.tsodRWXX RfeXX
Observation LB+fence.tsoxp+fence.tsoxx Never 0 1000
Time LB+fence.tsoxp+fence.tsoxx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsoxx+fence.tsoxp.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsoxx+fence.tsoxp
"Fence.tsodWWXX RfeXX Fence.tsodRRXP FrePX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x9=x;}
 P0                | P1               ;
 lr.w x7,0(x5)     | lr.w x6,0(x5)    ;
 sc.w x8,x6,0(x5)  | sc.w x7,x6,0(x5) ;
 fence.tso         | fence.tso        ;
 lr.w x10,0(x9)    | lw x8,0(x9)      ;
 sc.w x11,x6,0(x9) |                  ;

exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lr.w a2,0(a5)
	sc.w a1,a2,0(a5)
	fence.tso
	lw a0,0(a4)
Test MP+fence.tsoxx+fence.tsoxp Allowed
Histogram (2 states)
1     :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x6=0; 1:x7=0; 1:x8=0; x=1; y=1;
999   :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x6=0; 1:x7=0; 1:x8=1; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x8=0) is NOT validated
Hash=cd75ff49be87aed1380bbf0e92aeae6c
Cycle=FrePX Fence.tsodWWXX RfeXX Fence.tsodRRXP
Relax MP+fence.tsoxx+fence.tsoxp No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWXX RfeXX Fence.tsodRRXP FrePX
Observation MP+fence.tsoxx+fence.tsoxp Never 0 1000
Time MP+fence.tsoxx+fence.tsoxp 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/MP+fence.tsoxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV MP+fence.tsoxxs
"Fence.tsodWWXX RfeXX Fence.tsodRRXX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x8=x;}
 P0                | P1                ;
 lr.w x7,0(x5)     | lr.w x6,0(x5)     ;
 sc.w x8,x6,0(x5)  | sc.w x7,x6,0(x5)  ;
 fence.tso         | fence.tso         ;
 lr.w x10,0(x9)    | lr.w x9,0(x8)     ;
 sc.w x11,x6,0(x9) | sc.w x10,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
Test MP+fence.tsoxxs Allowed
Histogram (1 states)
1000  :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x6=0; 1:x7=0; 1:x9=1; 1:x10=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x10=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x9=0) is NOT validated
Hash=de41f3b8737e089471daf5495b14da66
Cycle=RfeXX Fence.tsodRRXX FreXX Fence.tsodWWXX
Relax MP+fence.tsoxxs No 
Safe=Rfe Fre Fence.tsodWW Fence.tsodRR X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Fr
Orig=Fence.tsodWWXX RfeXX Fence.tsodRRXX FreXX
Observation MP+fence.tsoxxs Never 0 1000
Time MP+fence.tsoxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/S+fence.tsoxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV S+fence.tsoxxs
"Fence.tsodWWXX RfeXX Fence.tsodRWXX WseXX"
{0:x5=x; 0:x6=2; 0:x9=y; 0:x10=1; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0                 | P1                ;
 lr.w x7,0(x5)      | lr.w x6,0(x5)     ;
 sc.w x8,x6,0(x5)   | sc.w x7,x6,0(x5)  ;
 fence.tso          | fence.tso         ;
 lr.w x11,0(x9)     | lr.w x10,0(x8)    ;
 sc.w x12,x10,0(x9) | sc.w x11,x9,0(x8) ;

exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
Test S+fence.tsoxxs Allowed
Histogram (3 states)
997   :>0:x7=0; 0:x8=0; 0:x11=0; 0:x12=0; 1:x6=0; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
2     :>0:x7=0; 0:x8=0; 0:x11=0; 0:x12=0; 1:x6=1; 1:x7=0; 1:x10=2; 1:x11=0; x=1; y=1;
1     :>0:x7=1; 0:x8=0; 0:x11=0; 0:x12=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=1 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=a46513934f17f272b0e0a1f08b524351
Cycle=RfeXX Fence.tsodRWXX WseXX Fence.tsodWWXX
Relax S+fence.tsoxxs No 
Safe=Rfe Wse Fence.tsodWW Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Ws
Orig=Fence.tsodWWXX RfeXX Fence.tsodRWXX WseXX
Observation S+fence.tsoxxs Never 0 1000
Time S+fence.tsoxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/LB+fence.tsoxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV LB+fence.tsoxxs
"Fence.tsodRWXX RfeXX Fence.tsodRWXX RfeXX"
{0:x5=x; 0:x8=y; 0:x9=1; 1:x5=y; 1:x8=x; 1:x9=1;}
 P0                | P1                ;
 lr.w x6,0(x5)     | lr.w x6,0(x5)     ;
 sc.w x7,x6,0(x5)  | sc.w x7,x6,0(x5)  ;
 fence.tso         | fence.tso         ;
 lr.w x10,0(x8)    | lr.w x10,0(x8)    ;
 sc.w x11,x9,0(x8) | sc.w x11,x9,0(x8) ;

exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x7=0 /\ 0:x6=1 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,a1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
Test LB+fence.tsoxxs Allowed
Histogram (2 states)
999   :>0:x6=0; 0:x7=0; 0:x10=0; 0:x11=0; 1:x6=0; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
1     :>0:x6=0; 0:x7=0; 0:x10=0; 0:x11=0; 1:x6=1; 1:x7=0; 1:x10=0; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x7=0 /\ 0:x6=1 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x7=0 /\ 1:x6=1 /\ 1:x10=0) is NOT validated
Hash=c81496a4bc1978c3bc2c9360d69f9b52
Cycle=RfeXX Fence.tsodRWXX RfeXX Fence.tsodRWXX
Relax LB+fence.tsoxxs No 
Safe=Rfe Fence.tsodRW X
Generator=diy7 (version 7.51+4(dev))
Com=Rf Rf
Orig=Fence.tsodRWXX RfeXX Fence.tsodRWXX RfeXX
Observation LB+fence.tsoxxs Never 0 1000
Time LB+fence.tsoxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/SB+fence.tsoxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV SB+fence.tsoxxs
"Fence.tsodWRXX FreXX Fence.tsodWRXX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x6=1; 1:x9=x;}
 P0                 | P1                 ;
 lr.w x7,0(x5)      | lr.w x7,0(x5)      ;
 sc.w x8,x6,0(x5)   | sc.w x8,x6,0(x5)   ;
 fence.tso          | fence.tso          ;
 lr.w x10,0(x9)     | lr.w x10,0(x9)     ;
 sc.w x11,x10,0(x9) | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
Test SB+fence.tsoxxs Allowed
Histogram (2 states)
2     :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
998   :>0:x7=0; 0:x8=0; 0:x10=1; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=0 /\ 1:x10=0) is NOT validated
Hash=b04cb6136932162ec1abef68f598ff84
Cycle=FreXX Fence.tsodWRXX FreXX Fence.tsodWRXX
Relax SB+fence.tsoxxs No 
Safe=Fre Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Fence.tsodWRXX FreXX Fence.tsodWRXX FreXX
Observation SB+fence.tsoxxs Never 0 1000
Time SB+fence.tsoxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/R+fence.tsoxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV R+fence.tsoxxs
"Fence.tsodWWXX WseXX Fence.tsodWRXX FreXX"
{0:x5=x; 0:x6=1; 0:x9=y; 1:x5=y; 1:x6=2; 1:x9=x;}
 P0                | P1                 ;
 lr.w x7,0(x5)     | lr.w x7,0(x5)      ;
 sc.w x8,x6,0(x5)  | sc.w x8,x6,0(x5)   ;
 fence.tso         | fence.tso          ;
 lr.w x10,0(x9)    | lr.w x10,0(x9)     ;
 sc.w x11,x6,0(x9) | sc.w x11,x10,0(x9) ;

exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,s0,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s0,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a7,0(a3)
Test R+fence.tsoxxs Allowed
Histogram (3 states)
1     :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=0; 1:x11=0; x=1; y=1;
997   :>0:x7=0; 0:x8=0; 0:x10=2; 0:x11=0; 1:x7=0; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=1;
2     :>0:x7=0; 0:x8=0; 0:x10=0; 0:x11=0; 1:x7=1; 1:x8=0; 1:x10=1; 1:x11=0; x=1; y=2;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=2 /\ 0:x11=0 /\ 0:x8=0 /\ 0:x7=0 /\ 0:x10=0 /\ 1:x11=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x10=0) is NOT validated
Hash=a480c5339eee03de6ff352dfe219d0c1
Cycle=FreXX Fence.tsodWWXX WseXX Fence.tsodWRXX
Relax R+fence.tsoxxs No 
Safe=Fre Wse Fence.tsodWW Fence.tsodWR X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Fr
Orig=Fence.tsodWWXX WseXX Fence.tsodWRXX FreXX
Observation R+fence.tsoxxs Never 0 1000
Time R+fence.tsoxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/2/2+2W+fence.tsoxxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV 2+2W+fence.tsoxxs
"Fence.tsodWWXX WseXX Fence.tsodWWXX WseXX"
{0:x5=x; 0:x6=2; 0:x9=y; 0:x10=1; 1:x5=y; 1:x6=2; 1:x9=x; 1:x10=1;}
 P0                 | P1                 ;
 lr.w x7,0(x5)      | lr.w x7,0(x5)      ;
 sc.w x8,x6,0(x5)   | sc.w x8,x6,0(x5)   ;
 fence.tso          | fence.tso          ;
 lr.w x11,0(x9)     | lr.w x11,0(x9)     ;
 sc.w x12,x10,0(x9) | sc.w x12,x10,0(x9) ;

exists (x=2 /\ y=2 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0)
Generated assembler
#START _litmus_P0
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
#START _litmus_P1
	lr.w a1,0(a5)
	sc.w a0,s1,0(a5)
	fence.tso
	lr.w a7,0(a3)
	sc.w t1,a4,0(a3)
Test 2+2W+fence.tsoxxs Allowed
Histogram (2 states)
999   :>0:x7=0; 0:x8=0; 0:x11=2; 0:x12=0; 1:x7=0; 1:x8=0; 1:x11=2; 1:x12=0; x=1; y=1;
1     :>0:x7=1; 0:x8=0; 0:x11=2; 0:x12=0; 1:x7=0; 1:x8=0; 1:x11=0; 1:x12=0; x=2; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=2 /\ y=2 /\ 0:x12=0 /\ 0:x8=0 /\ 0:x7=1 /\ 0:x11=0 /\ 1:x12=0 /\ 1:x8=0 /\ 1:x7=1 /\ 1:x11=0) is NOT validated
Hash=baaf57f799e35a4ce09268ab80784738
Cycle=WseXX Fence.tsodWWXX WseXX Fence.tsodWWXX
Relax 2+2W+fence.tsoxxs No 
Safe=Wse Fence.tsodWW X
Generator=diy7 (version 7.51+4(dev))
Com=Ws Ws
Orig=Fence.tsodWWXX WseXX Fence.tsodWWXX WseXX
Observation 2+2W+fence.tsoxxs Never 0 1000
Time 2+2W+fence.tsoxxs 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/RMW/RR+RR+rmw-fence.tsos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV RR+RR+rmw-fence.tsos
"Rmw Fence.tsodWR Hat Rmw Fence.tsodWR Hat"
{0:x5=x; 0:x7=1; 0:x9=y; 1:x5=y; 1:x7=1; 1:x9=x;}
 P0                   | P1                   ;
 amoswap.w x6,x7,(x5) | amoswap.w x6,x7,(x5) ;
 fence.tso            | fence.tso            ;
 lw x8,0(x9)          | lw x8,0(x9)          ;

exists (0:x6=0 /\ 0:x8=0 /\ 1:x6=0 /\ 1:x8=0)
Generated assembler
#START _litmus_P0
	amoswap.w a2,s0,(a5)
	fence.tso
	lw a1,0(a4)
#START _litmus_P1
	amoswap.w a2,s0,(a5)
	fence.tso
	lw a1,0(a4)
Test RR+RR+rmw-fence.tsos Allowed
Histogram (3 states)
1     :>0:x6=0; 0:x8=1; 1:x6=0; 1:x8=0;
3     :>0:x6=0; 0:x8=0; 1:x6=0; 1:x8=1;
996   :>0:x6=0; 0:x8=1; 1:x6=0; 1:x8=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (0:x6=0 /\ 0:x8=0 /\ 1:x6=0 /\ 1:x8=0) is NOT validated
Hash=9725c080015748d33362d55fa356bcff
Cycle=Hat Rmw Fence.tsodWR Hat Rmw Fence.tsodWR
Relax RR+RR+rmw-fence.tsos No [Rmw,Fence.tsodWR]
Safe=Hat
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rmw Fence.tsodWR Hat Rmw Fence.tsodWR Hat
Observation RR+RR+rmw-fence.tsos Never 0 1000
Time RR+RR+rmw-fence.tsos 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/RMW/RR+RR+rmw-fence.tso+rmw-fence.tsopx.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV RR+RR+rmw-fence.tso+rmw-fence.tsopx
"Rmw Fence.tsodWR Hat Rmw Fence.tsodWRPX HatXP"
{0:x5=x; 0:x7=1; 0:x9=y; 1:x5=y; 1:x7=1; 1:x8=x;}
 P0                   | P1                   ;
 amoswap.w x6,x7,(x5) | amoswap.w x6,x7,(x5) ;
 fence.tso            | fence.tso            ;
 lw x8,0(x9)          | lr.w x9,0(x8)        ;
                      | sc.w x10,x9,0(x8)    ;

exists (x=1 /\ 0:x6=0 /\ 0:x8=0 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P1
	amoswap.w a1,s0,(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,a0,0(a3)
#START _litmus_P0
	amoswap.w a2,s0,(a5)
	fence.tso
	lw a1,0(a4)
Test RR+RR+rmw-fence.tso+rmw-fence.tsopx Allowed
Histogram (2 states)
5     :>0:x6=0; 0:x8=0; 1:x6=0; 1:x9=1; 1:x10=0; x=1;
995   :>0:x6=0; 0:x8=1; 1:x6=0; 1:x9=1; 1:x10=0; x=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ 0:x6=0 /\ 0:x8=0 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0) is NOT validated
Hash=8c9344cd5edd51a0f85084e2fbf20f55
Cycle=Hat Rmw Fence.tsodWRPX HatXP Rmw Fence.tsodWR
Relax RR+RR+rmw-fence.tso+rmw-fence.tsopx No [Rmw,Fence.tsodWR]
Safe=Hat X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rmw Fence.tsodWR Hat Rmw Fence.tsodWRPX HatXP
Observation RR+RR+rmw-fence.tso+rmw-fence.tsopx Never 0 1000
Time RR+RR+rmw-fence.tso+rmw-fence.tsopx 0.00
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/non-mixed-size/FENCE.TSO/RMW/RR+RR+rmw-fence.tsopxs.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
RISCV RR+RR+rmw-fence.tsopxs
"Rmw Fence.tsodWRPX HatXP Rmw Fence.tsodWRPX HatXP"
{0:x5=x; 0:x7=1; 0:x8=y; 1:x5=y; 1:x7=1; 1:x8=x;}
 P0                   | P1                   ;
 amoswap.w x6,x7,(x5) | amoswap.w x6,x7,(x5) ;
 fence.tso            | fence.tso            ;
 lr.w x9,0(x8)        | lr.w x9,0(x8)        ;
 sc.w x10,x9,0(x8)    | sc.w x10,x9,0(x8)    ;

exists (x=1 /\ y=1 /\ 0:x10=0 /\ 0:x6=0 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0)
Generated assembler
#START _litmus_P0
	amoswap.w a1,s0,(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,a0,0(a3)
#START _litmus_P1
	amoswap.w a1,s0,(a5)
	fence.tso
	lr.w a0,0(a3)
	sc.w a7,a0,0(a3)
Test RR+RR+rmw-fence.tsopxs Allowed
Histogram (2 states)
3     :>0:x6=0; 0:x9=0; 0:x10=0; 1:x6=0; 1:x9=1; 1:x10=0; x=1; y=1;
997   :>0:x6=0; 0:x9=1; 0:x10=0; 1:x6=0; 1:x9=1; 1:x10=0; x=1; y=1;
No

Witnesses
Positive: 0, Negative: 1000
Condition exists (x=1 /\ y=1 /\ 0:x10=0 /\ 0:x6=0 /\ 0:x9=0 /\ 1:x10=0 /\ 1:x6=0 /\ 1:x9=0) is NOT validated
Hash=af3a91008701c906b1d05e62e4e440fd
Cycle=Rmw Fence.tsodWRPX HatXP Rmw Fence.tsodWRPX HatXP
Relax RR+RR+rmw-fence.tsopxs No [Rmw,Fence.tsodWR]
Safe=Hat X
Generator=diy7 (version 7.51+4(dev))
Com=Fr Fr
Orig=Rmw Fence.tsodWRPX HatXP Rmw Fence.tsodWRPX HatXP
Observation RR+RR+rmw-fence.tsopxs Never 0 1000
Time RR+RR+rmw-fence.tsopxs 0.00
Revision exported, version 7.56.2
Command line: litmus7 -mach ./riscv.cfg -avail 2 -excl gcc.excl -excl instructions.excl -o hw-tests-src tests/non-mixed-size/@all
Parameters
#define SIZE_OF_TEST 100
#define NUMBER_OF_RUN 10
#define AVAIL 2
#define STRIDE 1
#define MAX_LOOP 0
/* gcc options: -D_GNU_SOURCE -DFORCE_AFFINITY -Wall -std=gnu99 -O2 -pthread */
/* gcc link options: -static */
/* barrier: userfence */
/* launch: changing */
/* affinity: incr1 */
/* alloc: dynamic */
/* memory: direct */
/* stride: 1 */
/* safer: write */
/* preload: random */
/* speedcheck: no */
/* proc used: 2 */
Command: /bin/litmus
Thu Jan  1 00:00:24 1970
DONE!
