<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2371" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2371{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2371{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2371{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2371{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2371{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2371{left:360px;bottom:901px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_2371{left:70px;bottom:817px;letter-spacing:-0.12px;}
#t8_2371{left:70px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_2371{left:70px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#ta_2371{left:70px;bottom:761px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_2371{left:70px;bottom:744px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tc_2371{left:70px;bottom:709px;letter-spacing:-0.13px;}
#td_2371{left:70px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#te_2371{left:70px;bottom:668px;letter-spacing:-0.11px;}
#tf_2371{left:91px;bottom:649px;letter-spacing:-0.14px;}
#tg_2371{left:70px;bottom:631px;letter-spacing:-0.15px;}
#th_2371{left:91px;bottom:613px;letter-spacing:-0.14px;}
#ti_2371{left:70px;bottom:576px;letter-spacing:-0.12px;}
#tj_2371{left:91px;bottom:558px;letter-spacing:-0.12px;}
#tk_2371{left:70px;bottom:539px;letter-spacing:-0.11px;}
#tl_2371{left:91px;bottom:521px;letter-spacing:-0.12px;}
#tm_2371{left:70px;bottom:503px;letter-spacing:-0.12px;}
#tn_2371{left:70px;bottom:466px;letter-spacing:-0.12px;}
#to_2371{left:70px;bottom:448px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_2371{left:70px;bottom:412px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tq_2371{left:70px;bottom:389px;letter-spacing:-0.13px;}
#tr_2371{left:70px;bottom:371px;letter-spacing:-0.13px;}
#ts_2371{left:70px;bottom:353px;letter-spacing:-0.13px;}
#tt_2371{left:70px;bottom:334px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_2371{left:70px;bottom:316px;letter-spacing:-0.14px;}
#tv_2371{left:70px;bottom:298px;letter-spacing:-0.13px;}
#tw_2371{left:70px;bottom:263px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tx_2371{left:70px;bottom:240px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#ty_2371{left:70px;bottom:205px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tz_2371{left:70px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t10_2371{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t11_2371{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t12_2371{left:314px;bottom:1065px;letter-spacing:-0.13px;}
#t13_2371{left:314px;bottom:1050px;letter-spacing:-0.18px;}
#t14_2371{left:359px;bottom:1065px;letter-spacing:-0.14px;}
#t15_2371{left:359px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#t16_2371{left:359px;bottom:1034px;letter-spacing:-0.14px;}
#t17_2371{left:432px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t18_2371{left:432px;bottom:1050px;letter-spacing:-0.12px;}
#t19_2371{left:557px;bottom:1065px;letter-spacing:-0.12px;}
#t1a_2371{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1b_2371{left:79px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_2371{left:79px;bottom:978px;letter-spacing:-0.14px;}
#t1d_2371{left:314px;bottom:1011px;}
#t1e_2371{left:359px;bottom:1011px;letter-spacing:-0.17px;}
#t1f_2371{left:432px;bottom:1011px;letter-spacing:-0.15px;}
#t1g_2371{left:557px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.63px;}
#t1h_2371{left:557px;bottom:995px;letter-spacing:-0.11px;}
#t1i_2371{left:557px;bottom:978px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_2371{left:557px;bottom:961px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_2371{left:84px;bottom:880px;letter-spacing:-0.15px;}
#t1l_2371{left:165px;bottom:880px;letter-spacing:-0.13px;}
#t1m_2371{left:270px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1n_2371{left:423px;bottom:880px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1o_2371{left:582px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1p_2371{left:740px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1q_2371{left:99px;bottom:855px;}
#t1r_2371{left:165px;bottom:855px;letter-spacing:-0.11px;}
#t1s_2371{left:259px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_2371{left:419px;bottom:855px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1u_2371{left:574px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_2371{left:761px;bottom:855px;letter-spacing:-0.12px;}

.s1_2371{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2371{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2371{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2371{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2371{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2371{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2371{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2371{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2371" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2371Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2371" style="-webkit-user-select: none;"><object width="935" height="1210" data="2371/2371.svg" type="image/svg+xml" id="pdf2371" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2371" class="t s1_2371">VMULSH—Multiply Scalar FP16 Values </span>
<span id="t2_2371" class="t s2_2371">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2371" class="t s1_2371">Vol. 2C </span><span id="t4_2371" class="t s1_2371">5-409 </span>
<span id="t5_2371" class="t s3_2371">VMULSH—Multiply Scalar FP16 Values </span>
<span id="t6_2371" class="t s4_2371">Instruction Operand Encoding </span>
<span id="t7_2371" class="t s5_2371">Description </span>
<span id="t8_2371" class="t s6_2371">This instruction multiplies the low FP16 value from the source operands and stores the FP16 result in the destina- </span>
<span id="t9_2371" class="t s6_2371">tion operand. Bits 127:16 of the destination operand are copied from the corresponding bits of the first source </span>
<span id="ta_2371" class="t s6_2371">operand. Bits MAXVL-1:128 of the destination operand are zeroed. The low FP16 element of the destination is </span>
<span id="tb_2371" class="t s6_2371">updated according to the writemask. </span>
<span id="tc_2371" class="t s5_2371">Operation </span>
<span id="td_2371" class="t s7_2371">VMULSH (EVEX encoded versions) </span>
<span id="te_2371" class="t s8_2371">IF EVEX.b = 1 and SRC2 is a register: </span>
<span id="tf_2371" class="t s8_2371">SET_RM(EVEX.RC) </span>
<span id="tg_2371" class="t s8_2371">ELSE </span>
<span id="th_2371" class="t s8_2371">SET_RM(MXCSR.RC) </span>
<span id="ti_2371" class="t s8_2371">IF k1[0] OR *no writemask*: </span>
<span id="tj_2371" class="t s8_2371">DEST.fp16[0] := SRC1.fp16[0] * SRC2.fp16[0] </span>
<span id="tk_2371" class="t s8_2371">ELSE IF *zeroing*: </span>
<span id="tl_2371" class="t s8_2371">DEST.fp16[0] := 0 </span>
<span id="tm_2371" class="t s8_2371">// else dest.fp16[0] remains unchanged </span>
<span id="tn_2371" class="t s8_2371">DEST[127:16] := SRC1[127:16] </span>
<span id="to_2371" class="t s8_2371">DEST[MAXVL-1:VL] := 0 </span>
<span id="tp_2371" class="t s5_2371">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tq_2371" class="t s8_2371">VMULSH __m128h _mm_mask_mul_round_sh (__m128h src, __mmask8 k, __m128h a, __m128h b, int rounding); </span>
<span id="tr_2371" class="t s8_2371">VMULSH __m128h _mm_maskz_mul_round_sh (__mmask8 k, __m128h a, __m128h b, int rounding); </span>
<span id="ts_2371" class="t s8_2371">VMULSH __m128h _mm_mul_round_sh (__m128h a, __m128h b, int rounding); </span>
<span id="tt_2371" class="t s8_2371">VMULSH __m128h _mm_mask_mul_sh (__m128h src, __mmask8 k, __m128h a, __m128h b); </span>
<span id="tu_2371" class="t s8_2371">VMULSH __m128h _mm_maskz_mul_sh (__mmask8 k, __m128h a, __m128h b); </span>
<span id="tv_2371" class="t s8_2371">VMULSH __m128h _mm_mul_sh (__m128h a, __m128h b); </span>
<span id="tw_2371" class="t s5_2371">SIMD Floating-Point Exceptions </span>
<span id="tx_2371" class="t s6_2371">Invalid, Underflow, Overflow, Precision, Denormal </span>
<span id="ty_2371" class="t s5_2371">Other Exceptions </span>
<span id="tz_2371" class="t s6_2371">EVEX-encoded instructions, see Table 2-47, “Type E3 Class Exception Conditions.” </span>
<span id="t10_2371" class="t s7_2371">Opcode/ </span>
<span id="t11_2371" class="t s7_2371">Instruction </span>
<span id="t12_2371" class="t s7_2371">Op/ </span>
<span id="t13_2371" class="t s7_2371">En </span>
<span id="t14_2371" class="t s7_2371">64/32 </span>
<span id="t15_2371" class="t s7_2371">bit Mode </span>
<span id="t16_2371" class="t s7_2371">Support </span>
<span id="t17_2371" class="t s7_2371">CPUID Feature </span>
<span id="t18_2371" class="t s7_2371">Flag </span>
<span id="t19_2371" class="t s7_2371">Description </span>
<span id="t1a_2371" class="t s8_2371">EVEX.LLIG.F3.MAP5.W0 59 /r </span>
<span id="t1b_2371" class="t s8_2371">VMULSH xmm1{k1}{z}, xmm2, </span>
<span id="t1c_2371" class="t s8_2371">xmm3/m16 {er} </span>
<span id="t1d_2371" class="t s8_2371">A </span><span id="t1e_2371" class="t s8_2371">V/V </span><span id="t1f_2371" class="t s8_2371">AVX512-FP16 </span><span id="t1g_2371" class="t s8_2371">Multiply the low FP16 value in xmm3/m16 by low </span>
<span id="t1h_2371" class="t s8_2371">FP16 value in xmm2, and store the result in </span>
<span id="t1i_2371" class="t s8_2371">xmm1 subject to writemask k1. Bits 127:16 of </span>
<span id="t1j_2371" class="t s8_2371">xmm2 are copied to xmm1[127:16]. </span>
<span id="t1k_2371" class="t s7_2371">Op/En </span><span id="t1l_2371" class="t s7_2371">Tuple </span><span id="t1m_2371" class="t s7_2371">Operand 1 </span><span id="t1n_2371" class="t s7_2371">Operand 2 </span><span id="t1o_2371" class="t s7_2371">Operand 3 </span><span id="t1p_2371" class="t s7_2371">Operand 4 </span>
<span id="t1q_2371" class="t s8_2371">A </span><span id="t1r_2371" class="t s8_2371">Scalar </span><span id="t1s_2371" class="t s8_2371">ModRM:reg (w) </span><span id="t1t_2371" class="t s8_2371">VEX.vvvv (r) </span><span id="t1u_2371" class="t s8_2371">ModRM:r/m (r) </span><span id="t1v_2371" class="t s8_2371">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
