library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity testbench is
end entity;

architecture behav of testbench is
	component kogge_stone is
		port(
			A : in std_logic_vector(15 downto 0);
			B : in std_logic_vector(15 downto 0);
			C: out std_logic_vector(16 downto 0);
			M: in std_logic :='0';
			Cin: in std_logic := '0'
		);
	end component;
	signal n1, n2: integer := 0;