// Seed: 927475328
module module_0 (
    input reg id_0,
    input id_1
);
  always begin
    id_2 <= id_0;
  end
  assign id_3 = id_0;
  type_5(
      1'd0, 1, id_0, id_1, 1, id_0
  );
endmodule
