{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fnil\fcharset0 Menlo-Regular;}
{\colortbl;\red255\green255\blue255;\red0\green0\blue0;}
{\*\expandedcolortbl;;\csgray\c0;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx560\tx1120\tx1680\tx2240\tx2800\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720\pardirnatural\partightenfactor0

\f0\fs22 \cf2 \CocoaLigature0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/sssp-3.trace.gz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000002 cycles: 2980444 heartbeat IPC: 3.35521 cumulative IPC: 3.35521 (Simulation time: 0 hr 0 min 45 sec) \
Heartbeat CPU 0 instructions: 20000001 cycles: 6362397 heartbeat IPC: 2.95687 cumulative IPC: 3.14347 (Simulation time: 0 hr 1 min 41 sec) \
\
Warmup complete CPU 0 instructions: 25000004 cycles: 8126979 (Simulation time: 0 hr 2 min 10 sec) \
\
Heartbeat CPU 0 instructions: 30000002 cycles: 26147009 heartbeat IPC: 0.505443 cumulative IPC: 0.277469 (Simulation time: 0 hr 2 min 54 sec) \
Heartbeat CPU 0 instructions: 40000001 cycles: 64496743 heartbeat IPC: 0.260758 cumulative IPC: 0.2661 (Simulation time: 0 hr 4 min 11 sec) \
Heartbeat CPU 0 instructions: 50000002 cycles: 101245648 heartbeat IPC: 0.272117 cumulative IPC: 0.268475 (Simulation time: 0 hr 5 min 23 sec) \
Finished CPU 0 instructions: 25000000 cycles: 93118687 cumulative IPC: 0.268475 (Simulation time: 0 hr 5 min 23 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.268475 instructions: 25000000 cycles: 93118687\
cpu0_DTLB TOTAL     ACCESS:    6314912  HIT:    5877328  MISS:     437584\
cpu0_DTLB LOAD      ACCESS:    5889175  HIT:    5609028  MISS:     280147\
cpu0_DTLB RFO       ACCESS:     425737  HIT:     268300  MISS:     157437\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 11.2298 cycles\
cpu0_ITLB TOTAL     ACCESS:    2383385  HIT:    2383385  MISS:          0\
cpu0_ITLB LOAD      ACCESS:    2383385  HIT:    2383385  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_L1I TOTAL     ACCESS:      10706  HIT:      10706  MISS:          0\
cpu0_L1I LOAD      ACCESS:      10706  HIT:      10706  MISS:          0\
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1I AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:     437584  HIT:     432154  MISS:       5430\
cpu0_STLB LOAD      ACCESS:     280147  HIT:     275463  MISS:       4684\
cpu0_STLB RFO       ACCESS:     157437  HIT:     156691  MISS:        746\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 172.529 cycles\
cpu0_L1D TOTAL     ACCESS:    6195918  HIT:    4953727  MISS:    1242191\
cpu0_L1D LOAD      ACCESS:    5559941  HIT:    4434143  MISS:    1125798\
cpu0_L1D RFO       ACCESS:     630576  HIT:     516133  MISS:     114443\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:       5401  HIT:       3451  MISS:       1950\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 135.331 cycles\
cpu0_L2C TOTAL     ACCESS:    1833160  HIT:     653969  MISS:    1179191\
cpu0_L2C LOAD      ACCESS:    1125790  HIT:     215981  MISS:     909809\
cpu0_L2C RFO       ACCESS:     114436  HIT:      76986  MISS:      37450\
cpu0_L2C PREFETCH  ACCESS:     242907  HIT:      12672  MISS:     230235\
cpu0_L2C WRITEBACK ACCESS:     348077  HIT:     346859  MISS:       1218\
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1471  MISS:        479\
cpu0_L2C PREFETCH  REQUESTED:     271349  ISSUED:     263849  USEFUL:      42239  USELESS:     188741\
cpu0_L2C AVERAGE MISS LATENCY: 180.022 cycles\
LLC TOTAL     ACCESS:    1427724  HIT:     621924  MISS:     805800\
LLC LOAD      ACCESS:     909063  HIT:     344108  MISS:     564955\
LLC RFO       ACCESS:      37449  HIT:      11248  MISS:      26201\
LLC PREFETCH  ACCESS:     244267  HIT:      31716  MISS:     212551\
LLC WRITEBACK ACCESS:     236466  HIT:     234580  MISS:       1886\
LLC TRANSLATION ACCESS:        479  HIT:        272  MISS:        207\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 248.346 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:     158162  ROW_BUFFER_MISS:     645367\
 DBUS AVG_CONGESTED_CYCLE:    3.94366\
 WQ ROW_BUFFER_HIT:      34984  ROW_BUFFER_MISS:     175977  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.2004\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 12.9566\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0}