
---------- Begin Simulation Statistics ----------
final_tick                                   21249500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71425                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688916                       # Number of bytes of host memory used
host_op_rate                                   145583                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              280288252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5409                       # Number of instructions simulated
sim_ops                                         11035                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000021                       # Number of seconds simulated
sim_ticks                                    21249500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2935                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               585                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2535                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                381                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2935                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2554                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3329                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     239                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          538                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      7460                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4260                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               664                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1049                       # Number of branches committed
system.cpu.commit.bw_lim_events                   422                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11671                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5409                       # Number of instructions committed
system.cpu.commit.committedOps                  11035                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        22737                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.485332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.457547                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        19294     84.86%     84.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1015      4.46%     89.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          679      2.99%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          612      2.69%     95.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          387      1.70%     96.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          134      0.59%     97.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          126      0.55%     97.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           68      0.30%     98.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          422      1.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        22737                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1935                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  112                       # Number of function calls committed.
system.cpu.commit.int_insts                      9509                       # Number of committed integer instructions.
system.cpu.commit.loads                           946                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           97      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             7840     71.05%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.04%     71.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.13%     72.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.09%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      3.39%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.62%     76.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.98%     77.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      1.94%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      1.69%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             894      8.10%     88.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            763      6.91%     95.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.47%     96.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      3.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             11035                       # Class of committed instruction
system.cpu.commit.refs                           2120                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5409                       # Number of Instructions Simulated
system.cpu.committedOps                         11035                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.857275                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.857275                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  9577                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  27673                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10651                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3530                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    667                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   416                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1774                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            50                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1549                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.fetch.Branches                        3329                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1928                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         11417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   321                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          14881                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           549                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1334                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.078329                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12111                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                620                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.350141                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              24841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.216980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.751873                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    20384     82.06%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      165      0.66%     82.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      193      0.78%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      196      0.79%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      232      0.93%     85.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      209      0.84%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      174      0.70%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      229      0.92%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3059     12.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                24841                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3808                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1489                       # number of floating regfile writes
system.cpu.idleCycles                           17659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  828                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1599                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.430165                       # Inst execution rate
system.cpu.iew.exec_refs                         3338                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1548                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1520                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2312                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 16                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                47                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2079                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               22718                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1790                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1076                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 18282                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1003                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    667                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1009                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              101                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1363                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          903                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          800                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             28                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     19090                       # num instructions consuming a value
system.cpu.iew.wb_count                         17650                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634259                       # average fanout of values written-back
system.cpu.iew.wb_producers                     12108                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.415294                       # insts written-back per cycle
system.cpu.iew.wb_sent                          17917                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    22095                       # number of integer regfile reads
system.cpu.int_regfile_writes                   12989                       # number of integer regfile writes
system.cpu.ipc                               0.127271                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.127271                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               307      1.59%      1.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 14380     74.27%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.02%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    17      0.09%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.05%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      1.95%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.35%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  110      0.57%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 214      1.11%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.97%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1969     10.17%     91.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1223      6.32%     97.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              59      0.30%     97.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            434      2.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  19361                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2005                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3990                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1964                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2055                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         275                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014204                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     240     87.27%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     87.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      2.91%     90.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.36%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      9      3.27%     93.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%     93.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 3      1.09%     94.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      5.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  17324                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              59969                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        15686                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             32337                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      22694                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     19361                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  24                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           11671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               124                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         24841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.779397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.787831                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               19498     78.49%     78.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1220      4.91%     83.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 850      3.42%     86.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 574      2.31%     89.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 848      3.41%     92.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 596      2.40%     94.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 654      2.63%     97.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 385      1.55%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 216      0.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           24841                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.455553                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2022                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           129                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 3                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2312                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2079                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    7770                       # number of misc regfile reads
system.cpu.numCycles                            42500                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3035                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 11738                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     78                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    10945                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    39                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 64039                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  25944                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               27617                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3611                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5496                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    667                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5635                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15863                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3884                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            35195                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            948                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 18                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1503                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        45021                       # The number of ROB reads
system.cpu.rob.rob_writes                       47575                       # The number of ROB writes
system.cpu.timesIdled                             204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           60                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                467                       # Transaction distribution
system.membus.trans_dist::WritebackClean           59                       # Transaction distribution
system.membus.trans_dist::ReadExReq               101                       # Transaction distribution
system.membus.trans_dist::ReadExResp              101                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            96                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        27520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        27520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        12608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        12608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               568                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001761                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041959                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     567     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 568                       # Request fanout histogram
system.membus.reqLayer2.occupancy              969000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1971750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1054000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23744                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 568                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1117390997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         593331608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1710722605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1117390997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1117390997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1117390997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        593331608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1710722605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        59.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000016651250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         568                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         59                       # Number of write requests accepted
system.mem_ctrls.readBursts                       568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       59                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5135750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15785750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9041.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27791.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      28                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   568                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   59                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.142857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.321721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.505224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           41     36.61%     36.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           25     22.32%     58.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            9      8.04%     66.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      6.25%     73.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      8.93%     82.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.89%     83.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.68%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      3.57%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12     10.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    176.819117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    294.156421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  36352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1710.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1710.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      21245000                       # Total gap between requests
system.mem_ctrls.avgGap                      33883.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1117390997.435233831406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 593331607.802536487579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96378738.323254659772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           59                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9899250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5886500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    133195000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26682.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29880.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2257542.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9467130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           187680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           14007090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        659.172686                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       404000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     20325500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               299880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               136620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1813560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          8622960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           898560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           13167900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.680463                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2275000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     18454500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        21249500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1437                       # number of overall hits
system.cpu.icache.overall_hits::total            1437                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          491                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            491                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          491                       # number of overall misses
system.cpu.icache.overall_misses::total           491                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27069000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27069000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27069000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27069000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1928                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.254668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.254668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.254668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.254668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55130.346232                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55130.346232                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55130.346232                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55130.346232                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           59                       # number of writebacks
system.cpu.icache.writebacks::total                59                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          371                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21708000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21708000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.192427                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.192427                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.192427                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.192427                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58512.129380                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58512.129380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58512.129380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58512.129380                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1437                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          491                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           491                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27069000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27069000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.254668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.254668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55130.346232                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55130.346232                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21708000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21708000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.192427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.192427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58512.129380                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58512.129380                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           167.108645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 281                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.762712                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   167.108645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.326384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.326384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4227                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2480                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2480                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2480                       # number of overall hits
system.cpu.dcache.overall_hits::total            2480                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          328                       # number of overall misses
system.cpu.dcache.overall_misses::total           328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19100000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19100000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2808                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2808                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2808                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2808                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.116809                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.116809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.116809                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.116809                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58231.707317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58231.707317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58231.707317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58231.707317                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          197                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          197                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12116500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12116500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12116500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12116500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.070157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.070157                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.070157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.070157                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61505.076142                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61505.076142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61505.076142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61505.076142                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12884500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12884500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.137171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.137171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57520.089286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57520.089286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           96                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.058788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        64625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        64625                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6215500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6215500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.088511                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.088511                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59764.423077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59764.423077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5912500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5912500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.085957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58539.603960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58539.603960                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     21249500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           111.109889                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   111.109889                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.108506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.108506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.192383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5813                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                   27227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 324347                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693012                       # Number of bytes of host memory used
host_op_rate                                   649840                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                              269826406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        7162                       # Number of instructions simulated
sim_ops                                         14387                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     5977500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  801                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               140                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               714                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 46                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             801                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              755                       # Number of indirect misses.
system.cpu.branchPred.lookups                     896                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      88                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          133                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      2415                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     1374                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               164                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        397                       # Number of branches committed
system.cpu.commit.bw_lim_events                   156                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2741                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 1753                       # Number of instructions committed
system.cpu.commit.committedOps                   3352                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         5415                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.619021                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.691099                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4481     82.75%     82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          222      4.10%     86.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          156      2.88%     89.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          204      3.77%     93.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           97      1.79%     95.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           44      0.81%     96.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           35      0.65%     96.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           20      0.37%     97.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          156      2.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         5415                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                         50                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   32                       # Number of function calls committed.
system.cpu.commit.int_insts                      3306                       # Number of committed integer instructions.
system.cpu.commit.loads                           408                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.21%      0.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             2633     78.55%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.06%     78.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.42%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.06%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               8      0.24%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               8      0.24%     79.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             18      0.54%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             402     11.99%     92.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            250      7.46%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            6      0.18%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            2      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              3352                       # Class of committed instruction
system.cpu.commit.refs                            660                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        1753                       # Number of Instructions Simulated
system.cpu.committedOps                          3352                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.819738                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.819738                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   460                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   7131                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     4193                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                       993                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    166                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                    64                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         640                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             4                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         338                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                         896                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       525                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          1172                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   100                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           3863                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           151                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     332                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.074948                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               4361                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                134                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.323128                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               5876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.255616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.775702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4770     81.18%     81.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       61      1.04%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       29      0.49%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       56      0.95%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                       68      1.16%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       49      0.83%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       66      1.12%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       38      0.65%     87.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      739     12.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 5876                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        91                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       46                       # number of floating regfile writes
system.cpu.idleCycles                            6079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  219                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      538                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.425094                       # Inst execution rate
system.cpu.iew.exec_refs                          978                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        338                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     295                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   774                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  6                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  438                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                6109                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   640                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               283                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  5082                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    166                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               54                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          366                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          187                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          214                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              5                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      5155                       # num instructions consuming a value
system.cpu.iew.wb_count                          4947                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645975                       # average fanout of values written-back
system.cpu.iew.wb_producers                      3330                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.413802                       # insts written-back per cycle
system.cpu.iew.wb_sent                           5017                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     7055                       # number of integer regfile reads
system.cpu.int_regfile_writes                    4008                       # number of integer regfile writes
system.cpu.ipc                               0.146633                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.146633                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                82      1.53%      1.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  4172     77.72%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    2      0.04%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    15      0.28%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.04%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    8      0.15%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    8      0.15%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.34%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  676     12.59%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 353      6.58%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              22      0.41%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             10      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   5368                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                      77                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 151                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           57                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                128                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                          92                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017139                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      85     92.39%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      2      2.17%     94.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     2      2.17%     96.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     96.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      3.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   5301                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              16568                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         4890                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              8728                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       6099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      5368                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  10                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          5876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.913547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.975082                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                4510     76.75%     76.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 241      4.10%     80.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 238      4.05%     84.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 167      2.84%     87.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 157      2.67%     90.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 161      2.74%     93.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 173      2.94%     96.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 153      2.60%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  76      1.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            5876                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.449017                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         551                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 2                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                8                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  774                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 438                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    2192                       # number of misc regfile reads
system.cpu.numCycles                            11955                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     291                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  3724                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     4243                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                 16666                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   6808                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                7369                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      1003                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                     28                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    166                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                    34                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3632                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               108                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            10031                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            139                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                        46                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        11352                       # The number of ROB reads
system.cpu.rob.rob_writes                       12671                       # The number of ROB writes
system.cpu.timesIdled                              62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           73                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                147                       # Transaction distribution
system.membus.trans_dist::WritebackClean           74                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               14                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            17                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        13056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   15040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               162                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 162                       # Request fanout histogram
system.membus.reqLayer2.occupancy              558000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             686250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy             165750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              10304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 161                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1391886240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         331911334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1723797574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1391886240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1391886240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1391886240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        331911334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1723797574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000022289750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 367                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 75                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         73                       # Number of write requests accepted
system.mem_ctrls.readBursts                       162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       73                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                5                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      2879500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 5785750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18577.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37327.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      123                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      60                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   73                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           51                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.764706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.634839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.556795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6     11.76%     11.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           20     39.22%     50.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           14     27.45%     78.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      9.80%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      7.84%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      1.96%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      1.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           51                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.505413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.574076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             1     20.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::62-63             1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                   9920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   10368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1659.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       856.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1734.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    781.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       5974500                       # Total gap between requests
system.mem_ctrls.avgGap                      25423.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         7936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         5120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1327645336.679213762283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 331911334.169803440571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 856545378.502718567848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           31                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           73                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      4197000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1588750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    193456500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32038.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2650089.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               221340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               121440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              706860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             229680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          2713200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            10560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            4617720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        772.516939                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      5717500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               149940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                72105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              392700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             187920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          2706930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            15840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            4140075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        692.609787                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5717500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON         5977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              364                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          364                       # number of overall hits
system.cpu.icache.overall_hits::total             364                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          161                       # number of overall misses
system.cpu.icache.overall_misses::total           161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10102500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10102500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10102500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10102500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          525                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          525                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          525                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          525                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.306667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.306667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.306667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.306667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62748.447205                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62748.447205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62748.447205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62748.447205                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           74                       # number of writebacks
system.cpu.icache.writebacks::total                74                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          131                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          131                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          131                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          131                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8288000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8288000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.249524                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.249524                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.249524                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.249524                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63267.175573                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63267.175573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63267.175573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63267.175573                       # average overall mshr miss latency
system.cpu.icache.replacements                     74                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             364                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10102500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10102500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.306667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.306667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62748.447205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62748.447205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8288000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8288000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.249524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.249524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63267.175573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63267.175573                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           342.768218                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                74                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.770270                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   342.768218                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.669469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.669469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1180                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1180                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          797                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              797                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          797                       # number of overall hits
system.cpu.dcache.overall_hits::total             797                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           40                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             40                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           40                       # number of overall misses
system.cpu.dcache.overall_misses::total            40                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3451000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3451000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3451000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3451000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          837                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          837                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          837                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          837                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047790                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047790                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047790                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        86275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        86275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        86275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        86275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2578000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2578000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2578000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2578000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037037                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83161.290323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83161.290323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83161.290323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83161.290323                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           25                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        85140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        85140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           17                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78176.470588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78176.470588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1322500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1322500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88166.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88166.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1249000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1249000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89214.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89214.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           219.516438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   219.516438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.214372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.214372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.222656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              1705                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             1705                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                   29899000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 673473                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694036                       # Number of bytes of host memory used
host_op_rate                                  1351060                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                              233440429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        7661                       # Number of instructions simulated
sim_ops                                         15446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     2672000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  437                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               105                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               365                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             437                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              414                       # Number of indirect misses.
system.cpu.branchPred.lookups                     461                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      24                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                       753                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      445                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               105                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        135                       # Number of branches committed
system.cpu.commit.bw_lim_events                    32                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            1786                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                  499                       # Number of instructions committed
system.cpu.commit.committedOps                   1059                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         1913                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.553581                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.536984                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         1591     83.17%     83.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1           94      4.91%     88.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2           49      2.56%     90.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3           59      3.08%     93.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           41      2.14%     95.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           21      1.10%     96.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           17      0.89%     97.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            9      0.47%     98.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           32      1.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         1913                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   12                       # Number of function calls committed.
system.cpu.commit.int_insts                      1055                       # Number of committed integer instructions.
system.cpu.commit.loads                           132                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.28%      0.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              821     77.53%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             132     12.46%     90.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            103      9.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              1059                       # Class of committed instruction
system.cpu.commit.refs                            235                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                         499                       # Number of Instructions Simulated
system.cpu.committedOps                          1059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.709419                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.709419                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   533                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   3416                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1119                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                       430                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    105                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                    48                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         206                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            15                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         148                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                         461                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       279                       # Number of cache lines fetched
system.cpu.fetch.Cycles                           876                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    77                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           1634                       # Number of instructions fetch has processed
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.SquashCycles                     210                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.086265                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                 47                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.305763                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               2235                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.643848                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.104600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     1701     76.11%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       23      1.03%     77.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       20      0.89%     78.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       19      0.85%     78.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                       17      0.76%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       30      1.34%     80.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       18      0.81%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       28      1.25%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      379     16.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 2235                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            3109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  130                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      223                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.392590                       # Inst execution rate
system.cpu.iew.exec_refs                          354                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        148                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     364                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   308                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  256                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                2818                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   206                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               140                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  2098                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    105                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     9                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               10                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          179                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          154                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              1                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      1949                       # num instructions consuming a value
system.cpu.iew.wb_count                          2047                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.706003                       # average fanout of values written-back
system.cpu.iew.wb_producers                      1376                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.383046                       # insts written-back per cycle
system.cpu.iew.wb_sent                           2074                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     2309                       # number of integer regfile reads
system.cpu.int_regfile_writes                    1644                       # number of integer regfile writes
system.cpu.ipc                               0.093376                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.093376                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                42      1.88%      1.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  1805     80.87%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  225     10.08%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 160      7.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   2232                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                          28                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012545                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      24     85.71%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      3     10.71%     96.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      3.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   2218                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads               6749                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         2047                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              4604                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       2761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      2232                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  57                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            1786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                16                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2413                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          2235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.998658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.916450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                1601     71.63%     71.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 146      6.53%     78.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                  94      4.21%     82.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                  76      3.40%     85.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 112      5.01%     90.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  85      3.80%     94.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  66      2.95%     97.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  39      1.74%     99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  16      0.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            2235                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.417665                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         279                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             4                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                22                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               40                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  308                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 256                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    1042                       # number of misc regfile reads
system.cpu.numCycles                             5344                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     487                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  1093                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     31                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1145                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                  7430                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   3241                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                3279                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                       447                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    105                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                    38                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     2215                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups             4115                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             13                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  2                       # count of serializing insts renamed
system.cpu.rename.skidInsts                        98                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              2                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                         4726                       # The number of ROB reads
system.cpu.rob.rob_writes                        5993                       # The number of ROB writes
system.cpu.timesIdled                              36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           22                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            92                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 70                       # Transaction distribution
system.membus.trans_dist::WritebackClean           22                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             57                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            13                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    5888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                70                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      70    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  70                       # Request fanout histogram
system.membus.reqLayer2.occupancy              191000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             300750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy              69750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  70                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1365269461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         311377246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1676646707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1365269461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1365269461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1365269461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        311377246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1676646707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        57.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000010904250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 156                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          70                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         22                       # Number of write requests accepted
system.mem_ctrls.readBursts                        70                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       22                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                2                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       552000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1864500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7885.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26635.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       56                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      13                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    70                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   22                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           16                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   284.621495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.377268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            4     25.00%     25.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            1      6.25%     31.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2     12.50%     43.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4     25.00%     68.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2     12.50%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      6.25%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2     12.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           16                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             59                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58-59             1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                   4480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    4480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1676.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       383.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1676.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    526.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       2674500                       # Total gap between requests
system.mem_ctrls.avgGap                      29070.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         3648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1365269461.077844381332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 311377245.508982062340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 383233532.934131741524                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           57                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           22                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1469750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       394750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks     44171000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25785.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30365.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2007772.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                92820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              328440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              62640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          1218660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            1744305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.808757                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      2672000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                28560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                18975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              178500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              20880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          1218660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            1465575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.493638                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      2672000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON         2672000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          182                       # number of overall hits
system.cpu.icache.overall_hits::total             182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           97                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           97                       # number of overall misses
system.cpu.icache.overall_misses::total            97                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      5160000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5160000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      5160000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5160000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          279                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.347670                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.347670                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.347670                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.347670                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53195.876289                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53195.876289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53195.876289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53195.876289                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.icache.writebacks::total                22                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           40                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3305500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3305500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.204301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.204301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.204301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.204301                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57991.228070                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57991.228070                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57991.228070                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57991.228070                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           97                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      5160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.347670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.347670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53195.876289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53195.876289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3305500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3305500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.204301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.204301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57991.228070                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57991.228070                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           386.711458                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.312941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   386.711458                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.755296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.755296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              615                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          269                       # number of overall hits
system.cpu.dcache.overall_hits::total             269                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           16                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           16                       # number of overall misses
system.cpu.dcache.overall_misses::total            16                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1022000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1022000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1022000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1022000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          285                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          285                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.056140                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056140                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.056140                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056140                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        63875                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        63875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        63875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        63875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       815000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       815000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045614                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.045614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62692.307692                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62692.307692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62692.307692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62692.307692                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           16                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.087912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.087912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        63875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        63875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       815000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       815000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62692.307692                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62692.307692                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      2672000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           234.494763                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               241                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.713693                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   234.494763                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.228999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.228999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.235352                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               583                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              583                       # Number of data accesses

---------- End Simulation Statistics   ----------
