// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module optical_flow_tensor_weight_y (
        ap_clk,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        outer_V_val_V_dout,
        outer_V_val_V_empty_n,
        outer_V_val_V_read,
        outer_1_V_val_V_dout,
        outer_1_V_val_V_empty_n,
        outer_1_V_val_V_read,
        outer_2_V_val_V_dout,
        outer_2_V_val_V_empty_n,
        outer_2_V_val_V_read,
        outer_3_V_val_V_dout,
        outer_3_V_val_V_empty_n,
        outer_3_V_val_V_read,
        tensor_y_V_val_V_din,
        tensor_y_V_val_V_full_n,
        tensor_y_V_val_V_write,
        tensor_y_1_V_val_V_din,
        tensor_y_1_V_val_V_full_n,
        tensor_y_1_V_val_V_write,
        tensor_y_2_V_val_V_din,
        tensor_y_2_V_val_V_full_n,
        tensor_y_2_V_val_V_write,
        tensor_y_3_V_val_V_din,
        tensor_y_3_V_val_V_full_n,
        tensor_y_3_V_val_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_state9 = 4'd4;
parameter    ap_ST_fsm_state10 = 4'd8;

input   ap_clk;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [191:0] outer_V_val_V_dout;
input   outer_V_val_V_empty_n;
output   outer_V_val_V_read;
input  [191:0] outer_1_V_val_V_dout;
input   outer_1_V_val_V_empty_n;
output   outer_1_V_val_V_read;
input  [191:0] outer_2_V_val_V_dout;
input   outer_2_V_val_V_empty_n;
output   outer_2_V_val_V_read;
input  [191:0] outer_3_V_val_V_dout;
input   outer_3_V_val_V_empty_n;
output   outer_3_V_val_V_read;
output  [191:0] tensor_y_V_val_V_din;
input   tensor_y_V_val_V_full_n;
output   tensor_y_V_val_V_write;
output  [191:0] tensor_y_1_V_val_V_din;
input   tensor_y_1_V_val_V_full_n;
output   tensor_y_1_V_val_V_write;
output  [191:0] tensor_y_2_V_val_V_din;
input   tensor_y_2_V_val_V_full_n;
output   tensor_y_2_V_val_V_write;
output  [191:0] tensor_y_3_V_val_V_din;
input   tensor_y_3_V_val_V_full_n;
output   tensor_y_3_V_val_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg outer_V_val_V_read;
reg outer_1_V_val_V_read;
reg outer_2_V_val_V_read;
reg outer_3_V_val_V_read;
reg tensor_y_V_val_V_write;
reg tensor_y_1_V_val_V_write;
reg tensor_y_2_V_val_V_write;
reg tensor_y_3_V_val_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    outer_V_val_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln340_reg_4308;
reg   [0:0] select_ln340_1_reg_4312;
reg    outer_1_V_val_V_blk_n;
reg    outer_2_V_val_V_blk_n;
reg    outer_3_V_val_V_blk_n;
reg    tensor_y_V_val_V_blk_n;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] select_ln340_2_reg_4316;
reg   [0:0] select_ln340_2_reg_4316_pp0_iter5_reg;
reg    tensor_y_1_V_val_V_blk_n;
reg    tensor_y_2_V_val_V_blk_n;
reg    tensor_y_3_V_val_V_blk_n;
reg   [17:0] indvar_flatten_reg_316;
reg   [9:0] r_reg_327;
reg   [10:0] c_reg_338;
reg   [191:0] p_067_partset114_lcssa119_reg_349;
reg   [191:0] p_067_partset114_lcssa119_1_reg_362;
reg   [191:0] p_067_partset114_lcssa119_2_reg_375;
reg   [191:0] p_067_partset114_lcssa119_3_reg_388;
wire   [17:0] add_ln340_fu_401_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op73_read_state3;
reg    ap_predicate_op123_read_state3;
reg    ap_predicate_op173_read_state3;
reg    ap_predicate_op223_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
reg    ap_block_state8_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln340_fu_443_p2;
wire   [0:0] select_ln340_1_fu_479_p3;
wire   [0:0] select_ln340_2_fu_493_p3;
reg   [0:0] select_ln340_2_reg_4316_pp0_iter1_reg;
reg   [0:0] select_ln340_2_reg_4316_pp0_iter2_reg;
reg   [0:0] select_ln340_2_reg_4316_pp0_iter3_reg;
reg   [0:0] select_ln340_2_reg_4316_pp0_iter4_reg;
wire   [0:0] select_ln340_3_fu_523_p3;
reg   [0:0] select_ln340_3_reg_4320;
reg   [0:0] select_ln340_3_reg_4320_pp0_iter1_reg;
reg   [0:0] select_ln340_3_reg_4320_pp0_iter2_reg;
reg   [0:0] select_ln340_3_reg_4320_pp0_iter3_reg;
reg   [0:0] select_ln340_3_reg_4320_pp0_iter4_reg;
wire   [9:0] select_ln340_4_fu_531_p3;
reg   [7:0] buf_0_addr_reg_4353;
reg   [7:0] buf_0_addr_reg_4353_pp0_iter1_reg;
reg   [7:0] buf_1_addr_reg_4359;
reg   [7:0] buf_1_addr_reg_4359_pp0_iter1_reg;
reg   [7:0] buf_2_addr_reg_4365;
reg   [7:0] buf_2_addr_reg_4365_pp0_iter1_reg;
reg   [7:0] buf_3_addr_reg_4371;
reg   [7:0] buf_3_addr_reg_4371_pp0_iter1_reg;
wire   [10:0] add_ln342_fu_557_p2;
wire  signed [31:0] trunc_ln366_fu_563_p1;
reg  signed [31:0] trunc_ln366_reg_4382;
reg  signed [31:0] trunc_ln366_4_reg_4387;
reg  signed [31:0] trunc_ln366_5_reg_4392;
reg   [383:0] tmp_s_reg_4397;
wire  signed [31:0] trunc_ln_fu_639_p4;
reg  signed [31:0] trunc_ln_reg_4402;
reg  signed [31:0] trunc_ln2_reg_4407;
reg  signed [31:0] trunc_ln377_1_reg_4412;
reg  signed [31:0] trunc_ln3_reg_4417;
reg  signed [31:0] trunc_ln1116_1_reg_4422;
reg  signed [31:0] trunc_ln1116_2_reg_4427;
wire  signed [31:0] trunc_ln377_6_fu_771_p4;
reg  signed [31:0] trunc_ln377_6_reg_4432;
reg  signed [31:0] trunc_ln377_7_reg_4437;
reg  signed [31:0] trunc_ln377_8_reg_4442;
reg  signed [31:0] trunc_ln1116_5_reg_4447;
reg  signed [31:0] trunc_ln1116_6_reg_4452;
reg  signed [31:0] trunc_ln1116_7_reg_4457;
reg  signed [31:0] trunc_ln1116_s_reg_4462;
reg  signed [31:0] trunc_ln1116_3_reg_4467;
reg  signed [31:0] trunc_ln1116_4_reg_4472;
wire  signed [31:0] trunc_ln366_2_fu_945_p1;
reg  signed [31:0] trunc_ln366_2_reg_4477;
reg  signed [31:0] trunc_ln366_s_reg_4482;
reg  signed [31:0] trunc_ln366_1_reg_4487;
reg   [383:0] tmp_9_reg_4492;
wire  signed [31:0] trunc_ln377_s_fu_1021_p4;
reg  signed [31:0] trunc_ln377_s_reg_4497;
reg  signed [31:0] trunc_ln377_14_reg_4502;
reg  signed [31:0] trunc_ln377_15_reg_4507;
reg  signed [31:0] trunc_ln1116_8_reg_4512;
reg  signed [31:0] trunc_ln1116_9_reg_4517;
reg  signed [31:0] trunc_ln1116_10_reg_4522;
wire  signed [31:0] trunc_ln377_17_fu_1153_p4;
reg  signed [31:0] trunc_ln377_17_reg_4527;
reg  signed [31:0] trunc_ln377_20_reg_4532;
reg  signed [31:0] trunc_ln377_21_reg_4537;
reg  signed [31:0] trunc_ln1116_11_reg_4542;
reg  signed [31:0] trunc_ln1116_12_reg_4547;
reg  signed [31:0] trunc_ln1116_13_reg_4552;
reg  signed [31:0] trunc_ln1116_14_reg_4557;
reg  signed [31:0] trunc_ln1116_15_reg_4562;
reg  signed [31:0] trunc_ln1116_16_reg_4567;
wire  signed [31:0] trunc_ln366_6_fu_1327_p1;
reg  signed [31:0] trunc_ln366_6_reg_4572;
reg  signed [31:0] trunc_ln366_3_reg_4577;
reg  signed [31:0] trunc_ln366_7_reg_4582;
reg   [383:0] tmp_14_reg_4587;
wire  signed [31:0] trunc_ln377_23_fu_1403_p4;
reg  signed [31:0] trunc_ln377_23_reg_4592;
reg  signed [31:0] trunc_ln377_29_reg_4597;
reg  signed [31:0] trunc_ln377_30_reg_4602;
reg  signed [31:0] trunc_ln1116_17_reg_4607;
reg  signed [31:0] trunc_ln1116_18_reg_4612;
reg  signed [31:0] trunc_ln1116_19_reg_4617;
wire  signed [31:0] trunc_ln377_34_fu_1535_p4;
reg  signed [31:0] trunc_ln377_34_reg_4622;
reg  signed [31:0] trunc_ln377_35_reg_4627;
reg  signed [31:0] trunc_ln377_36_reg_4632;
reg  signed [31:0] trunc_ln1116_20_reg_4637;
reg  signed [31:0] trunc_ln1116_21_reg_4642;
reg  signed [31:0] trunc_ln1116_22_reg_4647;
reg  signed [31:0] trunc_ln1116_23_reg_4652;
reg  signed [31:0] trunc_ln1116_24_reg_4657;
reg  signed [31:0] trunc_ln1116_25_reg_4662;
wire  signed [31:0] trunc_ln366_8_fu_1709_p1;
reg  signed [31:0] trunc_ln366_8_reg_4667;
reg  signed [31:0] trunc_ln366_9_reg_4672;
reg  signed [31:0] trunc_ln366_10_reg_4677;
reg   [383:0] tmp_19_reg_4682;
wire  signed [31:0] trunc_ln377_40_fu_1785_p4;
reg  signed [31:0] trunc_ln377_40_reg_4687;
reg  signed [31:0] trunc_ln377_44_reg_4692;
reg  signed [31:0] trunc_ln377_45_reg_4697;
reg  signed [31:0] trunc_ln1116_26_reg_4702;
reg  signed [31:0] trunc_ln1116_27_reg_4707;
reg  signed [31:0] trunc_ln1116_28_reg_4712;
wire  signed [31:0] trunc_ln377_49_fu_1917_p4;
reg  signed [31:0] trunc_ln377_49_reg_4717;
reg  signed [31:0] trunc_ln377_50_reg_4722;
reg  signed [31:0] trunc_ln377_51_reg_4727;
reg  signed [31:0] trunc_ln1116_29_reg_4732;
reg  signed [31:0] trunc_ln1116_30_reg_4737;
reg  signed [31:0] trunc_ln1116_31_reg_4742;
reg  signed [31:0] trunc_ln1116_32_reg_4747;
reg  signed [31:0] trunc_ln1116_33_reg_4752;
reg  signed [31:0] trunc_ln1116_34_reg_4757;
reg   [31:0] tmp_5_reg_5122;
reg   [31:0] tmp_6_reg_5127;
reg   [31:0] tmp_8_reg_5132;
reg   [31:0] tmp_11_reg_5137;
reg   [31:0] tmp_13_reg_5142;
reg   [31:0] tmp_16_reg_5147;
wire   [50:0] grp_fu_2156_p2;
reg   [50:0] mul_ln703_reg_5152;
wire   [50:0] grp_fu_2165_p2;
reg   [50:0] mul_ln703_1_reg_5157;
wire   [50:0] grp_fu_2174_p2;
reg   [50:0] mul_ln703_2_reg_5162;
wire   [50:0] grp_fu_2183_p2;
reg   [50:0] mul_ln703_3_reg_5167;
wire   [50:0] grp_fu_2192_p2;
reg   [50:0] mul_ln703_4_reg_5172;
wire   [50:0] grp_fu_2201_p2;
reg   [50:0] mul_ln703_5_reg_5177;
wire   [50:0] grp_fu_2210_p2;
reg   [50:0] mul_ln703_6_reg_5182;
wire   [50:0] grp_fu_2219_p2;
reg   [50:0] mul_ln703_7_reg_5187;
wire   [50:0] grp_fu_2228_p2;
reg   [50:0] mul_ln703_8_reg_5192;
wire   [50:0] grp_fu_2237_p2;
reg   [50:0] mul_ln703_9_reg_5197;
wire   [50:0] grp_fu_2246_p2;
reg   [50:0] mul_ln703_10_reg_5202;
wire   [50:0] grp_fu_2255_p2;
reg   [50:0] mul_ln703_11_reg_5207;
reg   [31:0] tmp_27_reg_5212;
reg   [31:0] tmp_28_reg_5217;
reg   [31:0] tmp_29_reg_5222;
reg   [31:0] tmp_30_reg_5227;
reg   [31:0] tmp_31_reg_5232;
reg   [31:0] tmp_32_reg_5237;
wire   [50:0] grp_fu_2326_p2;
reg   [50:0] mul_ln703_12_reg_5242;
wire   [50:0] grp_fu_2335_p2;
reg   [50:0] mul_ln703_13_reg_5247;
wire   [50:0] grp_fu_2344_p2;
reg   [50:0] mul_ln703_14_reg_5252;
wire   [50:0] grp_fu_2353_p2;
reg   [50:0] mul_ln703_15_reg_5257;
wire   [50:0] grp_fu_2362_p2;
reg   [50:0] mul_ln703_16_reg_5262;
wire   [50:0] grp_fu_2371_p2;
reg   [50:0] mul_ln703_17_reg_5267;
wire   [50:0] grp_fu_2380_p2;
reg   [50:0] mul_ln703_18_reg_5272;
wire   [50:0] grp_fu_2389_p2;
reg   [50:0] mul_ln703_19_reg_5277;
wire   [50:0] grp_fu_2398_p2;
reg   [50:0] mul_ln703_20_reg_5282;
wire   [50:0] grp_fu_2407_p2;
reg   [50:0] mul_ln703_21_reg_5287;
wire   [50:0] grp_fu_2416_p2;
reg   [50:0] mul_ln703_22_reg_5292;
wire   [50:0] grp_fu_2425_p2;
reg   [50:0] mul_ln703_23_reg_5297;
reg   [31:0] tmp_39_reg_5302;
reg   [31:0] tmp_40_reg_5307;
reg   [31:0] tmp_41_reg_5312;
reg   [31:0] tmp_42_reg_5317;
reg   [31:0] tmp_43_reg_5322;
reg   [31:0] tmp_44_reg_5327;
wire   [50:0] grp_fu_2496_p2;
reg   [50:0] mul_ln703_24_reg_5332;
wire   [50:0] grp_fu_2505_p2;
reg   [50:0] mul_ln703_25_reg_5337;
wire   [50:0] grp_fu_2514_p2;
reg   [50:0] mul_ln703_26_reg_5342;
wire   [50:0] grp_fu_2523_p2;
reg   [50:0] mul_ln703_27_reg_5347;
wire   [50:0] grp_fu_2532_p2;
reg   [50:0] mul_ln703_28_reg_5352;
wire   [50:0] grp_fu_2541_p2;
reg   [50:0] mul_ln703_29_reg_5357;
wire   [50:0] grp_fu_2550_p2;
reg   [50:0] mul_ln703_30_reg_5362;
wire   [50:0] grp_fu_2559_p2;
reg   [50:0] mul_ln703_31_reg_5367;
wire   [50:0] grp_fu_2568_p2;
reg   [50:0] mul_ln703_32_reg_5372;
wire   [50:0] grp_fu_2577_p2;
reg   [50:0] mul_ln703_33_reg_5377;
wire   [50:0] grp_fu_2586_p2;
reg   [50:0] mul_ln703_34_reg_5382;
wire   [50:0] grp_fu_2595_p2;
reg   [50:0] mul_ln703_35_reg_5387;
reg   [31:0] tmp_51_reg_5392;
reg   [31:0] tmp_52_reg_5397;
reg   [31:0] tmp_53_reg_5402;
reg   [31:0] tmp_54_reg_5407;
reg   [31:0] tmp_55_reg_5412;
reg   [31:0] tmp_56_reg_5417;
wire   [50:0] grp_fu_2666_p2;
reg   [50:0] mul_ln703_36_reg_5422;
wire   [50:0] grp_fu_2675_p2;
reg   [50:0] mul_ln703_37_reg_5427;
wire   [50:0] grp_fu_2684_p2;
reg   [50:0] mul_ln703_38_reg_5432;
wire   [50:0] grp_fu_2693_p2;
reg   [50:0] mul_ln703_39_reg_5437;
wire   [50:0] grp_fu_2702_p2;
reg   [50:0] mul_ln703_40_reg_5442;
wire   [50:0] grp_fu_2711_p2;
reg   [50:0] mul_ln703_41_reg_5447;
wire   [50:0] grp_fu_2720_p2;
reg   [50:0] mul_ln703_42_reg_5452;
wire   [50:0] grp_fu_2729_p2;
reg   [50:0] mul_ln703_43_reg_5457;
wire   [50:0] grp_fu_2738_p2;
reg   [50:0] mul_ln703_44_reg_5462;
wire   [50:0] grp_fu_2747_p2;
reg   [50:0] mul_ln703_45_reg_5467;
wire   [50:0] grp_fu_2756_p2;
reg   [50:0] mul_ln703_46_reg_5472;
wire   [50:0] grp_fu_2765_p2;
reg   [50:0] mul_ln703_47_reg_5477;
wire   [31:0] acc_val_V_5_0_fu_3281_p3;
reg   [31:0] acc_val_V_5_0_reg_5482;
wire   [31:0] acc_val_V_4_0_fu_3288_p3;
reg   [31:0] acc_val_V_4_0_reg_5487;
wire   [31:0] acc_val_V_3_0_fu_3295_p3;
reg   [31:0] acc_val_V_3_0_reg_5492;
wire   [31:0] acc_val_V_2_0_fu_3302_p3;
reg   [31:0] acc_val_V_2_0_reg_5497;
wire   [31:0] acc_val_V_1_0_fu_3309_p3;
reg   [31:0] acc_val_V_1_0_reg_5502;
wire   [31:0] acc_val_V_0_0_fu_3316_p3;
reg   [31:0] acc_val_V_0_0_reg_5507;
wire   [31:0] acc_val_V_5_1_fu_3593_p3;
reg   [31:0] acc_val_V_5_1_reg_5512;
wire   [31:0] acc_val_V_4_1_fu_3600_p3;
reg   [31:0] acc_val_V_4_1_reg_5517;
wire   [31:0] acc_val_V_3_1_fu_3607_p3;
reg   [31:0] acc_val_V_3_1_reg_5522;
wire   [31:0] acc_val_V_2_1_fu_3614_p3;
reg   [31:0] acc_val_V_2_1_reg_5527;
wire   [31:0] acc_val_V_1_1_fu_3621_p3;
reg   [31:0] acc_val_V_1_1_reg_5532;
wire   [31:0] acc_val_V_0_1_fu_3628_p3;
reg   [31:0] acc_val_V_0_1_reg_5537;
wire   [31:0] acc_val_V_5_2_fu_3905_p3;
reg   [31:0] acc_val_V_5_2_reg_5542;
wire   [31:0] acc_val_V_4_2_fu_3912_p3;
reg   [31:0] acc_val_V_4_2_reg_5547;
wire   [31:0] acc_val_V_3_2_fu_3919_p3;
reg   [31:0] acc_val_V_3_2_reg_5552;
wire   [31:0] acc_val_V_2_2_fu_3926_p3;
reg   [31:0] acc_val_V_2_2_reg_5557;
wire   [31:0] acc_val_V_1_2_fu_3933_p3;
reg   [31:0] acc_val_V_1_2_reg_5562;
wire   [31:0] acc_val_V_0_2_fu_3940_p3;
reg   [31:0] acc_val_V_0_2_reg_5567;
wire   [31:0] acc_val_V_5_3_fu_4217_p3;
reg   [31:0] acc_val_V_5_3_reg_5572;
wire   [31:0] acc_val_V_4_3_fu_4224_p3;
reg   [31:0] acc_val_V_4_3_reg_5577;
wire   [31:0] acc_val_V_3_3_fu_4231_p3;
reg   [31:0] acc_val_V_3_3_reg_5582;
wire   [31:0] acc_val_V_2_3_fu_4238_p3;
reg   [31:0] acc_val_V_2_3_reg_5587;
wire   [31:0] acc_val_V_1_3_fu_4245_p3;
reg   [31:0] acc_val_V_1_3_reg_5592;
wire   [31:0] acc_val_V_0_3_fu_4252_p3;
reg   [31:0] acc_val_V_0_3_reg_5597;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
wire   [7:0] buf_0_address0;
reg    buf_0_ce0;
reg    buf_0_we0;
wire   [575:0] buf_0_d0;
wire   [7:0] buf_0_address1;
reg    buf_0_ce1;
wire   [575:0] buf_0_q1;
wire   [7:0] buf_1_address0;
reg    buf_1_ce0;
reg    buf_1_we0;
wire   [575:0] buf_1_d0;
wire   [7:0] buf_1_address1;
reg    buf_1_ce1;
wire   [575:0] buf_1_q1;
wire   [7:0] buf_2_address0;
reg    buf_2_ce0;
reg    buf_2_we0;
wire   [575:0] buf_2_d0;
wire   [7:0] buf_2_address1;
reg    buf_2_ce1;
wire   [575:0] buf_2_q1;
wire   [7:0] buf_3_address0;
reg    buf_3_ce0;
reg    buf_3_we0;
wire   [575:0] buf_3_d0;
wire   [7:0] buf_3_address1;
reg    buf_3_ce1;
wire   [575:0] buf_3_q1;
reg   [191:0] ap_phi_mux_p_067_partset114_lcssa119_phi_fu_353_p4;
reg   [191:0] ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_reg_349;
wire   [191:0] ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_reg_349;
reg   [191:0] ap_phi_mux_p_067_partset114_lcssa119_1_phi_fu_366_p4;
reg   [191:0] ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_1_reg_362;
wire   [191:0] ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_1_reg_362;
reg   [191:0] ap_phi_mux_p_067_partset114_lcssa119_2_phi_fu_379_p4;
reg   [191:0] ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_2_reg_375;
wire   [191:0] ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_2_reg_375;
reg   [191:0] ap_phi_mux_p_067_partset114_lcssa119_3_phi_fu_392_p4;
reg   [191:0] ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_3_reg_388;
wire   [191:0] ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_3_reg_388;
wire   [63:0] zext_ln820_fu_549_p1;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] tmp_1_fu_421_p4;
wire   [0:0] icmp_fu_431_p2;
wire   [0:0] tmp_fu_407_p3;
wire   [0:0] tmp_2_fu_449_p3;
wire   [9:0] add_ln340_1_fu_465_p2;
wire   [0:0] tmp_3_fu_471_p3;
wire   [0:0] cmp34_mid1_fu_487_p2;
wire   [0:0] cmp34_fu_415_p2;
wire   [8:0] tmp_63_fu_501_p4;
wire   [0:0] icmp40_fu_511_p2;
wire   [0:0] brmerge_mid1_fu_517_p2;
wire   [0:0] brmerge_fu_437_p2;
wire   [10:0] select_ln340_fu_457_p3;
wire   [7:0] lshr_ln_fu_539_p4;
wire   [63:0] trunc_ln377_5_fu_685_p3;
wire   [63:0] tmp_16_cast_fu_629_p4;
wire   [95:0] trunc_ln377_4_fu_677_p3;
wire   [95:0] tmp_16_cast3_fu_619_p4;
wire   [127:0] trunc_ln377_3_fu_669_p3;
wire   [127:0] tmp_16_cast2_fu_609_p4;
wire   [63:0] or_ln377_fu_693_p2;
wire   [95:0] or_ln377_1_fu_699_p2;
wire   [127:0] or_ln377_2_fu_705_p2;
wire   [63:0] trunc_ln377_10_fu_817_p3;
wire   [63:0] tmp_17_cast_fu_761_p4;
wire   [95:0] trunc_ln377_9_fu_809_p3;
wire   [95:0] tmp_17_cast3_fu_751_p4;
wire   [127:0] trunc_ln377_2_fu_801_p3;
wire   [127:0] tmp_17_cast2_fu_741_p4;
wire   [63:0] or_ln377_3_fu_825_p2;
wire   [95:0] or_ln377_4_fu_831_p2;
wire   [127:0] or_ln377_5_fu_837_p2;
wire   [63:0] trunc_ln377_13_fu_889_p3;
wire   [63:0] trunc_ln857_2_fu_595_p1;
wire   [95:0] trunc_ln377_12_fu_881_p3;
wire   [95:0] trunc_ln857_1_fu_591_p1;
wire   [127:0] trunc_ln377_11_fu_873_p3;
wire   [127:0] trunc_ln857_fu_587_p1;
wire   [63:0] or_ln377_6_fu_897_p2;
wire   [95:0] or_ln377_7_fu_903_p2;
wire   [127:0] or_ln377_8_fu_909_p2;
wire   [63:0] trunc_ln377_19_fu_1067_p3;
wire   [63:0] tmp_31_cast_fu_1011_p4;
wire   [95:0] trunc_ln377_18_fu_1059_p3;
wire   [95:0] tmp_31_cast3_fu_1001_p4;
wire   [127:0] trunc_ln377_16_fu_1051_p3;
wire   [127:0] tmp_31_cast2_fu_991_p4;
wire   [63:0] or_ln377_9_fu_1075_p2;
wire   [95:0] or_ln377_10_fu_1081_p2;
wire   [127:0] or_ln377_11_fu_1087_p2;
wire   [63:0] trunc_ln377_25_fu_1199_p3;
wire   [63:0] tmp_32_cast_fu_1143_p4;
wire   [95:0] trunc_ln377_24_fu_1191_p3;
wire   [95:0] tmp_32_cast3_fu_1133_p4;
wire   [127:0] trunc_ln377_22_fu_1183_p3;
wire   [127:0] tmp_32_cast2_fu_1123_p4;
wire   [63:0] or_ln377_12_fu_1207_p2;
wire   [95:0] or_ln377_13_fu_1213_p2;
wire   [127:0] or_ln377_14_fu_1219_p2;
wire   [63:0] trunc_ln377_28_fu_1271_p3;
wire   [63:0] trunc_ln857_5_fu_977_p1;
wire   [95:0] trunc_ln377_27_fu_1263_p3;
wire   [95:0] trunc_ln857_4_fu_973_p1;
wire   [127:0] trunc_ln377_26_fu_1255_p3;
wire   [127:0] trunc_ln857_3_fu_969_p1;
wire   [63:0] or_ln377_15_fu_1279_p2;
wire   [95:0] or_ln377_16_fu_1285_p2;
wire   [127:0] or_ln377_17_fu_1291_p2;
wire   [63:0] trunc_ln377_33_fu_1449_p3;
wire   [63:0] tmp_46_cast_fu_1393_p4;
wire   [95:0] trunc_ln377_32_fu_1441_p3;
wire   [95:0] tmp_46_cast3_fu_1383_p4;
wire   [127:0] trunc_ln377_31_fu_1433_p3;
wire   [127:0] tmp_46_cast2_fu_1373_p4;
wire   [63:0] or_ln377_18_fu_1457_p2;
wire   [95:0] or_ln377_19_fu_1463_p2;
wire   [127:0] or_ln377_20_fu_1469_p2;
wire   [63:0] trunc_ln377_39_fu_1581_p3;
wire   [63:0] tmp_47_cast_fu_1525_p4;
wire   [95:0] trunc_ln377_38_fu_1573_p3;
wire   [95:0] tmp_47_cast3_fu_1515_p4;
wire   [127:0] trunc_ln377_37_fu_1565_p3;
wire   [127:0] tmp_47_cast2_fu_1505_p4;
wire   [63:0] or_ln377_21_fu_1589_p2;
wire   [95:0] or_ln377_22_fu_1595_p2;
wire   [127:0] or_ln377_23_fu_1601_p2;
wire   [63:0] trunc_ln377_43_fu_1653_p3;
wire   [63:0] trunc_ln857_8_fu_1359_p1;
wire   [95:0] trunc_ln377_42_fu_1645_p3;
wire   [95:0] trunc_ln857_7_fu_1355_p1;
wire   [127:0] trunc_ln377_41_fu_1637_p3;
wire   [127:0] trunc_ln857_6_fu_1351_p1;
wire   [63:0] or_ln377_24_fu_1661_p2;
wire   [95:0] or_ln377_25_fu_1667_p2;
wire   [127:0] or_ln377_26_fu_1673_p2;
wire   [63:0] trunc_ln377_48_fu_1831_p3;
wire   [63:0] tmp_61_cast_fu_1775_p4;
wire   [95:0] trunc_ln377_47_fu_1823_p3;
wire   [95:0] tmp_61_cast3_fu_1765_p4;
wire   [127:0] trunc_ln377_46_fu_1815_p3;
wire   [127:0] tmp_61_cast2_fu_1755_p4;
wire   [63:0] or_ln377_27_fu_1839_p2;
wire   [95:0] or_ln377_28_fu_1845_p2;
wire   [127:0] or_ln377_29_fu_1851_p2;
wire   [63:0] trunc_ln377_54_fu_1963_p3;
wire   [63:0] tmp_62_cast_fu_1907_p4;
wire   [95:0] trunc_ln377_53_fu_1955_p3;
wire   [95:0] tmp_62_cast3_fu_1897_p4;
wire   [127:0] trunc_ln377_52_fu_1947_p3;
wire   [127:0] tmp_62_cast2_fu_1887_p4;
wire   [63:0] or_ln377_30_fu_1971_p2;
wire   [95:0] or_ln377_31_fu_1977_p2;
wire   [127:0] or_ln377_32_fu_1983_p2;
wire   [63:0] trunc_ln377_57_fu_2035_p3;
wire   [63:0] trunc_ln857_11_fu_1741_p1;
wire   [95:0] trunc_ln377_56_fu_2027_p3;
wire   [95:0] trunc_ln857_10_fu_1737_p1;
wire   [127:0] trunc_ln377_55_fu_2019_p3;
wire   [127:0] trunc_ln857_9_fu_1733_p1;
wire   [63:0] or_ln377_33_fu_2043_p2;
wire   [95:0] or_ln377_34_fu_2049_p2;
wire   [127:0] or_ln377_35_fu_2055_p2;
wire   [18:0] grp_fu_2102_p1;
wire   [18:0] grp_fu_2111_p1;
wire   [18:0] grp_fu_2120_p1;
wire   [18:0] grp_fu_2129_p1;
wire   [18:0] grp_fu_2138_p1;
wire   [18:0] grp_fu_2147_p1;
wire   [18:0] grp_fu_2156_p1;
wire   [18:0] grp_fu_2165_p1;
wire   [18:0] grp_fu_2174_p1;
wire   [18:0] grp_fu_2183_p1;
wire   [18:0] grp_fu_2192_p1;
wire   [18:0] grp_fu_2201_p1;
wire   [18:0] grp_fu_2210_p1;
wire   [18:0] grp_fu_2219_p1;
wire   [18:0] grp_fu_2228_p1;
wire   [18:0] grp_fu_2237_p1;
wire   [18:0] grp_fu_2246_p1;
wire   [18:0] grp_fu_2255_p1;
wire   [18:0] grp_fu_2272_p1;
wire   [18:0] grp_fu_2281_p1;
wire   [18:0] grp_fu_2290_p1;
wire   [18:0] grp_fu_2299_p1;
wire   [18:0] grp_fu_2308_p1;
wire   [18:0] grp_fu_2317_p1;
wire   [18:0] grp_fu_2326_p1;
wire   [18:0] grp_fu_2335_p1;
wire   [18:0] grp_fu_2344_p1;
wire   [18:0] grp_fu_2353_p1;
wire   [18:0] grp_fu_2362_p1;
wire   [18:0] grp_fu_2371_p1;
wire   [18:0] grp_fu_2380_p1;
wire   [18:0] grp_fu_2389_p1;
wire   [18:0] grp_fu_2398_p1;
wire   [18:0] grp_fu_2407_p1;
wire   [18:0] grp_fu_2416_p1;
wire   [18:0] grp_fu_2425_p1;
wire   [18:0] grp_fu_2442_p1;
wire   [18:0] grp_fu_2451_p1;
wire   [18:0] grp_fu_2460_p1;
wire   [18:0] grp_fu_2469_p1;
wire   [18:0] grp_fu_2478_p1;
wire   [18:0] grp_fu_2487_p1;
wire   [18:0] grp_fu_2496_p1;
wire   [18:0] grp_fu_2505_p1;
wire   [18:0] grp_fu_2514_p1;
wire   [18:0] grp_fu_2523_p1;
wire   [18:0] grp_fu_2532_p1;
wire   [18:0] grp_fu_2541_p1;
wire   [18:0] grp_fu_2550_p1;
wire   [18:0] grp_fu_2559_p1;
wire   [18:0] grp_fu_2568_p1;
wire   [18:0] grp_fu_2577_p1;
wire   [18:0] grp_fu_2586_p1;
wire   [18:0] grp_fu_2595_p1;
wire   [18:0] grp_fu_2612_p1;
wire   [18:0] grp_fu_2621_p1;
wire   [18:0] grp_fu_2630_p1;
wire   [18:0] grp_fu_2639_p1;
wire   [18:0] grp_fu_2648_p1;
wire   [18:0] grp_fu_2657_p1;
wire   [18:0] grp_fu_2666_p1;
wire   [18:0] grp_fu_2675_p1;
wire   [18:0] grp_fu_2684_p1;
wire   [18:0] grp_fu_2693_p1;
wire   [18:0] grp_fu_2702_p1;
wire   [18:0] grp_fu_2711_p1;
wire   [18:0] grp_fu_2720_p1;
wire   [18:0] grp_fu_2729_p1;
wire   [18:0] grp_fu_2738_p1;
wire   [18:0] grp_fu_2747_p1;
wire   [18:0] grp_fu_2756_p1;
wire   [18:0] grp_fu_2765_p1;
wire   [50:0] grp_fu_2102_p2;
wire   [50:0] grp_fu_2111_p2;
wire   [50:0] grp_fu_2120_p2;
wire   [50:0] grp_fu_2129_p2;
wire   [50:0] grp_fu_2138_p2;
wire   [50:0] grp_fu_2147_p2;
wire   [50:0] grp_fu_2272_p2;
wire   [50:0] grp_fu_2281_p2;
wire   [50:0] grp_fu_2290_p2;
wire   [50:0] grp_fu_2299_p2;
wire   [50:0] grp_fu_2308_p2;
wire   [50:0] grp_fu_2317_p2;
wire   [50:0] grp_fu_2442_p2;
wire   [50:0] grp_fu_2451_p2;
wire   [50:0] grp_fu_2460_p2;
wire   [50:0] grp_fu_2469_p2;
wire   [50:0] grp_fu_2478_p2;
wire   [50:0] grp_fu_2487_p2;
wire   [50:0] grp_fu_2612_p2;
wire   [50:0] grp_fu_2621_p2;
wire   [50:0] grp_fu_2630_p2;
wire   [50:0] grp_fu_2639_p2;
wire   [50:0] grp_fu_2648_p2;
wire   [50:0] grp_fu_2657_p2;
wire   [50:0] and_ln_fu_3011_p3;
wire   [50:0] add_ln1192_fu_3053_p2;
wire   [31:0] tmp_18_fu_3058_p4;
wire   [50:0] and_ln728_1_fu_3018_p3;
wire   [50:0] add_ln1192_1_fu_3076_p2;
wire   [31:0] tmp_21_fu_3081_p4;
wire   [50:0] and_ln728_2_fu_3025_p3;
wire   [50:0] add_ln1192_2_fu_3099_p2;
wire   [31:0] tmp_23_fu_3104_p4;
wire   [50:0] and_ln728_3_fu_3032_p3;
wire   [50:0] add_ln1192_3_fu_3122_p2;
wire   [31:0] tmp_24_fu_3127_p4;
wire   [50:0] and_ln728_4_fu_3039_p3;
wire   [50:0] add_ln1192_4_fu_3145_p2;
wire   [31:0] tmp_25_fu_3150_p4;
wire   [50:0] and_ln728_5_fu_3046_p3;
wire   [50:0] add_ln1192_5_fu_3168_p2;
wire   [31:0] tmp_26_fu_3173_p4;
wire   [50:0] and_ln728_6_fu_3068_p3;
wire   [50:0] add_ln1192_6_fu_3191_p2;
wire   [50:0] and_ln728_7_fu_3091_p3;
wire   [50:0] add_ln1192_7_fu_3206_p2;
wire   [50:0] and_ln728_8_fu_3114_p3;
wire   [50:0] add_ln1192_8_fu_3221_p2;
wire   [50:0] and_ln728_9_fu_3137_p3;
wire   [50:0] add_ln1192_9_fu_3236_p2;
wire   [50:0] and_ln728_s_fu_3160_p3;
wire   [50:0] add_ln1192_10_fu_3251_p2;
wire   [50:0] and_ln728_10_fu_3183_p3;
wire   [50:0] add_ln1192_11_fu_3266_p2;
wire   [31:0] acc_val_5_V_fu_3271_p4;
wire   [31:0] acc_val_4_V_fu_3256_p4;
wire   [31:0] acc_val_3_V_fu_3241_p4;
wire   [31:0] acc_val_2_V_fu_3226_p4;
wire   [31:0] acc_val_1_V_fu_3211_p4;
wire   [31:0] acc_val_0_V_fu_3196_p4;
wire   [50:0] and_ln728_11_fu_3323_p3;
wire   [50:0] add_ln1192_12_fu_3365_p2;
wire   [31:0] tmp_33_fu_3370_p4;
wire   [50:0] and_ln728_12_fu_3330_p3;
wire   [50:0] add_ln1192_13_fu_3388_p2;
wire   [31:0] tmp_34_fu_3393_p4;
wire   [50:0] and_ln728_13_fu_3337_p3;
wire   [50:0] add_ln1192_14_fu_3411_p2;
wire   [31:0] tmp_35_fu_3416_p4;
wire   [50:0] and_ln728_14_fu_3344_p3;
wire   [50:0] add_ln1192_15_fu_3434_p2;
wire   [31:0] tmp_36_fu_3439_p4;
wire   [50:0] and_ln728_15_fu_3351_p3;
wire   [50:0] add_ln1192_16_fu_3457_p2;
wire   [31:0] tmp_37_fu_3462_p4;
wire   [50:0] and_ln728_16_fu_3358_p3;
wire   [50:0] add_ln1192_17_fu_3480_p2;
wire   [31:0] tmp_38_fu_3485_p4;
wire   [50:0] and_ln728_17_fu_3380_p3;
wire   [50:0] add_ln1192_18_fu_3503_p2;
wire   [50:0] and_ln728_18_fu_3403_p3;
wire   [50:0] add_ln1192_19_fu_3518_p2;
wire   [50:0] and_ln728_19_fu_3426_p3;
wire   [50:0] add_ln1192_20_fu_3533_p2;
wire   [50:0] and_ln728_20_fu_3449_p3;
wire   [50:0] add_ln1192_21_fu_3548_p2;
wire   [50:0] and_ln728_21_fu_3472_p3;
wire   [50:0] add_ln1192_22_fu_3563_p2;
wire   [50:0] and_ln728_22_fu_3495_p3;
wire   [50:0] add_ln1192_23_fu_3578_p2;
wire   [31:0] acc_val_5_V_1_fu_3583_p4;
wire   [31:0] acc_val_4_V_1_fu_3568_p4;
wire   [31:0] acc_val_3_V_1_fu_3553_p4;
wire   [31:0] acc_val_2_V_1_fu_3538_p4;
wire   [31:0] acc_val_1_V_1_fu_3523_p4;
wire   [31:0] acc_val_0_V_1_fu_3508_p4;
wire   [50:0] and_ln728_23_fu_3635_p3;
wire   [50:0] add_ln1192_24_fu_3677_p2;
wire   [31:0] tmp_45_fu_3682_p4;
wire   [50:0] and_ln728_24_fu_3642_p3;
wire   [50:0] add_ln1192_25_fu_3700_p2;
wire   [31:0] tmp_46_fu_3705_p4;
wire   [50:0] and_ln728_25_fu_3649_p3;
wire   [50:0] add_ln1192_26_fu_3723_p2;
wire   [31:0] tmp_47_fu_3728_p4;
wire   [50:0] and_ln728_26_fu_3656_p3;
wire   [50:0] add_ln1192_27_fu_3746_p2;
wire   [31:0] tmp_48_fu_3751_p4;
wire   [50:0] and_ln728_27_fu_3663_p3;
wire   [50:0] add_ln1192_28_fu_3769_p2;
wire   [31:0] tmp_49_fu_3774_p4;
wire   [50:0] and_ln728_28_fu_3670_p3;
wire   [50:0] add_ln1192_29_fu_3792_p2;
wire   [31:0] tmp_50_fu_3797_p4;
wire   [50:0] and_ln728_29_fu_3692_p3;
wire   [50:0] add_ln1192_30_fu_3815_p2;
wire   [50:0] and_ln728_30_fu_3715_p3;
wire   [50:0] add_ln1192_31_fu_3830_p2;
wire   [50:0] and_ln728_31_fu_3738_p3;
wire   [50:0] add_ln1192_32_fu_3845_p2;
wire   [50:0] and_ln728_32_fu_3761_p3;
wire   [50:0] add_ln1192_33_fu_3860_p2;
wire   [50:0] and_ln728_33_fu_3784_p3;
wire   [50:0] add_ln1192_34_fu_3875_p2;
wire   [50:0] and_ln728_34_fu_3807_p3;
wire   [50:0] add_ln1192_35_fu_3890_p2;
wire   [31:0] acc_val_5_V_2_fu_3895_p4;
wire   [31:0] acc_val_4_V_2_fu_3880_p4;
wire   [31:0] acc_val_3_V_2_fu_3865_p4;
wire   [31:0] acc_val_2_V_2_fu_3850_p4;
wire   [31:0] acc_val_1_V_2_fu_3835_p4;
wire   [31:0] acc_val_0_V_2_fu_3820_p4;
wire   [50:0] and_ln728_35_fu_3947_p3;
wire   [50:0] add_ln1192_36_fu_3989_p2;
wire   [31:0] tmp_57_fu_3994_p4;
wire   [50:0] and_ln728_36_fu_3954_p3;
wire   [50:0] add_ln1192_37_fu_4012_p2;
wire   [31:0] tmp_58_fu_4017_p4;
wire   [50:0] and_ln728_37_fu_3961_p3;
wire   [50:0] add_ln1192_38_fu_4035_p2;
wire   [31:0] tmp_59_fu_4040_p4;
wire   [50:0] and_ln728_38_fu_3968_p3;
wire   [50:0] add_ln1192_39_fu_4058_p2;
wire   [31:0] tmp_60_fu_4063_p4;
wire   [50:0] and_ln728_39_fu_3975_p3;
wire   [50:0] add_ln1192_40_fu_4081_p2;
wire   [31:0] tmp_61_fu_4086_p4;
wire   [50:0] and_ln728_40_fu_3982_p3;
wire   [50:0] add_ln1192_41_fu_4104_p2;
wire   [31:0] tmp_62_fu_4109_p4;
wire   [50:0] and_ln728_41_fu_4004_p3;
wire   [50:0] add_ln1192_42_fu_4127_p2;
wire   [50:0] and_ln728_42_fu_4027_p3;
wire   [50:0] add_ln1192_43_fu_4142_p2;
wire   [50:0] and_ln728_43_fu_4050_p3;
wire   [50:0] add_ln1192_44_fu_4157_p2;
wire   [50:0] and_ln728_44_fu_4073_p3;
wire   [50:0] add_ln1192_45_fu_4172_p2;
wire   [50:0] and_ln728_45_fu_4096_p3;
wire   [50:0] add_ln1192_46_fu_4187_p2;
wire   [50:0] and_ln728_46_fu_4119_p3;
wire   [50:0] add_ln1192_47_fu_4202_p2;
wire   [31:0] acc_val_5_V_3_fu_4207_p4;
wire   [31:0] acc_val_4_V_3_fu_4192_p4;
wire   [31:0] acc_val_3_V_3_fu_4177_p4;
wire   [31:0] acc_val_2_V_3_fu_4162_p4;
wire   [31:0] acc_val_1_V_3_fu_4147_p4;
wire   [31:0] acc_val_0_V_3_fu_4132_p4;
reg    grp_fu_2102_ce;
reg    grp_fu_2111_ce;
reg    grp_fu_2120_ce;
reg    grp_fu_2129_ce;
reg    grp_fu_2138_ce;
reg    grp_fu_2147_ce;
reg    grp_fu_2156_ce;
reg    grp_fu_2165_ce;
reg    grp_fu_2174_ce;
reg    grp_fu_2183_ce;
reg    grp_fu_2192_ce;
reg    grp_fu_2201_ce;
reg    grp_fu_2210_ce;
reg    grp_fu_2219_ce;
reg    grp_fu_2228_ce;
reg    grp_fu_2237_ce;
reg    grp_fu_2246_ce;
reg    grp_fu_2255_ce;
reg    grp_fu_2272_ce;
reg    grp_fu_2281_ce;
reg    grp_fu_2290_ce;
reg    grp_fu_2299_ce;
reg    grp_fu_2308_ce;
reg    grp_fu_2317_ce;
reg    grp_fu_2326_ce;
reg    grp_fu_2335_ce;
reg    grp_fu_2344_ce;
reg    grp_fu_2353_ce;
reg    grp_fu_2362_ce;
reg    grp_fu_2371_ce;
reg    grp_fu_2380_ce;
reg    grp_fu_2389_ce;
reg    grp_fu_2398_ce;
reg    grp_fu_2407_ce;
reg    grp_fu_2416_ce;
reg    grp_fu_2425_ce;
reg    grp_fu_2442_ce;
reg    grp_fu_2451_ce;
reg    grp_fu_2460_ce;
reg    grp_fu_2469_ce;
reg    grp_fu_2478_ce;
reg    grp_fu_2487_ce;
reg    grp_fu_2496_ce;
reg    grp_fu_2505_ce;
reg    grp_fu_2514_ce;
reg    grp_fu_2523_ce;
reg    grp_fu_2532_ce;
reg    grp_fu_2541_ce;
reg    grp_fu_2550_ce;
reg    grp_fu_2559_ce;
reg    grp_fu_2568_ce;
reg    grp_fu_2577_ce;
reg    grp_fu_2586_ce;
reg    grp_fu_2595_ce;
reg    grp_fu_2612_ce;
reg    grp_fu_2621_ce;
reg    grp_fu_2630_ce;
reg    grp_fu_2639_ce;
reg    grp_fu_2648_ce;
reg    grp_fu_2657_ce;
reg    grp_fu_2666_ce;
reg    grp_fu_2675_ce;
reg    grp_fu_2684_ce;
reg    grp_fu_2693_ce;
reg    grp_fu_2702_ce;
reg    grp_fu_2711_ce;
reg    grp_fu_2720_ce;
reg    grp_fu_2729_ce;
reg    grp_fu_2738_ce;
reg    grp_fu_2747_ce;
reg    grp_fu_2756_ce;
reg    grp_fu_2765_ce;
wire    ap_CS_fsm_state10;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_51;
reg    ap_enable_state2_pp0_iter0_stage0;
reg    ap_enable_operation_72;
reg    ap_enable_state3_pp0_iter1_stage0;
wire    ap_enable_operation_273;
reg    ap_enable_state4_pp0_iter2_stage0;
reg    ap_enable_operation_55;
reg    ap_enable_operation_122;
wire    ap_enable_operation_311;
reg    ap_enable_operation_59;
reg    ap_enable_operation_172;
wire    ap_enable_operation_349;
reg    ap_enable_operation_63;
reg    ap_enable_operation_222;
wire    ap_enable_operation_387;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_169;
reg    ap_condition_948;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

optical_flow_tensor_weight_y_buf_0 #(
    .DataWidth( 576 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_0_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_0_address0),
    .ce0(buf_0_ce0),
    .we0(buf_0_we0),
    .d0(buf_0_d0),
    .address1(buf_0_address1),
    .ce1(buf_0_ce1),
    .q1(buf_0_q1)
);

optical_flow_tensor_weight_y_buf_0 #(
    .DataWidth( 576 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_1_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .we0(buf_1_we0),
    .d0(buf_1_d0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .q1(buf_1_q1)
);

optical_flow_tensor_weight_y_buf_0 #(
    .DataWidth( 576 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_2_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .we0(buf_2_we0),
    .d0(buf_2_d0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .q1(buf_2_q1)
);

optical_flow_tensor_weight_y_buf_0 #(
    .DataWidth( 576 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_3_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_3_address0),
    .ce0(buf_3_ce0),
    .we0(buf_3_we0),
    .d0(buf_3_d0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .q1(buf_3_q1)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U310(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln_reg_4402),
    .din1(grp_fu_2102_p1),
    .ce(grp_fu_2102_ce),
    .dout(grp_fu_2102_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U311(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln3_reg_4417),
    .din1(grp_fu_2111_p1),
    .ce(grp_fu_2111_ce),
    .dout(grp_fu_2111_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U312(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_1_reg_4422),
    .din1(grp_fu_2120_p1),
    .ce(grp_fu_2120_ce),
    .dout(grp_fu_2120_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U313(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_2_reg_4427),
    .din1(grp_fu_2129_p1),
    .ce(grp_fu_2129_ce),
    .dout(grp_fu_2129_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U314(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln2_reg_4407),
    .din1(grp_fu_2138_p1),
    .ce(grp_fu_2138_ce),
    .dout(grp_fu_2138_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U315(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_1_reg_4412),
    .din1(grp_fu_2147_p1),
    .ce(grp_fu_2147_ce),
    .dout(grp_fu_2147_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U316(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_6_reg_4432),
    .din1(grp_fu_2156_p1),
    .ce(grp_fu_2156_ce),
    .dout(grp_fu_2156_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U317(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_5_reg_4447),
    .din1(grp_fu_2165_p1),
    .ce(grp_fu_2165_ce),
    .dout(grp_fu_2165_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U318(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_6_reg_4452),
    .din1(grp_fu_2174_p1),
    .ce(grp_fu_2174_ce),
    .dout(grp_fu_2174_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U319(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_7_reg_4457),
    .din1(grp_fu_2183_p1),
    .ce(grp_fu_2183_ce),
    .dout(grp_fu_2183_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U320(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_7_reg_4437),
    .din1(grp_fu_2192_p1),
    .ce(grp_fu_2192_ce),
    .dout(grp_fu_2192_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U321(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_8_reg_4442),
    .din1(grp_fu_2201_p1),
    .ce(grp_fu_2201_ce),
    .dout(grp_fu_2201_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U322(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_reg_4382),
    .din1(grp_fu_2210_p1),
    .ce(grp_fu_2210_ce),
    .dout(grp_fu_2210_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U323(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_s_reg_4462),
    .din1(grp_fu_2219_p1),
    .ce(grp_fu_2219_ce),
    .dout(grp_fu_2219_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U324(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_3_reg_4467),
    .din1(grp_fu_2228_p1),
    .ce(grp_fu_2228_ce),
    .dout(grp_fu_2228_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U325(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_4_reg_4472),
    .din1(grp_fu_2237_p1),
    .ce(grp_fu_2237_ce),
    .dout(grp_fu_2237_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U326(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_4_reg_4387),
    .din1(grp_fu_2246_p1),
    .ce(grp_fu_2246_ce),
    .dout(grp_fu_2246_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U327(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_5_reg_4392),
    .din1(grp_fu_2255_p1),
    .ce(grp_fu_2255_ce),
    .dout(grp_fu_2255_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U328(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_s_reg_4497),
    .din1(grp_fu_2272_p1),
    .ce(grp_fu_2272_ce),
    .dout(grp_fu_2272_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U329(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_8_reg_4512),
    .din1(grp_fu_2281_p1),
    .ce(grp_fu_2281_ce),
    .dout(grp_fu_2281_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U330(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_9_reg_4517),
    .din1(grp_fu_2290_p1),
    .ce(grp_fu_2290_ce),
    .dout(grp_fu_2290_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U331(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_10_reg_4522),
    .din1(grp_fu_2299_p1),
    .ce(grp_fu_2299_ce),
    .dout(grp_fu_2299_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U332(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_14_reg_4502),
    .din1(grp_fu_2308_p1),
    .ce(grp_fu_2308_ce),
    .dout(grp_fu_2308_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U333(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_15_reg_4507),
    .din1(grp_fu_2317_p1),
    .ce(grp_fu_2317_ce),
    .dout(grp_fu_2317_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U334(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_17_reg_4527),
    .din1(grp_fu_2326_p1),
    .ce(grp_fu_2326_ce),
    .dout(grp_fu_2326_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U335(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_11_reg_4542),
    .din1(grp_fu_2335_p1),
    .ce(grp_fu_2335_ce),
    .dout(grp_fu_2335_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U336(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_12_reg_4547),
    .din1(grp_fu_2344_p1),
    .ce(grp_fu_2344_ce),
    .dout(grp_fu_2344_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U337(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_13_reg_4552),
    .din1(grp_fu_2353_p1),
    .ce(grp_fu_2353_ce),
    .dout(grp_fu_2353_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U338(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_20_reg_4532),
    .din1(grp_fu_2362_p1),
    .ce(grp_fu_2362_ce),
    .dout(grp_fu_2362_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U339(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_21_reg_4537),
    .din1(grp_fu_2371_p1),
    .ce(grp_fu_2371_ce),
    .dout(grp_fu_2371_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U340(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_2_reg_4477),
    .din1(grp_fu_2380_p1),
    .ce(grp_fu_2380_ce),
    .dout(grp_fu_2380_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U341(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_14_reg_4557),
    .din1(grp_fu_2389_p1),
    .ce(grp_fu_2389_ce),
    .dout(grp_fu_2389_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U342(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_15_reg_4562),
    .din1(grp_fu_2398_p1),
    .ce(grp_fu_2398_ce),
    .dout(grp_fu_2398_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U343(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_16_reg_4567),
    .din1(grp_fu_2407_p1),
    .ce(grp_fu_2407_ce),
    .dout(grp_fu_2407_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U344(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_s_reg_4482),
    .din1(grp_fu_2416_p1),
    .ce(grp_fu_2416_ce),
    .dout(grp_fu_2416_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U345(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_1_reg_4487),
    .din1(grp_fu_2425_p1),
    .ce(grp_fu_2425_ce),
    .dout(grp_fu_2425_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U346(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_23_reg_4592),
    .din1(grp_fu_2442_p1),
    .ce(grp_fu_2442_ce),
    .dout(grp_fu_2442_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U347(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_17_reg_4607),
    .din1(grp_fu_2451_p1),
    .ce(grp_fu_2451_ce),
    .dout(grp_fu_2451_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U348(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_18_reg_4612),
    .din1(grp_fu_2460_p1),
    .ce(grp_fu_2460_ce),
    .dout(grp_fu_2460_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U349(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_19_reg_4617),
    .din1(grp_fu_2469_p1),
    .ce(grp_fu_2469_ce),
    .dout(grp_fu_2469_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U350(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_29_reg_4597),
    .din1(grp_fu_2478_p1),
    .ce(grp_fu_2478_ce),
    .dout(grp_fu_2478_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U351(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_30_reg_4602),
    .din1(grp_fu_2487_p1),
    .ce(grp_fu_2487_ce),
    .dout(grp_fu_2487_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U352(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_34_reg_4622),
    .din1(grp_fu_2496_p1),
    .ce(grp_fu_2496_ce),
    .dout(grp_fu_2496_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U353(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_20_reg_4637),
    .din1(grp_fu_2505_p1),
    .ce(grp_fu_2505_ce),
    .dout(grp_fu_2505_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U354(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_21_reg_4642),
    .din1(grp_fu_2514_p1),
    .ce(grp_fu_2514_ce),
    .dout(grp_fu_2514_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U355(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_22_reg_4647),
    .din1(grp_fu_2523_p1),
    .ce(grp_fu_2523_ce),
    .dout(grp_fu_2523_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U356(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_35_reg_4627),
    .din1(grp_fu_2532_p1),
    .ce(grp_fu_2532_ce),
    .dout(grp_fu_2532_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U357(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_36_reg_4632),
    .din1(grp_fu_2541_p1),
    .ce(grp_fu_2541_ce),
    .dout(grp_fu_2541_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U358(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_6_reg_4572),
    .din1(grp_fu_2550_p1),
    .ce(grp_fu_2550_ce),
    .dout(grp_fu_2550_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U359(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_23_reg_4652),
    .din1(grp_fu_2559_p1),
    .ce(grp_fu_2559_ce),
    .dout(grp_fu_2559_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U360(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_24_reg_4657),
    .din1(grp_fu_2568_p1),
    .ce(grp_fu_2568_ce),
    .dout(grp_fu_2568_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U361(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_25_reg_4662),
    .din1(grp_fu_2577_p1),
    .ce(grp_fu_2577_ce),
    .dout(grp_fu_2577_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U362(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_3_reg_4577),
    .din1(grp_fu_2586_p1),
    .ce(grp_fu_2586_ce),
    .dout(grp_fu_2586_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U363(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_7_reg_4582),
    .din1(grp_fu_2595_p1),
    .ce(grp_fu_2595_ce),
    .dout(grp_fu_2595_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U364(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_40_reg_4687),
    .din1(grp_fu_2612_p1),
    .ce(grp_fu_2612_ce),
    .dout(grp_fu_2612_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U365(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_26_reg_4702),
    .din1(grp_fu_2621_p1),
    .ce(grp_fu_2621_ce),
    .dout(grp_fu_2621_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U366(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_27_reg_4707),
    .din1(grp_fu_2630_p1),
    .ce(grp_fu_2630_ce),
    .dout(grp_fu_2630_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U367(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_28_reg_4712),
    .din1(grp_fu_2639_p1),
    .ce(grp_fu_2639_ce),
    .dout(grp_fu_2639_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U368(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_44_reg_4692),
    .din1(grp_fu_2648_p1),
    .ce(grp_fu_2648_ce),
    .dout(grp_fu_2648_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U369(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_45_reg_4697),
    .din1(grp_fu_2657_p1),
    .ce(grp_fu_2657_ce),
    .dout(grp_fu_2657_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U370(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_49_reg_4717),
    .din1(grp_fu_2666_p1),
    .ce(grp_fu_2666_ce),
    .dout(grp_fu_2666_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U371(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_29_reg_4732),
    .din1(grp_fu_2675_p1),
    .ce(grp_fu_2675_ce),
    .dout(grp_fu_2675_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U372(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_30_reg_4737),
    .din1(grp_fu_2684_p1),
    .ce(grp_fu_2684_ce),
    .dout(grp_fu_2684_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U373(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_31_reg_4742),
    .din1(grp_fu_2693_p1),
    .ce(grp_fu_2693_ce),
    .dout(grp_fu_2693_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U374(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_50_reg_4722),
    .din1(grp_fu_2702_p1),
    .ce(grp_fu_2702_ce),
    .dout(grp_fu_2702_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U375(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln377_51_reg_4727),
    .din1(grp_fu_2711_p1),
    .ce(grp_fu_2711_ce),
    .dout(grp_fu_2711_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U376(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_8_reg_4667),
    .din1(grp_fu_2720_p1),
    .ce(grp_fu_2720_ce),
    .dout(grp_fu_2720_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U377(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_32_reg_4747),
    .din1(grp_fu_2729_p1),
    .ce(grp_fu_2729_ce),
    .dout(grp_fu_2729_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U378(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_33_reg_4752),
    .din1(grp_fu_2738_p1),
    .ce(grp_fu_2738_ce),
    .dout(grp_fu_2738_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U379(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln1116_34_reg_4757),
    .din1(grp_fu_2747_p1),
    .ce(grp_fu_2747_ce),
    .dout(grp_fu_2747_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U380(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_9_reg_4672),
    .din1(grp_fu_2756_p1),
    .ce(grp_fu_2756_ce),
    .dout(grp_fu_2756_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U381(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln366_10_reg_4677),
    .din1(grp_fu_2765_p1),
    .ce(grp_fu_2765_ce),
    .dout(grp_fu_2765_p2)
);

always @ (posedge ap_clk) begin
    ap_CS_fsm <= ap_NS_fsm;
end

always @ (posedge ap_clk) begin
    if ((ap_continue == 1'b1)) begin
        ap_done_reg <= 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_done_reg <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_enable_reg_pp0_iter0 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b1 == 1'b1)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_169)) begin
        if (((select_ln340_1_fu_479_p3 == 1'd1) & (icmp_ln340_fu_443_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_1_reg_362 <= 192'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_1_reg_362 <= ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_1_reg_362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_169)) begin
        if (((select_ln340_1_fu_479_p3 == 1'd1) & (icmp_ln340_fu_443_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_2_reg_375 <= 192'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_2_reg_375 <= ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_2_reg_375;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_169)) begin
        if (((select_ln340_1_fu_479_p3 == 1'd1) & (icmp_ln340_fu_443_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_3_reg_388 <= 192'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_3_reg_388 <= ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_3_reg_388;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_169)) begin
        if (((select_ln340_1_fu_479_p3 == 1'd1) & (icmp_ln340_fu_443_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_reg_349 <= 192'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_reg_349 <= ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_reg_349;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln340_fu_443_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        c_reg_338 <= add_ln342_fu_557_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_338 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln340_fu_443_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_reg_316 <= add_ln340_fu_401_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_316 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_948)) begin
        if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0))) begin
            p_067_partset114_lcssa119_1_reg_362 <= outer_1_V_val_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            p_067_partset114_lcssa119_1_reg_362 <= ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_1_reg_362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_948)) begin
        if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0))) begin
            p_067_partset114_lcssa119_2_reg_375 <= outer_2_V_val_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            p_067_partset114_lcssa119_2_reg_375 <= ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_2_reg_375;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_948)) begin
        if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0))) begin
            p_067_partset114_lcssa119_3_reg_388 <= outer_3_V_val_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            p_067_partset114_lcssa119_3_reg_388 <= ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_3_reg_388;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_948)) begin
        if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0))) begin
            p_067_partset114_lcssa119_reg_349 <= outer_V_val_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            p_067_partset114_lcssa119_reg_349 <= ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_reg_349;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln340_fu_443_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        r_reg_327 <= select_ln340_4_fu_531_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        r_reg_327 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
        start_once_reg <= 1'b1;
    end else if ((internal_ap_ready == 1'b1)) begin
        start_once_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_val_V_0_0_reg_5507 <= acc_val_V_0_0_fu_3316_p3;
        acc_val_V_0_1_reg_5537 <= acc_val_V_0_1_fu_3628_p3;
        acc_val_V_0_2_reg_5567 <= acc_val_V_0_2_fu_3940_p3;
        acc_val_V_0_3_reg_5597 <= acc_val_V_0_3_fu_4252_p3;
        acc_val_V_1_0_reg_5502 <= acc_val_V_1_0_fu_3309_p3;
        acc_val_V_1_1_reg_5532 <= acc_val_V_1_1_fu_3621_p3;
        acc_val_V_1_2_reg_5562 <= acc_val_V_1_2_fu_3933_p3;
        acc_val_V_1_3_reg_5592 <= acc_val_V_1_3_fu_4245_p3;
        acc_val_V_2_0_reg_5497 <= acc_val_V_2_0_fu_3302_p3;
        acc_val_V_2_1_reg_5527 <= acc_val_V_2_1_fu_3614_p3;
        acc_val_V_2_2_reg_5557 <= acc_val_V_2_2_fu_3926_p3;
        acc_val_V_2_3_reg_5587 <= acc_val_V_2_3_fu_4238_p3;
        acc_val_V_3_0_reg_5492 <= acc_val_V_3_0_fu_3295_p3;
        acc_val_V_3_1_reg_5522 <= acc_val_V_3_1_fu_3607_p3;
        acc_val_V_3_2_reg_5552 <= acc_val_V_3_2_fu_3919_p3;
        acc_val_V_3_3_reg_5582 <= acc_val_V_3_3_fu_4231_p3;
        acc_val_V_4_0_reg_5487 <= acc_val_V_4_0_fu_3288_p3;
        acc_val_V_4_1_reg_5517 <= acc_val_V_4_1_fu_3600_p3;
        acc_val_V_4_2_reg_5547 <= acc_val_V_4_2_fu_3912_p3;
        acc_val_V_4_3_reg_5577 <= acc_val_V_4_3_fu_4224_p3;
        acc_val_V_5_0_reg_5482 <= acc_val_V_5_0_fu_3281_p3;
        acc_val_V_5_1_reg_5512 <= acc_val_V_5_1_fu_3593_p3;
        acc_val_V_5_2_reg_5542 <= acc_val_V_5_2_fu_3905_p3;
        acc_val_V_5_3_reg_5572 <= acc_val_V_5_3_fu_4217_p3;
        select_ln340_2_reg_4316_pp0_iter2_reg <= select_ln340_2_reg_4316_pp0_iter1_reg;
        select_ln340_2_reg_4316_pp0_iter3_reg <= select_ln340_2_reg_4316_pp0_iter2_reg;
        select_ln340_2_reg_4316_pp0_iter4_reg <= select_ln340_2_reg_4316_pp0_iter3_reg;
        select_ln340_2_reg_4316_pp0_iter5_reg <= select_ln340_2_reg_4316_pp0_iter4_reg;
        select_ln340_3_reg_4320_pp0_iter2_reg <= select_ln340_3_reg_4320_pp0_iter1_reg;
        select_ln340_3_reg_4320_pp0_iter3_reg <= select_ln340_3_reg_4320_pp0_iter2_reg;
        select_ln340_3_reg_4320_pp0_iter4_reg <= select_ln340_3_reg_4320_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln340_fu_443_p2 == 1'd0))) begin
        buf_0_addr_reg_4353 <= zext_ln820_fu_549_p1;
        buf_1_addr_reg_4359 <= zext_ln820_fu_549_p1;
        buf_2_addr_reg_4365 <= zext_ln820_fu_549_p1;
        buf_3_addr_reg_4371 <= zext_ln820_fu_549_p1;
        select_ln340_1_reg_4312 <= select_ln340_1_fu_479_p3;
        select_ln340_2_reg_4316 <= select_ln340_2_fu_493_p3;
        select_ln340_3_reg_4320 <= select_ln340_3_fu_523_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_0_addr_reg_4353_pp0_iter1_reg <= buf_0_addr_reg_4353;
        buf_1_addr_reg_4359_pp0_iter1_reg <= buf_1_addr_reg_4359;
        buf_2_addr_reg_4365_pp0_iter1_reg <= buf_2_addr_reg_4365;
        buf_3_addr_reg_4371_pp0_iter1_reg <= buf_3_addr_reg_4371;
        icmp_ln340_reg_4308 <= icmp_ln340_fu_443_p2;
        select_ln340_2_reg_4316_pp0_iter1_reg <= select_ln340_2_reg_4316;
        select_ln340_3_reg_4320_pp0_iter1_reg <= select_ln340_3_reg_4320;
        tmp_14_reg_4587 <= {{buf_2_q1[575:192]}};
        tmp_19_reg_4682 <= {{buf_3_q1[575:192]}};
        tmp_9_reg_4492 <= {{buf_1_q1[575:192]}};
        tmp_s_reg_4397 <= {{buf_0_q1[575:192]}};
        trunc_ln366_2_reg_4477 <= trunc_ln366_2_fu_945_p1;
        trunc_ln366_6_reg_4572 <= trunc_ln366_6_fu_1327_p1;
        trunc_ln366_8_reg_4667 <= trunc_ln366_8_fu_1709_p1;
        trunc_ln366_reg_4382 <= trunc_ln366_fu_563_p1;
        trunc_ln377_17_reg_4527 <= {{buf_1_q1[415:384]}};
        trunc_ln377_23_reg_4592 <= {{buf_2_q1[223:192]}};
        trunc_ln377_34_reg_4622 <= {{buf_2_q1[415:384]}};
        trunc_ln377_40_reg_4687 <= {{buf_3_q1[223:192]}};
        trunc_ln377_49_reg_4717 <= {{buf_3_q1[415:384]}};
        trunc_ln377_6_reg_4432 <= {{buf_0_q1[415:384]}};
        trunc_ln377_s_reg_4497 <= {{buf_1_q1[223:192]}};
        trunc_ln_reg_4402 <= {{buf_0_q1[223:192]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln340_3_reg_4320_pp0_iter3_reg == 1'd0))) begin
        mul_ln703_10_reg_5202 <= grp_fu_2246_p2;
        mul_ln703_11_reg_5207 <= grp_fu_2255_p2;
        mul_ln703_12_reg_5242 <= grp_fu_2326_p2;
        mul_ln703_13_reg_5247 <= grp_fu_2335_p2;
        mul_ln703_14_reg_5252 <= grp_fu_2344_p2;
        mul_ln703_15_reg_5257 <= grp_fu_2353_p2;
        mul_ln703_16_reg_5262 <= grp_fu_2362_p2;
        mul_ln703_17_reg_5267 <= grp_fu_2371_p2;
        mul_ln703_18_reg_5272 <= grp_fu_2380_p2;
        mul_ln703_19_reg_5277 <= grp_fu_2389_p2;
        mul_ln703_1_reg_5157 <= grp_fu_2165_p2;
        mul_ln703_20_reg_5282 <= grp_fu_2398_p2;
        mul_ln703_21_reg_5287 <= grp_fu_2407_p2;
        mul_ln703_22_reg_5292 <= grp_fu_2416_p2;
        mul_ln703_23_reg_5297 <= grp_fu_2425_p2;
        mul_ln703_24_reg_5332 <= grp_fu_2496_p2;
        mul_ln703_25_reg_5337 <= grp_fu_2505_p2;
        mul_ln703_26_reg_5342 <= grp_fu_2514_p2;
        mul_ln703_27_reg_5347 <= grp_fu_2523_p2;
        mul_ln703_28_reg_5352 <= grp_fu_2532_p2;
        mul_ln703_29_reg_5357 <= grp_fu_2541_p2;
        mul_ln703_2_reg_5162 <= grp_fu_2174_p2;
        mul_ln703_30_reg_5362 <= grp_fu_2550_p2;
        mul_ln703_31_reg_5367 <= grp_fu_2559_p2;
        mul_ln703_32_reg_5372 <= grp_fu_2568_p2;
        mul_ln703_33_reg_5377 <= grp_fu_2577_p2;
        mul_ln703_34_reg_5382 <= grp_fu_2586_p2;
        mul_ln703_35_reg_5387 <= grp_fu_2595_p2;
        mul_ln703_36_reg_5422 <= grp_fu_2666_p2;
        mul_ln703_37_reg_5427 <= grp_fu_2675_p2;
        mul_ln703_38_reg_5432 <= grp_fu_2684_p2;
        mul_ln703_39_reg_5437 <= grp_fu_2693_p2;
        mul_ln703_3_reg_5167 <= grp_fu_2183_p2;
        mul_ln703_40_reg_5442 <= grp_fu_2702_p2;
        mul_ln703_41_reg_5447 <= grp_fu_2711_p2;
        mul_ln703_42_reg_5452 <= grp_fu_2720_p2;
        mul_ln703_43_reg_5457 <= grp_fu_2729_p2;
        mul_ln703_44_reg_5462 <= grp_fu_2738_p2;
        mul_ln703_45_reg_5467 <= grp_fu_2747_p2;
        mul_ln703_46_reg_5472 <= grp_fu_2756_p2;
        mul_ln703_47_reg_5477 <= grp_fu_2765_p2;
        mul_ln703_4_reg_5172 <= grp_fu_2192_p2;
        mul_ln703_5_reg_5177 <= grp_fu_2201_p2;
        mul_ln703_6_reg_5182 <= grp_fu_2210_p2;
        mul_ln703_7_reg_5187 <= grp_fu_2219_p2;
        mul_ln703_8_reg_5192 <= grp_fu_2228_p2;
        mul_ln703_9_reg_5197 <= grp_fu_2237_p2;
        mul_ln703_reg_5152 <= grp_fu_2156_p2;
        tmp_11_reg_5137 <= {{grp_fu_2129_p2[50:19]}};
        tmp_13_reg_5142 <= {{grp_fu_2138_p2[50:19]}};
        tmp_16_reg_5147 <= {{grp_fu_2147_p2[50:19]}};
        tmp_27_reg_5212 <= {{grp_fu_2272_p2[50:19]}};
        tmp_28_reg_5217 <= {{grp_fu_2281_p2[50:19]}};
        tmp_29_reg_5222 <= {{grp_fu_2290_p2[50:19]}};
        tmp_30_reg_5227 <= {{grp_fu_2299_p2[50:19]}};
        tmp_31_reg_5232 <= {{grp_fu_2308_p2[50:19]}};
        tmp_32_reg_5237 <= {{grp_fu_2317_p2[50:19]}};
        tmp_39_reg_5302 <= {{grp_fu_2442_p2[50:19]}};
        tmp_40_reg_5307 <= {{grp_fu_2451_p2[50:19]}};
        tmp_41_reg_5312 <= {{grp_fu_2460_p2[50:19]}};
        tmp_42_reg_5317 <= {{grp_fu_2469_p2[50:19]}};
        tmp_43_reg_5322 <= {{grp_fu_2478_p2[50:19]}};
        tmp_44_reg_5327 <= {{grp_fu_2487_p2[50:19]}};
        tmp_51_reg_5392 <= {{grp_fu_2612_p2[50:19]}};
        tmp_52_reg_5397 <= {{grp_fu_2621_p2[50:19]}};
        tmp_53_reg_5402 <= {{grp_fu_2630_p2[50:19]}};
        tmp_54_reg_5407 <= {{grp_fu_2639_p2[50:19]}};
        tmp_55_reg_5412 <= {{grp_fu_2648_p2[50:19]}};
        tmp_56_reg_5417 <= {{grp_fu_2657_p2[50:19]}};
        tmp_5_reg_5122 <= {{grp_fu_2102_p2[50:19]}};
        tmp_6_reg_5127 <= {{grp_fu_2111_p2[50:19]}};
        tmp_8_reg_5132 <= {{grp_fu_2120_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln340_3_reg_4320 == 1'd0))) begin
        trunc_ln1116_10_reg_4522 <= {{or_ln377_11_fu_1087_p2[127:96]}};
        trunc_ln1116_11_reg_4542 <= {{or_ln377_12_fu_1207_p2[63:32]}};
        trunc_ln1116_12_reg_4547 <= {{or_ln377_13_fu_1213_p2[95:64]}};
        trunc_ln1116_13_reg_4552 <= {{or_ln377_14_fu_1219_p2[127:96]}};
        trunc_ln1116_14_reg_4557 <= {{or_ln377_15_fu_1279_p2[63:32]}};
        trunc_ln1116_15_reg_4562 <= {{or_ln377_16_fu_1285_p2[95:64]}};
        trunc_ln1116_16_reg_4567 <= {{or_ln377_17_fu_1291_p2[127:96]}};
        trunc_ln1116_17_reg_4607 <= {{or_ln377_18_fu_1457_p2[63:32]}};
        trunc_ln1116_18_reg_4612 <= {{or_ln377_19_fu_1463_p2[95:64]}};
        trunc_ln1116_19_reg_4617 <= {{or_ln377_20_fu_1469_p2[127:96]}};
        trunc_ln1116_1_reg_4422 <= {{or_ln377_1_fu_699_p2[95:64]}};
        trunc_ln1116_20_reg_4637 <= {{or_ln377_21_fu_1589_p2[63:32]}};
        trunc_ln1116_21_reg_4642 <= {{or_ln377_22_fu_1595_p2[95:64]}};
        trunc_ln1116_22_reg_4647 <= {{or_ln377_23_fu_1601_p2[127:96]}};
        trunc_ln1116_23_reg_4652 <= {{or_ln377_24_fu_1661_p2[63:32]}};
        trunc_ln1116_24_reg_4657 <= {{or_ln377_25_fu_1667_p2[95:64]}};
        trunc_ln1116_25_reg_4662 <= {{or_ln377_26_fu_1673_p2[127:96]}};
        trunc_ln1116_26_reg_4702 <= {{or_ln377_27_fu_1839_p2[63:32]}};
        trunc_ln1116_27_reg_4707 <= {{or_ln377_28_fu_1845_p2[95:64]}};
        trunc_ln1116_28_reg_4712 <= {{or_ln377_29_fu_1851_p2[127:96]}};
        trunc_ln1116_29_reg_4732 <= {{or_ln377_30_fu_1971_p2[63:32]}};
        trunc_ln1116_2_reg_4427 <= {{or_ln377_2_fu_705_p2[127:96]}};
        trunc_ln1116_30_reg_4737 <= {{or_ln377_31_fu_1977_p2[95:64]}};
        trunc_ln1116_31_reg_4742 <= {{or_ln377_32_fu_1983_p2[127:96]}};
        trunc_ln1116_32_reg_4747 <= {{or_ln377_33_fu_2043_p2[63:32]}};
        trunc_ln1116_33_reg_4752 <= {{or_ln377_34_fu_2049_p2[95:64]}};
        trunc_ln1116_34_reg_4757 <= {{or_ln377_35_fu_2055_p2[127:96]}};
        trunc_ln1116_3_reg_4467 <= {{or_ln377_7_fu_903_p2[95:64]}};
        trunc_ln1116_4_reg_4472 <= {{or_ln377_8_fu_909_p2[127:96]}};
        trunc_ln1116_5_reg_4447 <= {{or_ln377_3_fu_825_p2[63:32]}};
        trunc_ln1116_6_reg_4452 <= {{or_ln377_4_fu_831_p2[95:64]}};
        trunc_ln1116_7_reg_4457 <= {{or_ln377_5_fu_837_p2[127:96]}};
        trunc_ln1116_8_reg_4512 <= {{or_ln377_9_fu_1075_p2[63:32]}};
        trunc_ln1116_9_reg_4517 <= {{or_ln377_10_fu_1081_p2[95:64]}};
        trunc_ln1116_s_reg_4462 <= {{or_ln377_6_fu_897_p2[63:32]}};
        trunc_ln2_reg_4407 <= {{buf_0_q1[351:320]}};
        trunc_ln366_10_reg_4677 <= {{ap_phi_mux_p_067_partset114_lcssa119_3_phi_fu_392_p4[191:160]}};
        trunc_ln366_1_reg_4487 <= {{ap_phi_mux_p_067_partset114_lcssa119_1_phi_fu_366_p4[191:160]}};
        trunc_ln366_3_reg_4577 <= {{ap_phi_mux_p_067_partset114_lcssa119_2_phi_fu_379_p4[159:128]}};
        trunc_ln366_4_reg_4387 <= {{ap_phi_mux_p_067_partset114_lcssa119_phi_fu_353_p4[159:128]}};
        trunc_ln366_5_reg_4392 <= {{ap_phi_mux_p_067_partset114_lcssa119_phi_fu_353_p4[191:160]}};
        trunc_ln366_7_reg_4582 <= {{ap_phi_mux_p_067_partset114_lcssa119_2_phi_fu_379_p4[191:160]}};
        trunc_ln366_9_reg_4672 <= {{ap_phi_mux_p_067_partset114_lcssa119_3_phi_fu_392_p4[159:128]}};
        trunc_ln366_s_reg_4482 <= {{ap_phi_mux_p_067_partset114_lcssa119_1_phi_fu_366_p4[159:128]}};
        trunc_ln377_14_reg_4502 <= {{buf_1_q1[351:320]}};
        trunc_ln377_15_reg_4507 <= {{buf_1_q1[383:352]}};
        trunc_ln377_1_reg_4412 <= {{buf_0_q1[383:352]}};
        trunc_ln377_20_reg_4532 <= {{buf_1_q1[543:512]}};
        trunc_ln377_21_reg_4537 <= {{buf_1_q1[575:544]}};
        trunc_ln377_29_reg_4597 <= {{buf_2_q1[351:320]}};
        trunc_ln377_30_reg_4602 <= {{buf_2_q1[383:352]}};
        trunc_ln377_35_reg_4627 <= {{buf_2_q1[543:512]}};
        trunc_ln377_36_reg_4632 <= {{buf_2_q1[575:544]}};
        trunc_ln377_44_reg_4692 <= {{buf_3_q1[351:320]}};
        trunc_ln377_45_reg_4697 <= {{buf_3_q1[383:352]}};
        trunc_ln377_50_reg_4722 <= {{buf_3_q1[543:512]}};
        trunc_ln377_51_reg_4727 <= {{buf_3_q1[575:544]}};
        trunc_ln377_7_reg_4437 <= {{buf_0_q1[543:512]}};
        trunc_ln377_8_reg_4442 <= {{buf_0_q1[575:544]}};
        trunc_ln3_reg_4417 <= {{or_ln377_fu_693_p2[63:32]}};
    end
end

always @ (*) begin
    if ((icmp_ln340_fu_443_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0))) begin
        ap_phi_mux_p_067_partset114_lcssa119_1_phi_fu_366_p4 = outer_1_V_val_V_dout;
    end else begin
        ap_phi_mux_p_067_partset114_lcssa119_1_phi_fu_366_p4 = ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_1_reg_362;
    end
end

always @ (*) begin
    if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0))) begin
        ap_phi_mux_p_067_partset114_lcssa119_2_phi_fu_379_p4 = outer_2_V_val_V_dout;
    end else begin
        ap_phi_mux_p_067_partset114_lcssa119_2_phi_fu_379_p4 = ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_2_reg_375;
    end
end

always @ (*) begin
    if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0))) begin
        ap_phi_mux_p_067_partset114_lcssa119_3_phi_fu_392_p4 = outer_3_V_val_V_dout;
    end else begin
        ap_phi_mux_p_067_partset114_lcssa119_3_phi_fu_392_p4 = ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_3_reg_388;
    end
end

always @ (*) begin
    if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0))) begin
        ap_phi_mux_p_067_partset114_lcssa119_phi_fu_353_p4 = outer_V_val_V_dout;
    end else begin
        ap_phi_mux_p_067_partset114_lcssa119_phi_fu_353_p4 = ap_phi_reg_pp0_iter1_p_067_partset114_lcssa119_reg_349;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_0_ce0 = 1'b1;
    end else begin
        buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        buf_0_ce1 = 1'b1;
    end else begin
        buf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_0_we0 = 1'b1;
    end else begin
        buf_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_ce0 = 1'b1;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        buf_1_ce1 = 1'b1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_we0 = 1'b1;
    end else begin
        buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_2_ce0 = 1'b1;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        buf_2_ce1 = 1'b1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_2_we0 = 1'b1;
    end else begin
        buf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_3_ce0 = 1'b1;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        buf_3_ce1 = 1'b1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_3_we0 = 1'b1;
    end else begin
        buf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2102_ce = 1'b1;
    end else begin
        grp_fu_2102_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2111_ce = 1'b1;
    end else begin
        grp_fu_2111_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2120_ce = 1'b1;
    end else begin
        grp_fu_2120_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2129_ce = 1'b1;
    end else begin
        grp_fu_2129_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2138_ce = 1'b1;
    end else begin
        grp_fu_2138_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2147_ce = 1'b1;
    end else begin
        grp_fu_2147_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2156_ce = 1'b1;
    end else begin
        grp_fu_2156_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2165_ce = 1'b1;
    end else begin
        grp_fu_2165_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2174_ce = 1'b1;
    end else begin
        grp_fu_2174_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2183_ce = 1'b1;
    end else begin
        grp_fu_2183_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2192_ce = 1'b1;
    end else begin
        grp_fu_2192_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2201_ce = 1'b1;
    end else begin
        grp_fu_2201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2210_ce = 1'b1;
    end else begin
        grp_fu_2210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2219_ce = 1'b1;
    end else begin
        grp_fu_2219_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2228_ce = 1'b1;
    end else begin
        grp_fu_2228_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2237_ce = 1'b1;
    end else begin
        grp_fu_2237_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2246_ce = 1'b1;
    end else begin
        grp_fu_2246_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2255_ce = 1'b1;
    end else begin
        grp_fu_2255_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2272_ce = 1'b1;
    end else begin
        grp_fu_2272_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2281_ce = 1'b1;
    end else begin
        grp_fu_2281_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2290_ce = 1'b1;
    end else begin
        grp_fu_2290_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2299_ce = 1'b1;
    end else begin
        grp_fu_2299_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2308_ce = 1'b1;
    end else begin
        grp_fu_2308_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2317_ce = 1'b1;
    end else begin
        grp_fu_2317_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2326_ce = 1'b1;
    end else begin
        grp_fu_2326_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2335_ce = 1'b1;
    end else begin
        grp_fu_2335_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2344_ce = 1'b1;
    end else begin
        grp_fu_2344_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2353_ce = 1'b1;
    end else begin
        grp_fu_2353_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2362_ce = 1'b1;
    end else begin
        grp_fu_2362_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2371_ce = 1'b1;
    end else begin
        grp_fu_2371_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2380_ce = 1'b1;
    end else begin
        grp_fu_2380_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2389_ce = 1'b1;
    end else begin
        grp_fu_2389_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2398_ce = 1'b1;
    end else begin
        grp_fu_2398_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2407_ce = 1'b1;
    end else begin
        grp_fu_2407_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2416_ce = 1'b1;
    end else begin
        grp_fu_2416_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2425_ce = 1'b1;
    end else begin
        grp_fu_2425_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2442_ce = 1'b1;
    end else begin
        grp_fu_2442_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2451_ce = 1'b1;
    end else begin
        grp_fu_2451_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2460_ce = 1'b1;
    end else begin
        grp_fu_2460_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2469_ce = 1'b1;
    end else begin
        grp_fu_2469_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2478_ce = 1'b1;
    end else begin
        grp_fu_2478_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2487_ce = 1'b1;
    end else begin
        grp_fu_2487_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2496_ce = 1'b1;
    end else begin
        grp_fu_2496_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2505_ce = 1'b1;
    end else begin
        grp_fu_2505_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2514_ce = 1'b1;
    end else begin
        grp_fu_2514_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2523_ce = 1'b1;
    end else begin
        grp_fu_2523_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2532_ce = 1'b1;
    end else begin
        grp_fu_2532_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2541_ce = 1'b1;
    end else begin
        grp_fu_2541_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2550_ce = 1'b1;
    end else begin
        grp_fu_2550_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2559_ce = 1'b1;
    end else begin
        grp_fu_2559_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2568_ce = 1'b1;
    end else begin
        grp_fu_2568_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2577_ce = 1'b1;
    end else begin
        grp_fu_2577_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2586_ce = 1'b1;
    end else begin
        grp_fu_2586_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2595_ce = 1'b1;
    end else begin
        grp_fu_2595_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2612_ce = 1'b1;
    end else begin
        grp_fu_2612_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2621_ce = 1'b1;
    end else begin
        grp_fu_2621_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2630_ce = 1'b1;
    end else begin
        grp_fu_2630_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2639_ce = 1'b1;
    end else begin
        grp_fu_2639_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2648_ce = 1'b1;
    end else begin
        grp_fu_2648_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2657_ce = 1'b1;
    end else begin
        grp_fu_2657_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2666_ce = 1'b1;
    end else begin
        grp_fu_2666_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2675_ce = 1'b1;
    end else begin
        grp_fu_2675_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2684_ce = 1'b1;
    end else begin
        grp_fu_2684_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2693_ce = 1'b1;
    end else begin
        grp_fu_2693_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2702_ce = 1'b1;
    end else begin
        grp_fu_2702_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2711_ce = 1'b1;
    end else begin
        grp_fu_2711_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2720_ce = 1'b1;
    end else begin
        grp_fu_2720_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2729_ce = 1'b1;
    end else begin
        grp_fu_2729_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2738_ce = 1'b1;
    end else begin
        grp_fu_2738_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2747_ce = 1'b1;
    end else begin
        grp_fu_2747_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2756_ce = 1'b1;
    end else begin
        grp_fu_2756_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2765_ce = 1'b1;
    end else begin
        grp_fu_2765_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outer_1_V_val_V_blk_n = outer_1_V_val_V_empty_n;
    end else begin
        outer_1_V_val_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op123_read_state3 == 1'b1))) begin
        outer_1_V_val_V_read = 1'b1;
    end else begin
        outer_1_V_val_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outer_2_V_val_V_blk_n = outer_2_V_val_V_empty_n;
    end else begin
        outer_2_V_val_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op173_read_state3 == 1'b1))) begin
        outer_2_V_val_V_read = 1'b1;
    end else begin
        outer_2_V_val_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outer_3_V_val_V_blk_n = outer_3_V_val_V_empty_n;
    end else begin
        outer_3_V_val_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op223_read_state3 == 1'b1))) begin
        outer_3_V_val_V_read = 1'b1;
    end else begin
        outer_3_V_val_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outer_V_val_V_blk_n = outer_V_val_V_empty_n;
    end else begin
        outer_V_val_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op73_read_state3 == 1'b1))) begin
        outer_V_val_V_read = 1'b1;
    end else begin
        outer_V_val_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1))) begin
        tensor_y_1_V_val_V_blk_n = tensor_y_1_V_val_V_full_n;
    end else begin
        tensor_y_1_V_val_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1))) begin
        tensor_y_1_V_val_V_write = 1'b1;
    end else begin
        tensor_y_1_V_val_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1))) begin
        tensor_y_2_V_val_V_blk_n = tensor_y_2_V_val_V_full_n;
    end else begin
        tensor_y_2_V_val_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1))) begin
        tensor_y_2_V_val_V_write = 1'b1;
    end else begin
        tensor_y_2_V_val_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1))) begin
        tensor_y_3_V_val_V_blk_n = tensor_y_3_V_val_V_full_n;
    end else begin
        tensor_y_3_V_val_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1))) begin
        tensor_y_3_V_val_V_write = 1'b1;
    end else begin
        tensor_y_3_V_val_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1))) begin
        tensor_y_V_val_V_blk_n = tensor_y_V_val_V_full_n;
    end else begin
        tensor_y_V_val_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1))) begin
        tensor_y_V_val_V_write = 1'b1;
    end else begin
        tensor_y_V_val_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln340_fu_443_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln340_fu_443_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_val_0_V_1_fu_3508_p4 = {{add_ln1192_18_fu_3503_p2[50:19]}};

assign acc_val_0_V_2_fu_3820_p4 = {{add_ln1192_30_fu_3815_p2[50:19]}};

assign acc_val_0_V_3_fu_4132_p4 = {{add_ln1192_42_fu_4127_p2[50:19]}};

assign acc_val_0_V_fu_3196_p4 = {{add_ln1192_6_fu_3191_p2[50:19]}};

assign acc_val_1_V_1_fu_3523_p4 = {{add_ln1192_19_fu_3518_p2[50:19]}};

assign acc_val_1_V_2_fu_3835_p4 = {{add_ln1192_31_fu_3830_p2[50:19]}};

assign acc_val_1_V_3_fu_4147_p4 = {{add_ln1192_43_fu_4142_p2[50:19]}};

assign acc_val_1_V_fu_3211_p4 = {{add_ln1192_7_fu_3206_p2[50:19]}};

assign acc_val_2_V_1_fu_3538_p4 = {{add_ln1192_20_fu_3533_p2[50:19]}};

assign acc_val_2_V_2_fu_3850_p4 = {{add_ln1192_32_fu_3845_p2[50:19]}};

assign acc_val_2_V_3_fu_4162_p4 = {{add_ln1192_44_fu_4157_p2[50:19]}};

assign acc_val_2_V_fu_3226_p4 = {{add_ln1192_8_fu_3221_p2[50:19]}};

assign acc_val_3_V_1_fu_3553_p4 = {{add_ln1192_21_fu_3548_p2[50:19]}};

assign acc_val_3_V_2_fu_3865_p4 = {{add_ln1192_33_fu_3860_p2[50:19]}};

assign acc_val_3_V_3_fu_4177_p4 = {{add_ln1192_45_fu_4172_p2[50:19]}};

assign acc_val_3_V_fu_3241_p4 = {{add_ln1192_9_fu_3236_p2[50:19]}};

assign acc_val_4_V_1_fu_3568_p4 = {{add_ln1192_22_fu_3563_p2[50:19]}};

assign acc_val_4_V_2_fu_3880_p4 = {{add_ln1192_34_fu_3875_p2[50:19]}};

assign acc_val_4_V_3_fu_4192_p4 = {{add_ln1192_46_fu_4187_p2[50:19]}};

assign acc_val_4_V_fu_3256_p4 = {{add_ln1192_10_fu_3251_p2[50:19]}};

assign acc_val_5_V_1_fu_3583_p4 = {{add_ln1192_23_fu_3578_p2[50:19]}};

assign acc_val_5_V_2_fu_3895_p4 = {{add_ln1192_35_fu_3890_p2[50:19]}};

assign acc_val_5_V_3_fu_4207_p4 = {{add_ln1192_47_fu_4202_p2[50:19]}};

assign acc_val_5_V_fu_3271_p4 = {{add_ln1192_11_fu_3266_p2[50:19]}};

assign acc_val_V_0_0_fu_3316_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_0_V_fu_3196_p4);

assign acc_val_V_0_1_fu_3628_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_0_V_1_fu_3508_p4);

assign acc_val_V_0_2_fu_3940_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_0_V_2_fu_3820_p4);

assign acc_val_V_0_3_fu_4252_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_0_V_3_fu_4132_p4);

assign acc_val_V_1_0_fu_3309_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_1_V_fu_3211_p4);

assign acc_val_V_1_1_fu_3621_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_1_V_1_fu_3523_p4);

assign acc_val_V_1_2_fu_3933_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_1_V_2_fu_3835_p4);

assign acc_val_V_1_3_fu_4245_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_1_V_3_fu_4147_p4);

assign acc_val_V_2_0_fu_3302_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_2_V_fu_3226_p4);

assign acc_val_V_2_1_fu_3614_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_2_V_1_fu_3538_p4);

assign acc_val_V_2_2_fu_3926_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_2_V_2_fu_3850_p4);

assign acc_val_V_2_3_fu_4238_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_2_V_3_fu_4162_p4);

assign acc_val_V_3_0_fu_3295_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_3_V_fu_3241_p4);

assign acc_val_V_3_1_fu_3607_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_3_V_1_fu_3553_p4);

assign acc_val_V_3_2_fu_3919_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_3_V_2_fu_3865_p4);

assign acc_val_V_3_3_fu_4231_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_3_V_3_fu_4177_p4);

assign acc_val_V_4_0_fu_3288_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_4_V_fu_3256_p4);

assign acc_val_V_4_1_fu_3600_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_4_V_1_fu_3568_p4);

assign acc_val_V_4_2_fu_3912_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_4_V_2_fu_3880_p4);

assign acc_val_V_4_3_fu_4224_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_4_V_3_fu_4192_p4);

assign acc_val_V_5_0_fu_3281_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_5_V_fu_3271_p4);

assign acc_val_V_5_1_fu_3593_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_5_V_1_fu_3583_p4);

assign acc_val_V_5_2_fu_3905_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_5_V_2_fu_3895_p4);

assign acc_val_V_5_3_fu_4217_p3 = ((select_ln340_3_reg_4320_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : acc_val_5_V_3_fu_4207_p4);

assign add_ln1192_10_fu_3251_p2 = (and_ln728_s_fu_3160_p3 + mul_ln703_10_reg_5202);

assign add_ln1192_11_fu_3266_p2 = (and_ln728_10_fu_3183_p3 + mul_ln703_11_reg_5207);

assign add_ln1192_12_fu_3365_p2 = (and_ln728_11_fu_3323_p3 + mul_ln703_12_reg_5242);

assign add_ln1192_13_fu_3388_p2 = (and_ln728_12_fu_3330_p3 + mul_ln703_13_reg_5247);

assign add_ln1192_14_fu_3411_p2 = (and_ln728_13_fu_3337_p3 + mul_ln703_14_reg_5252);

assign add_ln1192_15_fu_3434_p2 = (and_ln728_14_fu_3344_p3 + mul_ln703_15_reg_5257);

assign add_ln1192_16_fu_3457_p2 = (and_ln728_15_fu_3351_p3 + mul_ln703_16_reg_5262);

assign add_ln1192_17_fu_3480_p2 = (and_ln728_16_fu_3358_p3 + mul_ln703_17_reg_5267);

assign add_ln1192_18_fu_3503_p2 = (and_ln728_17_fu_3380_p3 + mul_ln703_18_reg_5272);

assign add_ln1192_19_fu_3518_p2 = (and_ln728_18_fu_3403_p3 + mul_ln703_19_reg_5277);

assign add_ln1192_1_fu_3076_p2 = (and_ln728_1_fu_3018_p3 + mul_ln703_1_reg_5157);

assign add_ln1192_20_fu_3533_p2 = (and_ln728_19_fu_3426_p3 + mul_ln703_20_reg_5282);

assign add_ln1192_21_fu_3548_p2 = (and_ln728_20_fu_3449_p3 + mul_ln703_21_reg_5287);

assign add_ln1192_22_fu_3563_p2 = (and_ln728_21_fu_3472_p3 + mul_ln703_22_reg_5292);

assign add_ln1192_23_fu_3578_p2 = (and_ln728_22_fu_3495_p3 + mul_ln703_23_reg_5297);

assign add_ln1192_24_fu_3677_p2 = (and_ln728_23_fu_3635_p3 + mul_ln703_24_reg_5332);

assign add_ln1192_25_fu_3700_p2 = (and_ln728_24_fu_3642_p3 + mul_ln703_25_reg_5337);

assign add_ln1192_26_fu_3723_p2 = (and_ln728_25_fu_3649_p3 + mul_ln703_26_reg_5342);

assign add_ln1192_27_fu_3746_p2 = (and_ln728_26_fu_3656_p3 + mul_ln703_27_reg_5347);

assign add_ln1192_28_fu_3769_p2 = (and_ln728_27_fu_3663_p3 + mul_ln703_28_reg_5352);

assign add_ln1192_29_fu_3792_p2 = (and_ln728_28_fu_3670_p3 + mul_ln703_29_reg_5357);

assign add_ln1192_2_fu_3099_p2 = (and_ln728_2_fu_3025_p3 + mul_ln703_2_reg_5162);

assign add_ln1192_30_fu_3815_p2 = (and_ln728_29_fu_3692_p3 + mul_ln703_30_reg_5362);

assign add_ln1192_31_fu_3830_p2 = (and_ln728_30_fu_3715_p3 + mul_ln703_31_reg_5367);

assign add_ln1192_32_fu_3845_p2 = (and_ln728_31_fu_3738_p3 + mul_ln703_32_reg_5372);

assign add_ln1192_33_fu_3860_p2 = (and_ln728_32_fu_3761_p3 + mul_ln703_33_reg_5377);

assign add_ln1192_34_fu_3875_p2 = (and_ln728_33_fu_3784_p3 + mul_ln703_34_reg_5382);

assign add_ln1192_35_fu_3890_p2 = (and_ln728_34_fu_3807_p3 + mul_ln703_35_reg_5387);

assign add_ln1192_36_fu_3989_p2 = (and_ln728_35_fu_3947_p3 + mul_ln703_36_reg_5422);

assign add_ln1192_37_fu_4012_p2 = (and_ln728_36_fu_3954_p3 + mul_ln703_37_reg_5427);

assign add_ln1192_38_fu_4035_p2 = (and_ln728_37_fu_3961_p3 + mul_ln703_38_reg_5432);

assign add_ln1192_39_fu_4058_p2 = (and_ln728_38_fu_3968_p3 + mul_ln703_39_reg_5437);

assign add_ln1192_3_fu_3122_p2 = (and_ln728_3_fu_3032_p3 + mul_ln703_3_reg_5167);

assign add_ln1192_40_fu_4081_p2 = (and_ln728_39_fu_3975_p3 + mul_ln703_40_reg_5442);

assign add_ln1192_41_fu_4104_p2 = (and_ln728_40_fu_3982_p3 + mul_ln703_41_reg_5447);

assign add_ln1192_42_fu_4127_p2 = (and_ln728_41_fu_4004_p3 + mul_ln703_42_reg_5452);

assign add_ln1192_43_fu_4142_p2 = (and_ln728_42_fu_4027_p3 + mul_ln703_43_reg_5457);

assign add_ln1192_44_fu_4157_p2 = (and_ln728_43_fu_4050_p3 + mul_ln703_44_reg_5462);

assign add_ln1192_45_fu_4172_p2 = (and_ln728_44_fu_4073_p3 + mul_ln703_45_reg_5467);

assign add_ln1192_46_fu_4187_p2 = (and_ln728_45_fu_4096_p3 + mul_ln703_46_reg_5472);

assign add_ln1192_47_fu_4202_p2 = (and_ln728_46_fu_4119_p3 + mul_ln703_47_reg_5477);

assign add_ln1192_4_fu_3145_p2 = (and_ln728_4_fu_3039_p3 + mul_ln703_4_reg_5172);

assign add_ln1192_5_fu_3168_p2 = (and_ln728_5_fu_3046_p3 + mul_ln703_5_reg_5177);

assign add_ln1192_6_fu_3191_p2 = (and_ln728_6_fu_3068_p3 + mul_ln703_6_reg_5182);

assign add_ln1192_7_fu_3206_p2 = (and_ln728_7_fu_3091_p3 + mul_ln703_7_reg_5187);

assign add_ln1192_8_fu_3221_p2 = (and_ln728_8_fu_3114_p3 + mul_ln703_8_reg_5192);

assign add_ln1192_9_fu_3236_p2 = (and_ln728_9_fu_3137_p3 + mul_ln703_9_reg_5197);

assign add_ln1192_fu_3053_p2 = (and_ln_fu_3011_p3 + mul_ln703_reg_5152);

assign add_ln340_1_fu_465_p2 = (r_reg_327 + 10'd1);

assign add_ln340_fu_401_p2 = (indvar_flatten_reg_316 + 18'd1);

assign add_ln342_fu_557_p2 = (select_ln340_fu_457_p3 + 11'd4);

assign and_ln728_10_fu_3183_p3 = {{tmp_26_fu_3173_p4}, {19'd0}};

assign and_ln728_11_fu_3323_p3 = {{tmp_27_reg_5212}, {19'd0}};

assign and_ln728_12_fu_3330_p3 = {{tmp_28_reg_5217}, {19'd0}};

assign and_ln728_13_fu_3337_p3 = {{tmp_29_reg_5222}, {19'd0}};

assign and_ln728_14_fu_3344_p3 = {{tmp_30_reg_5227}, {19'd0}};

assign and_ln728_15_fu_3351_p3 = {{tmp_31_reg_5232}, {19'd0}};

assign and_ln728_16_fu_3358_p3 = {{tmp_32_reg_5237}, {19'd0}};

assign and_ln728_17_fu_3380_p3 = {{tmp_33_fu_3370_p4}, {19'd0}};

assign and_ln728_18_fu_3403_p3 = {{tmp_34_fu_3393_p4}, {19'd0}};

assign and_ln728_19_fu_3426_p3 = {{tmp_35_fu_3416_p4}, {19'd0}};

assign and_ln728_1_fu_3018_p3 = {{tmp_6_reg_5127}, {19'd0}};

assign and_ln728_20_fu_3449_p3 = {{tmp_36_fu_3439_p4}, {19'd0}};

assign and_ln728_21_fu_3472_p3 = {{tmp_37_fu_3462_p4}, {19'd0}};

assign and_ln728_22_fu_3495_p3 = {{tmp_38_fu_3485_p4}, {19'd0}};

assign and_ln728_23_fu_3635_p3 = {{tmp_39_reg_5302}, {19'd0}};

assign and_ln728_24_fu_3642_p3 = {{tmp_40_reg_5307}, {19'd0}};

assign and_ln728_25_fu_3649_p3 = {{tmp_41_reg_5312}, {19'd0}};

assign and_ln728_26_fu_3656_p3 = {{tmp_42_reg_5317}, {19'd0}};

assign and_ln728_27_fu_3663_p3 = {{tmp_43_reg_5322}, {19'd0}};

assign and_ln728_28_fu_3670_p3 = {{tmp_44_reg_5327}, {19'd0}};

assign and_ln728_29_fu_3692_p3 = {{tmp_45_fu_3682_p4}, {19'd0}};

assign and_ln728_2_fu_3025_p3 = {{tmp_8_reg_5132}, {19'd0}};

assign and_ln728_30_fu_3715_p3 = {{tmp_46_fu_3705_p4}, {19'd0}};

assign and_ln728_31_fu_3738_p3 = {{tmp_47_fu_3728_p4}, {19'd0}};

assign and_ln728_32_fu_3761_p3 = {{tmp_48_fu_3751_p4}, {19'd0}};

assign and_ln728_33_fu_3784_p3 = {{tmp_49_fu_3774_p4}, {19'd0}};

assign and_ln728_34_fu_3807_p3 = {{tmp_50_fu_3797_p4}, {19'd0}};

assign and_ln728_35_fu_3947_p3 = {{tmp_51_reg_5392}, {19'd0}};

assign and_ln728_36_fu_3954_p3 = {{tmp_52_reg_5397}, {19'd0}};

assign and_ln728_37_fu_3961_p3 = {{tmp_53_reg_5402}, {19'd0}};

assign and_ln728_38_fu_3968_p3 = {{tmp_54_reg_5407}, {19'd0}};

assign and_ln728_39_fu_3975_p3 = {{tmp_55_reg_5412}, {19'd0}};

assign and_ln728_3_fu_3032_p3 = {{tmp_11_reg_5137}, {19'd0}};

assign and_ln728_40_fu_3982_p3 = {{tmp_56_reg_5417}, {19'd0}};

assign and_ln728_41_fu_4004_p3 = {{tmp_57_fu_3994_p4}, {19'd0}};

assign and_ln728_42_fu_4027_p3 = {{tmp_58_fu_4017_p4}, {19'd0}};

assign and_ln728_43_fu_4050_p3 = {{tmp_59_fu_4040_p4}, {19'd0}};

assign and_ln728_44_fu_4073_p3 = {{tmp_60_fu_4063_p4}, {19'd0}};

assign and_ln728_45_fu_4096_p3 = {{tmp_61_fu_4086_p4}, {19'd0}};

assign and_ln728_46_fu_4119_p3 = {{tmp_62_fu_4109_p4}, {19'd0}};

assign and_ln728_4_fu_3039_p3 = {{tmp_13_reg_5142}, {19'd0}};

assign and_ln728_5_fu_3046_p3 = {{tmp_16_reg_5147}, {19'd0}};

assign and_ln728_6_fu_3068_p3 = {{tmp_18_fu_3058_p4}, {19'd0}};

assign and_ln728_7_fu_3091_p3 = {{tmp_21_fu_3081_p4}, {19'd0}};

assign and_ln728_8_fu_3114_p3 = {{tmp_23_fu_3104_p4}, {19'd0}};

assign and_ln728_9_fu_3137_p3 = {{tmp_24_fu_3127_p4}, {19'd0}};

assign and_ln728_s_fu_3160_p3 = {{tmp_25_fu_3150_p4}, {19'd0}};

assign and_ln_fu_3011_p3 = {{tmp_5_reg_5122}, {19'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (((tensor_y_3_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_2_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_1_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((outer_3_V_val_V_empty_n == 1'b0) & (ap_predicate_op223_read_state3 == 1'b1)) | ((outer_2_V_val_V_empty_n == 1'b0) & (ap_predicate_op173_read_state3 == 1'b1)) | ((outer_1_V_val_V_empty_n == 1'b0) & (ap_predicate_op123_read_state3 == 1'b1)) | ((outer_V_val_V_empty_n == 1'b0) & (ap_predicate_op73_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (((tensor_y_3_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_2_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_1_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((outer_3_V_val_V_empty_n == 1'b0) & (ap_predicate_op223_read_state3 == 1'b1)) | ((outer_2_V_val_V_empty_n == 1'b0) & (ap_predicate_op173_read_state3 == 1'b1)) | ((outer_1_V_val_V_empty_n == 1'b0) & (ap_predicate_op123_read_state3 == 1'b1)) | ((outer_V_val_V_empty_n == 1'b0) & (ap_predicate_op73_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter6 == 1'b1) & (((tensor_y_3_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_2_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_1_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((outer_3_V_val_V_empty_n == 1'b0) & (ap_predicate_op223_read_state3 == 1'b1)) | ((outer_2_V_val_V_empty_n == 1'b0) & (ap_predicate_op173_read_state3 == 1'b1)) | ((outer_1_V_val_V_empty_n == 1'b0) & (ap_predicate_op123_read_state3 == 1'b1)) | ((outer_V_val_V_empty_n == 1'b0) & (ap_predicate_op73_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((outer_3_V_val_V_empty_n == 1'b0) & (ap_predicate_op223_read_state3 == 1'b1)) | ((outer_2_V_val_V_empty_n == 1'b0) & (ap_predicate_op173_read_state3 == 1'b1)) | ((outer_1_V_val_V_empty_n == 1'b0) & (ap_predicate_op123_read_state3 == 1'b1)) | ((outer_V_val_V_empty_n == 1'b0) & (ap_predicate_op73_read_state3 == 1'b1)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter6 = (((tensor_y_3_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_2_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_1_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)) | ((tensor_y_V_val_V_full_n == 1'b0) & (select_ln340_2_reg_4316_pp0_iter5_reg == 1'd1)));
end

always @ (*) begin
    ap_condition_169 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_948 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_122 = (icmp_ln340_reg_4308 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_172 = (icmp_ln340_reg_4308 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_222 = (icmp_ln340_reg_4308 == 1'd0);
end

assign ap_enable_operation_273 = (1'b1 == 1'b1);

assign ap_enable_operation_311 = (1'b1 == 1'b1);

assign ap_enable_operation_349 = (1'b1 == 1'b1);

assign ap_enable_operation_387 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_51 = (icmp_ln340_fu_443_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_55 = (icmp_ln340_fu_443_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_59 = (icmp_ln340_fu_443_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_63 = (icmp_ln340_fu_443_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_72 = (icmp_ln340_reg_4308 == 1'd0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state2_pp0_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state3_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_1_reg_362 = 'bx;

assign ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_2_reg_375 = 'bx;

assign ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_3_reg_388 = 'bx;

assign ap_phi_reg_pp0_iter0_p_067_partset114_lcssa119_reg_349 = 'bx;

always @ (*) begin
    ap_predicate_op123_read_state3 = ((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0));
end

always @ (*) begin
    ap_predicate_op173_read_state3 = ((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0));
end

always @ (*) begin
    ap_predicate_op223_read_state3 = ((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_read_state3 = ((select_ln340_1_reg_4312 == 1'd0) & (icmp_ln340_reg_4308 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign brmerge_fu_437_p2 = (tmp_fu_407_p3 | icmp_fu_431_p2);

assign brmerge_mid1_fu_517_p2 = (tmp_3_fu_471_p3 | icmp40_fu_511_p2);

assign buf_0_address0 = buf_0_addr_reg_4353_pp0_iter1_reg;

assign buf_0_address1 = zext_ln820_fu_549_p1;

assign buf_0_d0 = {{p_067_partset114_lcssa119_reg_349}, {tmp_s_reg_4397}};

assign buf_1_address0 = buf_1_addr_reg_4359_pp0_iter1_reg;

assign buf_1_address1 = zext_ln820_fu_549_p1;

assign buf_1_d0 = {{p_067_partset114_lcssa119_1_reg_362}, {tmp_9_reg_4492}};

assign buf_2_address0 = buf_2_addr_reg_4365_pp0_iter1_reg;

assign buf_2_address1 = zext_ln820_fu_549_p1;

assign buf_2_d0 = {{p_067_partset114_lcssa119_2_reg_375}, {tmp_14_reg_4587}};

assign buf_3_address0 = buf_3_addr_reg_4371_pp0_iter1_reg;

assign buf_3_address1 = zext_ln820_fu_549_p1;

assign buf_3_d0 = {{p_067_partset114_lcssa119_3_reg_388}, {tmp_19_reg_4682}};

assign cmp34_fu_415_p2 = ((r_reg_327 != 10'd0) ? 1'b1 : 1'b0);

assign cmp34_mid1_fu_487_p2 = ((add_ln340_1_fu_465_p2 != 10'd0) ? 1'b1 : 1'b0);

assign grp_fu_2102_p1 = 51'd170026;

assign grp_fu_2111_p1 = 51'd170026;

assign grp_fu_2120_p1 = 51'd170026;

assign grp_fu_2129_p1 = 51'd170026;

assign grp_fu_2138_p1 = 51'd170026;

assign grp_fu_2147_p1 = 51'd170026;

assign grp_fu_2156_p1 = 51'd184182;

assign grp_fu_2165_p1 = 51'd184182;

assign grp_fu_2174_p1 = 51'd184182;

assign grp_fu_2183_p1 = 51'd184182;

assign grp_fu_2192_p1 = 51'd184182;

assign grp_fu_2201_p1 = 51'd184182;

assign grp_fu_2210_p1 = 51'd170026;

assign grp_fu_2219_p1 = 51'd170026;

assign grp_fu_2228_p1 = 51'd170026;

assign grp_fu_2237_p1 = 51'd170026;

assign grp_fu_2246_p1 = 51'd170026;

assign grp_fu_2255_p1 = 51'd170026;

assign grp_fu_2272_p1 = 51'd170026;

assign grp_fu_2281_p1 = 51'd170026;

assign grp_fu_2290_p1 = 51'd170026;

assign grp_fu_2299_p1 = 51'd170026;

assign grp_fu_2308_p1 = 51'd170026;

assign grp_fu_2317_p1 = 51'd170026;

assign grp_fu_2326_p1 = 51'd184182;

assign grp_fu_2335_p1 = 51'd184182;

assign grp_fu_2344_p1 = 51'd184182;

assign grp_fu_2353_p1 = 51'd184182;

assign grp_fu_2362_p1 = 51'd184182;

assign grp_fu_2371_p1 = 51'd184182;

assign grp_fu_2380_p1 = 51'd170026;

assign grp_fu_2389_p1 = 51'd170026;

assign grp_fu_2398_p1 = 51'd170026;

assign grp_fu_2407_p1 = 51'd170026;

assign grp_fu_2416_p1 = 51'd170026;

assign grp_fu_2425_p1 = 51'd170026;

assign grp_fu_2442_p1 = 51'd170026;

assign grp_fu_2451_p1 = 51'd170026;

assign grp_fu_2460_p1 = 51'd170026;

assign grp_fu_2469_p1 = 51'd170026;

assign grp_fu_2478_p1 = 51'd170026;

assign grp_fu_2487_p1 = 51'd170026;

assign grp_fu_2496_p1 = 51'd184182;

assign grp_fu_2505_p1 = 51'd184182;

assign grp_fu_2514_p1 = 51'd184182;

assign grp_fu_2523_p1 = 51'd184182;

assign grp_fu_2532_p1 = 51'd184182;

assign grp_fu_2541_p1 = 51'd184182;

assign grp_fu_2550_p1 = 51'd170026;

assign grp_fu_2559_p1 = 51'd170026;

assign grp_fu_2568_p1 = 51'd170026;

assign grp_fu_2577_p1 = 51'd170026;

assign grp_fu_2586_p1 = 51'd170026;

assign grp_fu_2595_p1 = 51'd170026;

assign grp_fu_2612_p1 = 51'd170026;

assign grp_fu_2621_p1 = 51'd170026;

assign grp_fu_2630_p1 = 51'd170026;

assign grp_fu_2639_p1 = 51'd170026;

assign grp_fu_2648_p1 = 51'd170026;

assign grp_fu_2657_p1 = 51'd170026;

assign grp_fu_2666_p1 = 51'd184182;

assign grp_fu_2675_p1 = 51'd184182;

assign grp_fu_2684_p1 = 51'd184182;

assign grp_fu_2693_p1 = 51'd184182;

assign grp_fu_2702_p1 = 51'd184182;

assign grp_fu_2711_p1 = 51'd184182;

assign grp_fu_2720_p1 = 51'd170026;

assign grp_fu_2729_p1 = 51'd170026;

assign grp_fu_2738_p1 = 51'd170026;

assign grp_fu_2747_p1 = 51'd170026;

assign grp_fu_2756_p1 = 51'd170026;

assign grp_fu_2765_p1 = 51'd170026;

assign icmp40_fu_511_p2 = ((tmp_63_fu_501_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_fu_431_p2 = ((tmp_1_fu_421_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln340_fu_443_p2 = ((indvar_flatten_reg_316 == 18'd131328) ? 1'b1 : 1'b0);

assign lshr_ln_fu_539_p4 = {{select_ln340_fu_457_p3[9:2]}};

assign or_ln377_10_fu_1081_p2 = (trunc_ln377_18_fu_1059_p3 | tmp_31_cast3_fu_1001_p4);

assign or_ln377_11_fu_1087_p2 = (trunc_ln377_16_fu_1051_p3 | tmp_31_cast2_fu_991_p4);

assign or_ln377_12_fu_1207_p2 = (trunc_ln377_25_fu_1199_p3 | tmp_32_cast_fu_1143_p4);

assign or_ln377_13_fu_1213_p2 = (trunc_ln377_24_fu_1191_p3 | tmp_32_cast3_fu_1133_p4);

assign or_ln377_14_fu_1219_p2 = (trunc_ln377_22_fu_1183_p3 | tmp_32_cast2_fu_1123_p4);

assign or_ln377_15_fu_1279_p2 = (trunc_ln857_5_fu_977_p1 | trunc_ln377_28_fu_1271_p3);

assign or_ln377_16_fu_1285_p2 = (trunc_ln857_4_fu_973_p1 | trunc_ln377_27_fu_1263_p3);

assign or_ln377_17_fu_1291_p2 = (trunc_ln857_3_fu_969_p1 | trunc_ln377_26_fu_1255_p3);

assign or_ln377_18_fu_1457_p2 = (trunc_ln377_33_fu_1449_p3 | tmp_46_cast_fu_1393_p4);

assign or_ln377_19_fu_1463_p2 = (trunc_ln377_32_fu_1441_p3 | tmp_46_cast3_fu_1383_p4);

assign or_ln377_1_fu_699_p2 = (trunc_ln377_4_fu_677_p3 | tmp_16_cast3_fu_619_p4);

assign or_ln377_20_fu_1469_p2 = (trunc_ln377_31_fu_1433_p3 | tmp_46_cast2_fu_1373_p4);

assign or_ln377_21_fu_1589_p2 = (trunc_ln377_39_fu_1581_p3 | tmp_47_cast_fu_1525_p4);

assign or_ln377_22_fu_1595_p2 = (trunc_ln377_38_fu_1573_p3 | tmp_47_cast3_fu_1515_p4);

assign or_ln377_23_fu_1601_p2 = (trunc_ln377_37_fu_1565_p3 | tmp_47_cast2_fu_1505_p4);

assign or_ln377_24_fu_1661_p2 = (trunc_ln857_8_fu_1359_p1 | trunc_ln377_43_fu_1653_p3);

assign or_ln377_25_fu_1667_p2 = (trunc_ln857_7_fu_1355_p1 | trunc_ln377_42_fu_1645_p3);

assign or_ln377_26_fu_1673_p2 = (trunc_ln857_6_fu_1351_p1 | trunc_ln377_41_fu_1637_p3);

assign or_ln377_27_fu_1839_p2 = (trunc_ln377_48_fu_1831_p3 | tmp_61_cast_fu_1775_p4);

assign or_ln377_28_fu_1845_p2 = (trunc_ln377_47_fu_1823_p3 | tmp_61_cast3_fu_1765_p4);

assign or_ln377_29_fu_1851_p2 = (trunc_ln377_46_fu_1815_p3 | tmp_61_cast2_fu_1755_p4);

assign or_ln377_2_fu_705_p2 = (trunc_ln377_3_fu_669_p3 | tmp_16_cast2_fu_609_p4);

assign or_ln377_30_fu_1971_p2 = (trunc_ln377_54_fu_1963_p3 | tmp_62_cast_fu_1907_p4);

assign or_ln377_31_fu_1977_p2 = (trunc_ln377_53_fu_1955_p3 | tmp_62_cast3_fu_1897_p4);

assign or_ln377_32_fu_1983_p2 = (trunc_ln377_52_fu_1947_p3 | tmp_62_cast2_fu_1887_p4);

assign or_ln377_33_fu_2043_p2 = (trunc_ln857_11_fu_1741_p1 | trunc_ln377_57_fu_2035_p3);

assign or_ln377_34_fu_2049_p2 = (trunc_ln857_10_fu_1737_p1 | trunc_ln377_56_fu_2027_p3);

assign or_ln377_35_fu_2055_p2 = (trunc_ln857_9_fu_1733_p1 | trunc_ln377_55_fu_2019_p3);

assign or_ln377_3_fu_825_p2 = (trunc_ln377_10_fu_817_p3 | tmp_17_cast_fu_761_p4);

assign or_ln377_4_fu_831_p2 = (trunc_ln377_9_fu_809_p3 | tmp_17_cast3_fu_751_p4);

assign or_ln377_5_fu_837_p2 = (trunc_ln377_2_fu_801_p3 | tmp_17_cast2_fu_741_p4);

assign or_ln377_6_fu_897_p2 = (trunc_ln857_2_fu_595_p1 | trunc_ln377_13_fu_889_p3);

assign or_ln377_7_fu_903_p2 = (trunc_ln857_1_fu_591_p1 | trunc_ln377_12_fu_881_p3);

assign or_ln377_8_fu_909_p2 = (trunc_ln857_fu_587_p1 | trunc_ln377_11_fu_873_p3);

assign or_ln377_9_fu_1075_p2 = (trunc_ln377_19_fu_1067_p3 | tmp_31_cast_fu_1011_p4);

assign or_ln377_fu_693_p2 = (trunc_ln377_5_fu_685_p3 | tmp_16_cast_fu_629_p4);

assign select_ln340_1_fu_479_p3 = ((tmp_2_fu_449_p3[0:0] == 1'b1) ? tmp_3_fu_471_p3 : tmp_fu_407_p3);

assign select_ln340_2_fu_493_p3 = ((tmp_2_fu_449_p3[0:0] == 1'b1) ? cmp34_mid1_fu_487_p2 : cmp34_fu_415_p2);

assign select_ln340_3_fu_523_p3 = ((tmp_2_fu_449_p3[0:0] == 1'b1) ? brmerge_mid1_fu_517_p2 : brmerge_fu_437_p2);

assign select_ln340_4_fu_531_p3 = ((tmp_2_fu_449_p3[0:0] == 1'b1) ? add_ln340_1_fu_465_p2 : r_reg_327);

assign select_ln340_fu_457_p3 = ((tmp_2_fu_449_p3[0:0] == 1'b1) ? 11'd0 : c_reg_338);

assign start_out = real_start;

assign tensor_y_1_V_val_V_din = {{{{{{acc_val_V_5_1_reg_5512}, {acc_val_V_4_1_reg_5517}}, {acc_val_V_3_1_reg_5522}}, {acc_val_V_2_1_reg_5527}}, {acc_val_V_1_1_reg_5532}}, {acc_val_V_0_1_reg_5537}};

assign tensor_y_2_V_val_V_din = {{{{{{acc_val_V_5_2_reg_5542}, {acc_val_V_4_2_reg_5547}}, {acc_val_V_3_2_reg_5552}}, {acc_val_V_2_2_reg_5557}}, {acc_val_V_1_2_reg_5562}}, {acc_val_V_0_2_reg_5567}};

assign tensor_y_3_V_val_V_din = {{{{{{acc_val_V_5_3_reg_5572}, {acc_val_V_4_3_reg_5577}}, {acc_val_V_3_3_reg_5582}}, {acc_val_V_2_3_reg_5587}}, {acc_val_V_1_3_reg_5592}}, {acc_val_V_0_3_reg_5597}};

assign tensor_y_V_val_V_din = {{{{{{acc_val_V_5_0_reg_5482}, {acc_val_V_4_0_reg_5487}}, {acc_val_V_3_0_reg_5492}}, {acc_val_V_2_0_reg_5497}}, {acc_val_V_1_0_reg_5502}}, {acc_val_V_0_0_reg_5507}};

assign tmp_16_cast2_fu_609_p4 = {{buf_0_q1[319:192]}};

assign tmp_16_cast3_fu_619_p4 = {{buf_0_q1[287:192]}};

assign tmp_16_cast_fu_629_p4 = {{buf_0_q1[255:192]}};

assign tmp_17_cast2_fu_741_p4 = {{buf_0_q1[511:384]}};

assign tmp_17_cast3_fu_751_p4 = {{buf_0_q1[479:384]}};

assign tmp_17_cast_fu_761_p4 = {{buf_0_q1[447:384]}};

assign tmp_18_fu_3058_p4 = {{add_ln1192_fu_3053_p2[50:19]}};

assign tmp_1_fu_421_p4 = {{r_reg_327[9:1]}};

assign tmp_21_fu_3081_p4 = {{add_ln1192_1_fu_3076_p2[50:19]}};

assign tmp_23_fu_3104_p4 = {{add_ln1192_2_fu_3099_p2[50:19]}};

assign tmp_24_fu_3127_p4 = {{add_ln1192_3_fu_3122_p2[50:19]}};

assign tmp_25_fu_3150_p4 = {{add_ln1192_4_fu_3145_p2[50:19]}};

assign tmp_26_fu_3173_p4 = {{add_ln1192_5_fu_3168_p2[50:19]}};

assign tmp_2_fu_449_p3 = c_reg_338[32'd10];

assign tmp_31_cast2_fu_991_p4 = {{buf_1_q1[319:192]}};

assign tmp_31_cast3_fu_1001_p4 = {{buf_1_q1[287:192]}};

assign tmp_31_cast_fu_1011_p4 = {{buf_1_q1[255:192]}};

assign tmp_32_cast2_fu_1123_p4 = {{buf_1_q1[511:384]}};

assign tmp_32_cast3_fu_1133_p4 = {{buf_1_q1[479:384]}};

assign tmp_32_cast_fu_1143_p4 = {{buf_1_q1[447:384]}};

assign tmp_33_fu_3370_p4 = {{add_ln1192_12_fu_3365_p2[50:19]}};

assign tmp_34_fu_3393_p4 = {{add_ln1192_13_fu_3388_p2[50:19]}};

assign tmp_35_fu_3416_p4 = {{add_ln1192_14_fu_3411_p2[50:19]}};

assign tmp_36_fu_3439_p4 = {{add_ln1192_15_fu_3434_p2[50:19]}};

assign tmp_37_fu_3462_p4 = {{add_ln1192_16_fu_3457_p2[50:19]}};

assign tmp_38_fu_3485_p4 = {{add_ln1192_17_fu_3480_p2[50:19]}};

assign tmp_3_fu_471_p3 = add_ln340_1_fu_465_p2[32'd9];

assign tmp_45_fu_3682_p4 = {{add_ln1192_24_fu_3677_p2[50:19]}};

assign tmp_46_cast2_fu_1373_p4 = {{buf_2_q1[319:192]}};

assign tmp_46_cast3_fu_1383_p4 = {{buf_2_q1[287:192]}};

assign tmp_46_cast_fu_1393_p4 = {{buf_2_q1[255:192]}};

assign tmp_46_fu_3705_p4 = {{add_ln1192_25_fu_3700_p2[50:19]}};

assign tmp_47_cast2_fu_1505_p4 = {{buf_2_q1[511:384]}};

assign tmp_47_cast3_fu_1515_p4 = {{buf_2_q1[479:384]}};

assign tmp_47_cast_fu_1525_p4 = {{buf_2_q1[447:384]}};

assign tmp_47_fu_3728_p4 = {{add_ln1192_26_fu_3723_p2[50:19]}};

assign tmp_48_fu_3751_p4 = {{add_ln1192_27_fu_3746_p2[50:19]}};

assign tmp_49_fu_3774_p4 = {{add_ln1192_28_fu_3769_p2[50:19]}};

assign tmp_50_fu_3797_p4 = {{add_ln1192_29_fu_3792_p2[50:19]}};

assign tmp_57_fu_3994_p4 = {{add_ln1192_36_fu_3989_p2[50:19]}};

assign tmp_58_fu_4017_p4 = {{add_ln1192_37_fu_4012_p2[50:19]}};

assign tmp_59_fu_4040_p4 = {{add_ln1192_38_fu_4035_p2[50:19]}};

assign tmp_60_fu_4063_p4 = {{add_ln1192_39_fu_4058_p2[50:19]}};

assign tmp_61_cast2_fu_1755_p4 = {{buf_3_q1[319:192]}};

assign tmp_61_cast3_fu_1765_p4 = {{buf_3_q1[287:192]}};

assign tmp_61_cast_fu_1775_p4 = {{buf_3_q1[255:192]}};

assign tmp_61_fu_4086_p4 = {{add_ln1192_40_fu_4081_p2[50:19]}};

assign tmp_62_cast2_fu_1887_p4 = {{buf_3_q1[511:384]}};

assign tmp_62_cast3_fu_1897_p4 = {{buf_3_q1[479:384]}};

assign tmp_62_cast_fu_1907_p4 = {{buf_3_q1[447:384]}};

assign tmp_62_fu_4109_p4 = {{add_ln1192_41_fu_4104_p2[50:19]}};

assign tmp_63_fu_501_p4 = {{add_ln340_1_fu_465_p2[9:1]}};

assign tmp_fu_407_p3 = r_reg_327[32'd9];

assign trunc_ln366_2_fu_945_p1 = ap_phi_mux_p_067_partset114_lcssa119_1_phi_fu_366_p4[31:0];

assign trunc_ln366_6_fu_1327_p1 = ap_phi_mux_p_067_partset114_lcssa119_2_phi_fu_379_p4[31:0];

assign trunc_ln366_8_fu_1709_p1 = ap_phi_mux_p_067_partset114_lcssa119_3_phi_fu_392_p4[31:0];

assign trunc_ln366_fu_563_p1 = ap_phi_mux_p_067_partset114_lcssa119_phi_fu_353_p4[31:0];

assign trunc_ln377_10_fu_817_p3 = {{32'd0}, {trunc_ln377_6_fu_771_p4}};

assign trunc_ln377_11_fu_873_p3 = {{96'd0}, {trunc_ln366_fu_563_p1}};

assign trunc_ln377_12_fu_881_p3 = {{64'd0}, {trunc_ln366_fu_563_p1}};

assign trunc_ln377_13_fu_889_p3 = {{32'd0}, {trunc_ln366_fu_563_p1}};

assign trunc_ln377_16_fu_1051_p3 = {{96'd0}, {trunc_ln377_s_fu_1021_p4}};

assign trunc_ln377_17_fu_1153_p4 = {{buf_1_q1[415:384]}};

assign trunc_ln377_18_fu_1059_p3 = {{64'd0}, {trunc_ln377_s_fu_1021_p4}};

assign trunc_ln377_19_fu_1067_p3 = {{32'd0}, {trunc_ln377_s_fu_1021_p4}};

assign trunc_ln377_22_fu_1183_p3 = {{96'd0}, {trunc_ln377_17_fu_1153_p4}};

assign trunc_ln377_23_fu_1403_p4 = {{buf_2_q1[223:192]}};

assign trunc_ln377_24_fu_1191_p3 = {{64'd0}, {trunc_ln377_17_fu_1153_p4}};

assign trunc_ln377_25_fu_1199_p3 = {{32'd0}, {trunc_ln377_17_fu_1153_p4}};

assign trunc_ln377_26_fu_1255_p3 = {{96'd0}, {trunc_ln366_2_fu_945_p1}};

assign trunc_ln377_27_fu_1263_p3 = {{64'd0}, {trunc_ln366_2_fu_945_p1}};

assign trunc_ln377_28_fu_1271_p3 = {{32'd0}, {trunc_ln366_2_fu_945_p1}};

assign trunc_ln377_2_fu_801_p3 = {{96'd0}, {trunc_ln377_6_fu_771_p4}};

assign trunc_ln377_31_fu_1433_p3 = {{96'd0}, {trunc_ln377_23_fu_1403_p4}};

assign trunc_ln377_32_fu_1441_p3 = {{64'd0}, {trunc_ln377_23_fu_1403_p4}};

assign trunc_ln377_33_fu_1449_p3 = {{32'd0}, {trunc_ln377_23_fu_1403_p4}};

assign trunc_ln377_34_fu_1535_p4 = {{buf_2_q1[415:384]}};

assign trunc_ln377_37_fu_1565_p3 = {{96'd0}, {trunc_ln377_34_fu_1535_p4}};

assign trunc_ln377_38_fu_1573_p3 = {{64'd0}, {trunc_ln377_34_fu_1535_p4}};

assign trunc_ln377_39_fu_1581_p3 = {{32'd0}, {trunc_ln377_34_fu_1535_p4}};

assign trunc_ln377_3_fu_669_p3 = {{96'd0}, {trunc_ln_fu_639_p4}};

assign trunc_ln377_40_fu_1785_p4 = {{buf_3_q1[223:192]}};

assign trunc_ln377_41_fu_1637_p3 = {{96'd0}, {trunc_ln366_6_fu_1327_p1}};

assign trunc_ln377_42_fu_1645_p3 = {{64'd0}, {trunc_ln366_6_fu_1327_p1}};

assign trunc_ln377_43_fu_1653_p3 = {{32'd0}, {trunc_ln366_6_fu_1327_p1}};

assign trunc_ln377_46_fu_1815_p3 = {{96'd0}, {trunc_ln377_40_fu_1785_p4}};

assign trunc_ln377_47_fu_1823_p3 = {{64'd0}, {trunc_ln377_40_fu_1785_p4}};

assign trunc_ln377_48_fu_1831_p3 = {{32'd0}, {trunc_ln377_40_fu_1785_p4}};

assign trunc_ln377_49_fu_1917_p4 = {{buf_3_q1[415:384]}};

assign trunc_ln377_4_fu_677_p3 = {{64'd0}, {trunc_ln_fu_639_p4}};

assign trunc_ln377_52_fu_1947_p3 = {{96'd0}, {trunc_ln377_49_fu_1917_p4}};

assign trunc_ln377_53_fu_1955_p3 = {{64'd0}, {trunc_ln377_49_fu_1917_p4}};

assign trunc_ln377_54_fu_1963_p3 = {{32'd0}, {trunc_ln377_49_fu_1917_p4}};

assign trunc_ln377_55_fu_2019_p3 = {{96'd0}, {trunc_ln366_8_fu_1709_p1}};

assign trunc_ln377_56_fu_2027_p3 = {{64'd0}, {trunc_ln366_8_fu_1709_p1}};

assign trunc_ln377_57_fu_2035_p3 = {{32'd0}, {trunc_ln366_8_fu_1709_p1}};

assign trunc_ln377_5_fu_685_p3 = {{32'd0}, {trunc_ln_fu_639_p4}};

assign trunc_ln377_6_fu_771_p4 = {{buf_0_q1[415:384]}};

assign trunc_ln377_9_fu_809_p3 = {{64'd0}, {trunc_ln377_6_fu_771_p4}};

assign trunc_ln377_s_fu_1021_p4 = {{buf_1_q1[223:192]}};

assign trunc_ln857_10_fu_1737_p1 = ap_phi_mux_p_067_partset114_lcssa119_3_phi_fu_392_p4[95:0];

assign trunc_ln857_11_fu_1741_p1 = ap_phi_mux_p_067_partset114_lcssa119_3_phi_fu_392_p4[63:0];

assign trunc_ln857_1_fu_591_p1 = ap_phi_mux_p_067_partset114_lcssa119_phi_fu_353_p4[95:0];

assign trunc_ln857_2_fu_595_p1 = ap_phi_mux_p_067_partset114_lcssa119_phi_fu_353_p4[63:0];

assign trunc_ln857_3_fu_969_p1 = ap_phi_mux_p_067_partset114_lcssa119_1_phi_fu_366_p4[127:0];

assign trunc_ln857_4_fu_973_p1 = ap_phi_mux_p_067_partset114_lcssa119_1_phi_fu_366_p4[95:0];

assign trunc_ln857_5_fu_977_p1 = ap_phi_mux_p_067_partset114_lcssa119_1_phi_fu_366_p4[63:0];

assign trunc_ln857_6_fu_1351_p1 = ap_phi_mux_p_067_partset114_lcssa119_2_phi_fu_379_p4[127:0];

assign trunc_ln857_7_fu_1355_p1 = ap_phi_mux_p_067_partset114_lcssa119_2_phi_fu_379_p4[95:0];

assign trunc_ln857_8_fu_1359_p1 = ap_phi_mux_p_067_partset114_lcssa119_2_phi_fu_379_p4[63:0];

assign trunc_ln857_9_fu_1733_p1 = ap_phi_mux_p_067_partset114_lcssa119_3_phi_fu_392_p4[127:0];

assign trunc_ln857_fu_587_p1 = ap_phi_mux_p_067_partset114_lcssa119_phi_fu_353_p4[127:0];

assign trunc_ln_fu_639_p4 = {{buf_0_q1[223:192]}};

assign zext_ln820_fu_549_p1 = lshr_ln_fu_539_p4;

endmodule //optical_flow_tensor_weight_y
