verilog xil_defaultlib --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog" --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_1/sim/design_1_axi_bram_ctrl_0_bram_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"d:/FPGA_Learning_Journey/Pro/XMDA/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
