#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May  8 23:49:47 2024
# Process ID: 4328
# Current directory: C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5208 C:\Users\USER\Desktop\SR\project copy\hdmi_vga_zybo_tor_dziala\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/vivado.log
# Journal file: C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo\vivado.jou
# Running On: DESKTOP-1I6S9IF, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8361 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.xpr}
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name LUT
set_property -dict [list \
  CONFIG.Component_Name {LUT} \
  CONFIG.coefficient_file {C:/Users/USER/Desktop/SR/tor_wizyjny/hdmi_vga_zybo_src/hdmi_vga_zybo_src/lut.coe} \
  CONFIG.data_width {8} \
  CONFIG.depth {256} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {registered} \
] [get_ips LUT]
generate_target {instantiation_template} [get_files {{c:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/LUT/LUT.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/LUT/LUT.xci}}]
generate_target all [get_files  {{c:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/LUT/LUT.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/LUT/LUT.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/LUT/LUT.xci}}] -directory {C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files} -ipstatic_source_dir {C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/USER/Desktop/SR/project copy/hdmi_vga_zybo_tor_dziala/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
