[2025-09-18 04:30:23] START suite=qualcomm_srv trace=srv260_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv260_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2572291 heartbeat IPC: 3.888 cumulative IPC: 3.888 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4992135 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4992135 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4992136 heartbeat IPC: 4.132 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 12861631 heartbeat IPC: 1.271 cumulative IPC: 1.271 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 20696972 heartbeat IPC: 1.276 cumulative IPC: 1.273 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 28525617 heartbeat IPC: 1.277 cumulative IPC: 1.275 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 36359496 heartbeat IPC: 1.277 cumulative IPC: 1.275 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 44217725 heartbeat IPC: 1.273 cumulative IPC: 1.275 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 52093268 heartbeat IPC: 1.27 cumulative IPC: 1.274 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv260_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 59983805 heartbeat IPC: 1.267 cumulative IPC: 1.273 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 67881021 heartbeat IPC: 1.266 cumulative IPC: 1.272 (Simulation time: 00 hr 10 min 12 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 75776887 heartbeat IPC: 1.266 cumulative IPC: 1.271 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 78682289 cumulative IPC: 1.271 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 78682289 cumulative IPC: 1.271 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv260_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.271 instructions: 100000000 cycles: 78682289
CPU 0 Branch Prediction Accuracy: 92.75% MPKI: 12.87 Average ROB Occupancy at Mispredict: 30.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08512
BRANCH_INDIRECT: 0.3702
BRANCH_CONDITIONAL: 11.05
BRANCH_DIRECT_CALL: 0.4187
BRANCH_INDIRECT_CALL: 0.5424
BRANCH_RETURN: 0.4041


====Backend Stall Breakdown====
ROB_STALL: 9733
LQ_STALL: 0
SQ_STALL: 37928


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 22
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 5.288598

== Total ==
ADDR_TRANS: 22
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 9694

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 1833

cpu0->cpu0_STLB TOTAL        ACCESS:    2109325 HIT:    2108597 MISS:        728 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2109325 HIT:    2108597 MISS:        728 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 111 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9588662 HIT:    9039887 MISS:     548775 MSHR_MERGE:      36528
cpu0->cpu0_L2C LOAD         ACCESS:    7701641 HIT:    7290802 MISS:     410839 MSHR_MERGE:        449
cpu0->cpu0_L2C RFO          ACCESS:     578073 HIT:     505164 MISS:      72909 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     163171 HIT:     105336 MISS:      57835 MSHR_MERGE:      36079
cpu0->cpu0_L2C WRITE        ACCESS:    1144507 HIT:    1138074 MISS:       6433 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1270 HIT:        511 MISS:        759 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     113207 ISSUED:     105164 USEFUL:       1331 USELESS:       5834
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15869479 HIT:    7756764 MISS:    8112715 MSHR_MERGE:    2034441
cpu0->cpu0_L1I LOAD         ACCESS:   15869479 HIT:    7756764 MISS:    8112715 MSHR_MERGE:    2034441
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30800753 HIT:   26846034 MISS:    3954719 MSHR_MERGE:    1693883
cpu0->cpu0_L1D LOAD         ACCESS:   16628571 HIT:   14527648 MISS:    2100923 MSHR_MERGE:     477557
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     328030 HIT:     230229 MISS:      97801 MSHR_MERGE:      39676
cpu0->cpu0_L1D WRITE        ACCESS:   13842695 HIT:   12088005 MISS:    1754690 MSHR_MERGE:    1176615
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1457 HIT:        152 MISS:       1305 MSHR_MERGE:         35
cpu0->cpu0_L1D PREFETCH REQUESTED:     520792 ISSUED:     328038 USEFUL:      12438 USELESS:      36089
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13006517 HIT:   10730213 MISS:    2276304 MSHR_MERGE:    1149524
cpu0->cpu0_ITLB LOAD         ACCESS:   13006517 HIT:   10730213 MISS:    2276304 MSHR_MERGE:    1149524
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28970861 HIT:   27650102 MISS:    1320759 MSHR_MERGE:     338214
cpu0->cpu0_DTLB LOAD         ACCESS:   28970861 HIT:   27650102 MISS:    1320759 MSHR_MERGE:     338214
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0->LLC TOTAL        ACCESS:     611579 HIT:     600719 MISS:      10860 MSHR_MERGE:        286
cpu0->LLC LOAD         ACCESS:     410390 HIT:     402524 MISS:       7866 MSHR_MERGE:         39
cpu0->LLC RFO          ACCESS:      72909 HIT:      72908 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      21756 HIT:      18948 MISS:       2808 MSHR_MERGE:        247
cpu0->LLC WRITE        ACCESS:     105765 HIT:     105752 MISS:         13 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        759 HIT:        587 MISS:        172 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:      10552
  AVG DBUS CONGESTED CYCLE: 2.985
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         11
  FULL:          0
Channel 0 REFRESHES ISSUED:       6556

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       531737       553948        42170          600
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           85           56            9
  STLB miss resolved @ L2C                0           59          258          328           32
  STLB miss resolved @ LLC                0           32          174          359           42
  STLB miss resolved @ MEM                0            1           58          114           84

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198638        51104      1559577        98770            6
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            9            8            0
  STLB miss resolved @ L2C                0            1            0            1            0
  STLB miss resolved @ LLC                0           16           30           42            0
  STLB miss resolved @ MEM                0            0            2            6            0
[2025-09-18 04:42:49] END   suite=qualcomm_srv trace=srv260_ap (rc=0)
