<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="IBIS_AMI" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1501882150"/>
            <Task name="Promgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1501882075">
            <Task name="Map" build_result="2" update_result="0" update_time="1501882075"/>
            <Task name="MapTrace" build_result="2" update_result="0" update_time="1501882078"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1501882132">
            <Task name="PAR" build_result="2" update_result="0" update_time="1501882132"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1501882135"/>
            <Task name="IOTiming" build_result="2" update_result="0" update_time="1501882140"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1501882073">
            <Task name="Synplify_Synthesis" build_result="2" update_result="0" update_time="1501882073"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1501882066"/>
        </Milestone>
        <Milestone name="Translate" build_result="2" build_time="1501882073">
            <Task name="Translate" build_result="2" update_result="0" update_time="1501882073"/>
        </Milestone>
        <Report name="cs_rev2_cfg_fpga_impl1.bgn" last_build_time="1501882150" last_build_size="4261"/>
        <Report name="cs_rev2_cfg_fpga_impl1.bit" last_build_time="1501882150" last_build_size="1928042"/>
        <Report name="cs_rev2_cfg_fpga_impl1.edi" last_build_time="1501882071" last_build_size="38431"/>
        <Report name="cs_rev2_cfg_fpga_impl1.ior" last_build_time="1501882140" last_build_size="1565"/>
        <Report name="cs_rev2_cfg_fpga_impl1.ncd" last_build_time="1501882132" last_build_size="38348"/>
        <Report name="cs_rev2_cfg_fpga_impl1.ngd" last_build_time="1501882073" last_build_size="39647"/>
        <Report name="cs_rev2_cfg_fpga_impl1.tw1" last_build_time="1501882078" last_build_size="9530"/>
        <Report name="cs_rev2_cfg_fpga_impl1.twr" last_build_time="1501882135" last_build_size="50169"/>
        <Report name="cs_rev2_cfg_fpga_impl1_map.ncd" last_build_time="1501882075" last_build_size="31162"/>
    </Strategy>
</BuildStatus>
