$date
	Sun Oct 23 03:57:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#998970
b1101 &
b1101 %
1$
b1101 !
1"
#998971
0"
#998974
b101000 &
b101000 %
#998978
b10100 &
b10100 %
#998982
b1010 &
b1010 %
#998986
b101 &
b101 %
#998990
b10000 &
b10000 %
#998994
b1000 &
b1000 %
#998998
b100 &
b100 %
#999002
b10 &
b10 %
#999006
b1 &
1#
b1 %
#999010
b0 &
b0 %
0#
0$
#1987012
b111 !
1"
#1987014
b111 &
b111 %
1$
#1987015
0"
#1987018
b10110 &
b10110 %
#1987022
b1011 &
b1011 %
#1987026
b100010 &
b100010 %
#1987030
b10001 &
b10001 %
#1987034
b110100 &
b110100 %
#1987038
b11010 &
b11010 %
#1987042
b1101 &
b1101 %
#1987046
b101000 &
b101000 %
#1987050
b10100 &
b10100 %
#1987054
b1010 &
b1010 %
#1987058
b101 &
b101 %
#1987062
b10000 &
b10000 %
#1987066
b1000 &
b1000 %
#1987070
b100 &
b100 %
#1987074
b10 &
b10 %
#1987078
b1 &
1#
b1 %
#1987082
b0 &
b0 %
0#
0$
#3025810
b101 &
b101 %
1$
b101 !
1"
#3025811
0"
#3025814
b10000 &
b10000 %
#3025818
b1000 &
b1000 %
#3025822
b100 &
b100 %
#3025826
b10 &
b10 %
#3025830
b1 &
1#
b1 %
#3025834
b0 &
b0 %
0#
0$
#4500012
