module segEeG(outSegE, outSegG);
  output outSegE, outSegG;
  
  assign outSegG = 1'b1;
  assign outSegE = 1'b1;

endmodule