#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct  9 09:24:52 2022
# Process ID: 80569
# Current directory: /home/zumahun/fpga_projects/vga_clock/vga_clock/vga_clock.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/zumahun/fpga_projects/vga_clock/vga_clock/vga_clock.runs/synth_1/top.vds
# Journal file: /home/zumahun/fpga_projects/vga_clock/vga_clock/vga_clock.runs/synth_1/vivado.jou
# Running On: zumax, OS: Linux, CPU Frequency: 1996.799 MHz, CPU Physical cores: 1, Host memory: 8336 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2711.250 ; gain = 9.961 ; free physical = 2283 ; free virtual = 10475
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 80603
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.250 ; gain = 0.000 ; free physical = 489 ; free virtual = 8681
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/zumahun/fpga_projects/vga_clock/srcs/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/zumahun/fpga_projects/vga_clock/srcs/vga_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/zumahun/fpga_projects/vga_clock/srcs/vga_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'new_binary_clock' [/home/zumahun/fpga_projects/vga_clock/srcs/new_binary_clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'new_binary_clock' (0#1) [/home/zumahun/fpga_projects/vga_clock/srcs/new_binary_clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [/home/zumahun/fpga_projects/vga_clock/srcs/pixel_clk_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_digit_rom' [/home/zumahun/fpga_projects/vga_clock/srcs/clock_digit_rom.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zumahun/fpga_projects/vga_clock/srcs/clock_digit_rom.v:17]
INFO: [Synth 8-6155] done synthesizing module 'clock_digit_rom' (0#1) [/home/zumahun/fpga_projects/vga_clock/srcs/clock_digit_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (0#1) [/home/zumahun/fpga_projects/vga_clock/srcs/pixel_clk_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/zumahun/fpga_projects/vga_clock/srcs/top.v:1]
WARNING: [Synth 8-7137] Register r_1Hz_reg in module new_binary_clock has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/zumahun/fpga_projects/vga_clock/srcs/new_binary_clock.v:46]
WARNING: [Synth 8-7129] Port video_on in module pixel_clk_gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2711.250 ; gain = 0.000 ; free physical = 1489 ; free virtual = 9684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2711.250 ; gain = 0.000 ; free physical = 1534 ; free virtual = 9729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2711.250 ; gain = 0.000 ; free physical = 1534 ; free virtual = 9729
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2711.250 ; gain = 0.000 ; free physical = 1514 ; free virtual = 9710
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zumahun/fpga_projects/vga_clock/xdc/vga_clock.xdc]
Finished Parsing XDC File [/home/zumahun/fpga_projects/vga_clock/xdc/vga_clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zumahun/fpga_projects/vga_clock/xdc/vga_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.254 ; gain = 0.000 ; free physical = 1482 ; free virtual = 9693
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.254 ; gain = 0.000 ; free physical = 1482 ; free virtual = 9693
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1522 ; free virtual = 9732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1522 ; free virtual = 9732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1522 ; free virtual = 9732
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [/home/zumahun/fpga_projects/vga_clock/srcs/clock_digit_rom.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'bit_addr_reg' [/home/zumahun/fpga_projects/vga_clock/srcs/pixel_clk_gen.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'row_addr_reg' [/home/zumahun/fpga_projects/vga_clock/srcs/pixel_clk_gen.v:144]
WARNING: [Synth 8-327] inferring latch for variable 'char_addr_reg' [/home/zumahun/fpga_projects/vga_clock/srcs/pixel_clk_gen.v:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1522 ; free virtual = 9734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   9 Input   12 Bit        Muxes := 1     
	 177 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (pclk/cdr/data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pclk/char_addr_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pclk/char_addr_reg[4]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1488 ; free virtual = 9711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------+---------------+----------------+
|Module Name | RTL Object                | Depth x Width | Implemented As | 
+------------+---------------------------+---------------+----------------+
|top         | pclk/cdr/addr_reg_reg_rep | 256x8         | Block RAM      | 
+------------+---------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1389 ; free virtual = 9619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1370 ; free virtual = 9599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance pclk/cdr/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1370 ; free virtual = 9599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1362 ; free virtual = 9591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1362 ; free virtual = 9591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1362 ; free virtual = 9591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1362 ; free virtual = 9592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1362 ; free virtual = 9592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1362 ; free virtual = 9592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     8|
|3     |LUT1     |     6|
|4     |LUT2     |    14|
|5     |LUT3     |    12|
|6     |LUT4     |    22|
|7     |LUT5     |    60|
|8     |LUT6     |    44|
|9     |RAMB18E1 |     1|
|10    |FDCE     |    90|
|11    |FDPE     |     2|
|12    |FDRE     |    13|
|13    |LD       |    18|
|14    |IBUF     |     4|
|15    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2719.254 ; gain = 8.004 ; free physical = 1362 ; free virtual = 9592
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 2719.254 ; gain = 0.000 ; free physical = 1411 ; free virtual = 9640
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2719.262 ; gain = 8.004 ; free physical = 1411 ; free virtual = 9640
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2719.262 ; gain = 0.000 ; free physical = 1508 ; free virtual = 9738
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.262 ; gain = 0.000 ; free physical = 1471 ; free virtual = 9701
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 18 instances

Synth Design complete, checksum: c3fe34c2
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 2719.262 ; gain = 8.012 ; free physical = 1673 ; free virtual = 9904
INFO: [Common 17-1381] The checkpoint '/home/zumahun/fpga_projects/vga_clock/vga_clock/vga_clock.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  9 09:26:08 2022...
