git clone --depth 1 --no-tags https://github.com/cc-hook/uvm_easy_printer.git f:/verilog_sva_gh_scraper/data/full_repos/508319179
git clone --depth 1 --no-tags https://github.com/stephancill/msm-hardware-acceleration.git f:/verilog_sva_gh_scraper/data/full_repos/523110433
git clone --depth 1 --no-tags https://github.com/gostbit/watchdog.git f:/verilog_sva_gh_scraper/data/full_repos/498407276
git clone --depth 1 --no-tags https://github.com/01fe21mve005/Advance-Digital-Logic-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/533274543
git clone --depth 1 --no-tags https://github.com/jairaj99/Jairaj_Mirashi.git f:/verilog_sva_gh_scraper/data/full_repos/512794287
git clone --depth 1 --no-tags https://github.com/yigityalin/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/495978048
git clone --depth 1 --no-tags https://github.com/He-Liu-ooo/Ibex-RISCV-floating-point-instruction-set-extensions.git f:/verilog_sva_gh_scraper/data/full_repos/498369885
git clone --depth 1 --no-tags https://github.com/CaseyZhu/STL.git f:/verilog_sva_gh_scraper/data/full_repos/507201081
git clone --depth 1 --no-tags https://github.com/pulp-platform/opentitan_peripherals.git f:/verilog_sva_gh_scraper/data/full_repos/525040482
git clone --depth 1 --no-tags https://github.com/Zvord/Censor.DV.git f:/verilog_sva_gh_scraper/data/full_repos/538519384
git clone --depth 1 --no-tags https://github.com/jceee5510/RISC-V-Processor-Design-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/524504470
git clone --depth 1 --no-tags https://github.com/Abdul-muheet-ghani/UVM-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/497538216
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/Verification-of-APB_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/534508008
git clone --depth 1 --no-tags https://github.com/aliyun/aliyun-faas-agilex.git f:/verilog_sva_gh_scraper/data/full_repos/535928184
git clone --depth 1 --no-tags https://github.com/gjm9999/verification_based_modelsim.git f:/verilog_sva_gh_scraper/data/full_repos/501296016
git clone --depth 1 --no-tags https://github.com/murphi2chisel/murphi2chisel.git f:/verilog_sva_gh_scraper/data/full_repos/499705266
git clone --depth 1 --no-tags https://github.com/ofernis/ALU-implementation-SV.git f:/verilog_sva_gh_scraper/data/full_repos/491824183
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_tlb.git f:/verilog_sva_gh_scraper/data/full_repos/525360267
git clone --depth 1 --no-tags https://github.com/XarkLabs/BenEaterSV.git f:/verilog_sva_gh_scraper/data/full_repos/519047610
git clone --depth 1 --no-tags https://github.com/LucasLedouxM/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/504401874
git clone --depth 1 --no-tags https://github.com/yamader/test.git f:/verilog_sva_gh_scraper/data/full_repos/535607430
git clone --depth 1 --no-tags https://github.com/lcbcFoo/cfe-wait-feedback-hw.git f:/verilog_sva_gh_scraper/data/full_repos/517793543
git clone --depth 1 --no-tags https://github.com/comsec-group/cellift-cva6.git f:/verilog_sva_gh_scraper/data/full_repos/501610896
git clone --depth 1 --no-tags https://github.com/nekrasov-d/gabella.git f:/verilog_sva_gh_scraper/data/full_repos/510143194
git clone --depth 1 --no-tags https://github.com/Aikiro42/cs-21-project.git f:/verilog_sva_gh_scraper/data/full_repos/495021276
git clone --depth 1 --no-tags https://github.com/Dany2002-hub/5-port_NoC_Router.git f:/verilog_sva_gh_scraper/data/full_repos/516665738
git clone --depth 1 --no-tags https://github.com/iammituraj/gcd_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/517081241
git clone --depth 1 --no-tags https://github.com/wedogg/mcdt_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/499008493
git clone --depth 1 --no-tags https://github.com/rggen/rggen-sample-plugin.git f:/verilog_sva_gh_scraper/data/full_repos/511174031
git clone --depth 1 --no-tags https://github.com/avisalmon/VGAstarter_DE10_lite.git f:/verilog_sva_gh_scraper/data/full_repos/538605769
git clone --depth 1 --no-tags https://github.com/MinhTran0911/DS1302_Interface_DE10.git f:/verilog_sva_gh_scraper/data/full_repos/519539397
git clone --depth 1 --no-tags https://github.com/aignacio/ethernet_axi.git f:/verilog_sva_gh_scraper/data/full_repos/510107206
git clone --depth 1 --no-tags https://github.com/nextDesignd/fpro-impl.git f:/verilog_sva_gh_scraper/data/full_repos/491538439
git clone --depth 1 --no-tags https://github.com/ofernis/Multiplier-FSM-SV.git f:/verilog_sva_gh_scraper/data/full_repos/491826553
git clone --depth 1 --no-tags https://github.com/zhichaolin/axi-ram.git f:/verilog_sva_gh_scraper/data/full_repos/523029928
git clone --depth 1 --no-tags https://github.com/minghungumich/TestSetup-GF12-OpenTitanSoC.git f:/verilog_sva_gh_scraper/data/full_repos/526336872
git clone --depth 1 --no-tags https://github.com/jstlwy/riscv32i.git f:/verilog_sva_gh_scraper/data/full_repos/496862668
git clone --depth 1 --no-tags https://github.com/kkinos/ktc32.git f:/verilog_sva_gh_scraper/data/full_repos/512483794
git clone --depth 1 --no-tags https://github.com/kolosya-tuchka/12-bit-RISC-processor.git f:/verilog_sva_gh_scraper/data/full_repos/494699578
git clone --depth 1 --no-tags https://github.com/zjcymk/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/520479571
git clone --depth 1 --no-tags https://github.com/bhushanpatel1999/Multicycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/517805379
git clone --depth 1 --no-tags https://github.com/jefferyxu1/Hardware-SHA256.git f:/verilog_sva_gh_scraper/data/full_repos/516663882
git clone --depth 1 --no-tags https://github.com/anitharacharla/AXI_BFM.git f:/verilog_sva_gh_scraper/data/full_repos/540308691
git clone --depth 1 --no-tags https://github.com/XarkLabs/upduino-video.git f:/verilog_sva_gh_scraper/data/full_repos/498923131
git clone --depth 1 --no-tags https://github.com/atmughrabi/GLay.git f:/verilog_sva_gh_scraper/data/full_repos/521470429
git clone --depth 1 --no-tags https://github.com/Sash-github-account/svm_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/499633148
git clone --depth 1 --no-tags https://github.com/MidhunNair43/Systolic_3X3_Matrix_Mul.git f:/verilog_sva_gh_scraper/data/full_repos/504297848
git clone --depth 1 --no-tags https://github.com/linICsup/virtual-proj.git f:/verilog_sva_gh_scraper/data/full_repos/497749288
git clone --depth 1 --no-tags https://github.com/sarpuser/SystemVerilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/514430560
git clone --depth 1 --no-tags https://github.com/hdlguy/ftdi_sync_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/513974566
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_stream.git f:/verilog_sva_gh_scraper/data/full_repos/531552773
git clone --depth 1 --no-tags https://github.com/Aleksw3/AES-Scalar-Crypto.git f:/verilog_sva_gh_scraper/data/full_repos/502088312
git clone --depth 1 --no-tags https://github.com/BB-Fly/Verilog-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/529200495
git clone --depth 1 --no-tags https://github.com/lebro991/BSIM_SHA1.git f:/verilog_sva_gh_scraper/data/full_repos/526655356
git clone --depth 1 --no-tags https://github.com/VolodymyrSemenov/TrafficLightProject.git f:/verilog_sva_gh_scraper/data/full_repos/521827072
git clone --depth 1 --no-tags https://github.com/joachimcao/comparch203.git f:/verilog_sva_gh_scraper/data/full_repos/516860101
git clone --depth 1 --no-tags https://github.com/ltcptgeneral/cse141L-project.git f:/verilog_sva_gh_scraper/data/full_repos/522346627
git clone --depth 1 --no-tags https://github.com/alihaskar/ob.git f:/verilog_sva_gh_scraper/data/full_repos/492205273
git clone --depth 1 --no-tags https://github.com/yuxiaojia/FPGA-based-Quadcopter-Flight-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/498515438
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cva5.git f:/verilog_sva_gh_scraper/data/full_repos/493456793
git clone --depth 1 --no-tags https://github.com/matin-yousefzade/Hardware-Accelerator-for-Neural-Networks.git f:/verilog_sva_gh_scraper/data/full_repos/524442906
git clone --depth 1 --no-tags https://github.com/kenezoer/YetAnotherUART.git f:/verilog_sva_gh_scraper/data/full_repos/537133808
git clone --depth 1 --no-tags https://github.com/mungalched/clk_gen.git f:/verilog_sva_gh_scraper/data/full_repos/538410098
git clone --depth 1 --no-tags https://github.com/zhudisheng/Study-System-Verilog-Step-By-Step.git f:/verilog_sva_gh_scraper/data/full_repos/524845179
git clone --depth 1 --no-tags https://github.com/merledu/Quad_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/498810168
git clone --depth 1 --no-tags https://github.com/jeras/TCB.git f:/verilog_sva_gh_scraper/data/full_repos/492579779
git clone --depth 1 --no-tags https://github.com/phuvg/sync_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/493231571
git clone --depth 1 --no-tags https://github.com/HickHackz/WorldsHardestGameSOC.git f:/verilog_sva_gh_scraper/data/full_repos/517913149
git clone --depth 1 --no-tags https://github.com/AntonyUsoltsev/Clock_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/505014544
git clone --depth 1 --no-tags https://github.com/GCET231/fpga_labs_22_1.git f:/verilog_sva_gh_scraper/data/full_repos/524206631
git clone --depth 1 --no-tags https://github.com/HAMZA-AFZAL404/RISC-V-32-bit-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/515230547
git clone --depth 1 --no-tags https://github.com/ashleyjr/FPGA-Delay-Line.git f:/verilog_sva_gh_scraper/data/full_repos/529014664
git clone --depth 1 --no-tags https://github.com/PierreBeurCoursework/cse140l-lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/515720296
git clone --depth 1 --no-tags https://github.com/JayKaku/100DaysOfRTL-Jay.git f:/verilog_sva_gh_scraper/data/full_repos/525650303
git clone --depth 1 --no-tags https://github.com/lchi021497/sv-parser.git f:/verilog_sva_gh_scraper/data/full_repos/523973158
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cv32e40s.git f:/verilog_sva_gh_scraper/data/full_repos/498073075
git clone --depth 1 --no-tags https://github.com/jofrfu/PowerPC-SV.git f:/verilog_sva_gh_scraper/data/full_repos/500152852
git clone --depth 1 --no-tags https://github.com/fjlic/CodesSystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/506398526
git clone --depth 1 --no-tags https://github.com/canbozaci/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/526298611
git clone --depth 1 --no-tags https://github.com/woodrowb96/RISCV-core-in-sytemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/506030519
git clone --depth 1 --no-tags https://github.com/remisiki/ECE4700J.git f:/verilog_sva_gh_scraper/data/full_repos/494367710
git clone --depth 1 --no-tags https://github.com/huabi-01/uvm_template.git f:/verilog_sva_gh_scraper/data/full_repos/515595477
git clone --depth 1 --no-tags https://github.com/mitshine/OOPs-concept-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/524466472
git clone --depth 1 --no-tags https://github.com/tallurips91/Verif-CPD.git f:/verilog_sva_gh_scraper/data/full_repos/539590076
git clone --depth 1 --no-tags https://github.com/vlsi-udec/jacc-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/526689795
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cva6.git f:/verilog_sva_gh_scraper/data/full_repos/496353135
git clone --depth 1 --no-tags https://github.com/abrahamjdn/MIPS-Single-Cycle-Verification-using-SV..git f:/verilog_sva_gh_scraper/data/full_repos/508590138
git clone --depth 1 --no-tags https://github.com/josephkb87/VerilogBasics.git f:/verilog_sva_gh_scraper/data/full_repos/499899801
git clone --depth 1 --no-tags https://github.com/alishairkhan7385/RISC-V-Single-Cycle-Datapath-in-System-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/503995169
git clone --depth 1 --no-tags https://github.com/UandersonSilva/multiplicators.git f:/verilog_sva_gh_scraper/data/full_repos/527993207
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/mips-micro-arcitechure.git f:/verilog_sva_gh_scraper/data/full_repos/512467763
git clone --depth 1 --no-tags https://github.com/mingo99/uvm_test.git f:/verilog_sva_gh_scraper/data/full_repos/514186170
git clone --depth 1 --no-tags https://github.com/Hotwater17/VectorCore.git f:/verilog_sva_gh_scraper/data/full_repos/537020078
git clone --depth 1 --no-tags https://github.com/benjamin-havens/AMT_SQUAD.git f:/verilog_sva_gh_scraper/data/full_repos/493355974
git clone --depth 1 --no-tags https://github.com/GhulamMustafa9/2-Way_Associative_Cache_Controller-with-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/495562581
git clone --depth 1 --no-tags https://github.com/saxbophone/factorio-train-balancer.git f:/verilog_sva_gh_scraper/data/full_repos/511195541
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/KTMT_20212.git f:/verilog_sva_gh_scraper/data/full_repos/510572491
git clone --depth 1 --no-tags https://github.com/IskXCr/CS211-Project-Flappy-Bird.git f:/verilog_sva_gh_scraper/data/full_repos/524450387
git clone --depth 1 --no-tags https://github.com/PhenomIIX6/BDcachecompression.git f:/verilog_sva_gh_scraper/data/full_repos/531352033
git clone --depth 1 --no-tags https://github.com/hallerp/atmt_2022.git f:/verilog_sva_gh_scraper/data/full_repos/531848952
