// "pure" 64bit x86 cpu
// long mode only, no compat mode, no rarely used features
#ifdef USE_AMD64
#include "amd64.h"
#include <inttypes.h>
#include <stdio.h>
#include <stdlib.h>
#include <assert.h>
#include <unistd.h>
#include <string.h>

#define IRAM_ATTR
#define IRAM_ATTR_CPU_EXEC1
#define DRAM_ATTR
#define noinline

#define AMD64_OPT1
#ifndef __wasm__
#define AMD64_OPT2
#endif

#include "fpu.h"

typedef __int128 int128_t;
typedef unsigned __int128 uint128_t;

struct CPUAMD64 {
	union {
		u64 r64;
		u16 r16;
		u8 r8[2];
	} gprx[16];
	uword ip, next_ip;
	uword flags;
	uword flags_mask;
	int cpl;
	bool halt;

	FPU *fpu;

	struct {
		uword sel;
	} seg[8];

	uword fs_base, gs_base, kernel_gs_base;
	uword tr_base, tr_limit;

	struct {
		uword base;
		uword limit;
	} idt, gdt;

	uword cr0, cr2, cr3;
	uword efer;
	bool cr3_valid;

	struct {
		unsigned long laddr;
		uword xaddr;
		uword paddr;
	} ifetch;

	struct {
		int op;
		uword dst;
		uword dst2;
		uword src1;
		uword src2;
		uword mask;
	} cc;

	struct {
		int size;
		struct tlb_entry {
			uword lpgno;
			uword xaddr;
			int (*pte_lookup)[2];
			u8 *ppte;
		} *tab;
	} tlb;

	u8 *phys_mem;
	long phys_mem_size;

	long cycle;

	int excno;
	uword excerr;

	bool intr;
	CPU_CB cb;

	struct {
		uword star, lstar, cstar, fmask;
	} syscall;

	struct {
		u32 vendor[3];
	} cpuid;
};

#define dolog(...) fprintf(stderr, __VA_ARGS__)
#define likely(x) __builtin_expect(!!(x), 1)
#define unlikely(x) __builtin_expect(!!(x), 0)
#define wordmask ((uword) ((sword) -1))
#define TRY(f) if(!(f)) { return false; }
#define TRYL(f) if(unlikely(!(f))) { return false; }
#define TRY1(f) if(unlikely(!(f))) { dolog("@ %s %s %d\n", __FILE__, __FUNCTION__, __LINE__); cpu_abort(cpu, -1); }
#define THROW(ex, err) do { cpu->excno = (ex); cpu->excerr = (err); return false; } while(0)
#define THROW0(ex) do { cpu->excno = (ex); return false; } while(0)

// the second branchless version works better on gcc
//#define SET_BIT(w, f, m) ((w) ^= ((-(uword)(f)) ^ (w)) & (m))
#define SET_BIT(w, f, m) ((w) = ((w) & ~((uword)(m))) | ((-(uword)(f)) & (m)))
//#define SET_BIT(w, f, m) do { if (f) (w) |= (m); else (w) &= ~(m); } while (0)

enum {
	EX_DE,
	EX_DB,
	EX_NMI,
	EX_BP,
	EX_OF,
	EX_BR,
	EX_UD,
	EX_NM,
	EX_DF,
	EX_INT9,
	EX_TS,
	EX_NP,
	EX_SS,
	EX_GP,
	EX_PF,
};

enum {
	CF = 0x1,
	/* 1 0x2 */
	PF = 0x4,
	/* 0 0x8 */
	AF = 0x10,
	/* 0 0x20 */
	ZF = 0x40,
	SF = 0x80,
	TF = 0x100,
	IF = 0x200,
	DF = 0x400,
	OF = 0x800,
	IOPL = 0x3000,
	NT = 0x4000,
	/* 0 0x8000 */
	RF = 0x10000,
	VM = 0x20000,
};

enum {
	SEG_ES = 0,
	SEG_CS,
	SEG_SS,
	SEG_DS,
	SEG_FS,
	SEG_GS,
	SEG_LDT,
	SEG_TR,
};

enum {
	SEG_D_BIT = 1 << 14,
	SEG_B_BIT = 1 << 14,
};

enum {
	REX_W = 8,
	REX_R = 4,
	REX_X = 2,
	REX_B = 1,
};

#define REGi(x) (cpu->gprx[x].r64)
#define SEGi(x) (cpu->seg[x].sel)

static void cpu_debug(CPUAMD64 *cpu);

void cpu_abort(CPUAMD64 *cpu, int code)
{
	dolog("abort: %d %x cycle %ld\n", code, code, cpu->cycle);
	cpu_debug(cpu);
	abort();
}

static uword sext8(u8 a)
{
	return (sword) (s8) a;
}

static uword sext16(u16 a)
{
	return (sword) (s16) a;
}

static uword sext32(u32 a)
{
	return (sword) (s32) a;
}

static uword sext64(u64 a)
{
	return (sword) (s64) a;
}

static inline u8 pload8(CPUAMD64 *cpu, uword addr)
{
	return cpu->phys_mem[addr];
}

static inline void pstore8(CPUAMD64 *cpu, uword addr, u8 val)
{
	cpu->phys_mem[addr] = val;
}

/* only works on hosts that are little-endian and support unaligned access */
#ifdef __mips__
static inline u16 pload16(CPUAMD64 *cpu, uword addr)
{
	const struct { u16 v; } __attribute__((packed))
		*q = (void *) &(cpu->phys_mem[addr]);
	return q->v;
}

static inline u32 pload32(CPUAMD64 *cpu, uword addr)
{
	const struct { u32 v; } __attribute__((packed))
		*q = (void *) &(cpu->phys_mem[addr]);
	return q->v;
}

static inline u64 pload64(CPUAMD64 *cpu, uword addr)
{
	const struct { u64 v; } __attribute__((packed))
		*q = (void *) &(cpu->phys_mem[addr]);
	return q->v;
}

static inline void pstore16(CPUAMD64 *cpu, uword addr, u16 val)
{
	struct { u16 v; } __attribute__((packed))
		*q = (void *) &(cpu->phys_mem[addr]);
	q->v = val;
}

static inline void pstore32(CPUAMD64 *cpu, uword addr, u32 val)
{
	struct { u32 v; } __attribute__((packed))
		*q = (void *) &(cpu->phys_mem[addr]);
	q->v = val;
}

static inline void pstore64(CPUAMD64 *cpu, uword addr, u64 val)
{
	struct { u64 v; } __attribute__((packed))
		*q = (void *) &(cpu->phys_mem[addr]);
	q->v = val;
}
#else
static inline u16 pload16(CPUAMD64 *cpu, uword addr)
{
	return *(u16 *)&(cpu->phys_mem[addr]);
}

static inline u32 pload32(CPUAMD64 *cpu, uword addr)
{
	return *(u32 *)&(cpu->phys_mem[addr]);
}

static inline u64 pload64(CPUAMD64 *cpu, uword addr)
{
	return *(u64 *)&(cpu->phys_mem[addr]);
}

static inline void pstore16(CPUAMD64 *cpu, uword addr, u16 val)
{
	*(u16 *)&(cpu->phys_mem[addr]) = val;
}

static inline void pstore32(CPUAMD64 *cpu, uword addr, u32 val)
{
	*(u32 *)&(cpu->phys_mem[addr]) = val;
}

static inline void pstore64(CPUAMD64 *cpu, uword addr, u64 val)
{
	*(u64 *)&(cpu->phys_mem[addr]) = val;
}
#endif

/* lazy flags */
enum {
	CC_ADC, CC_ADD,	CC_SBB, CC_SUB,
	CC_NEG8, CC_NEG16, CC_NEG32, CC_NEG64,
	CC_DEC8, CC_DEC16, CC_DEC32, CC_DEC64,
	CC_INC8, CC_INC16, CC_INC32, CC_INC64,
	CC_IMUL8, CC_IMUL16, CC_IMUL32,	CC_IMUL64, CC_MUL8, CC_MUL16, CC_MUL32, CC_MUL64,
	CC_SAR, CC_SHL, CC_SHR,
	CC_SHLD, CC_SHRD, CC_BSF, CC_BSR,
	CC_AND, CC_OR, CC_XOR,
};

static int get_CF(CPUAMD64 *cpu)
{
	if (cpu->cc.mask & CF) {
		switch(cpu->cc.op) {
		case CC_ADC:
			return cpu->cc.dst <= cpu->cc.src2;
		case CC_ADD:
			return cpu->cc.dst < cpu->cc.src2;
		case CC_SBB:
			return cpu->cc.src1 <= cpu->cc.src2;
		case CC_SUB:
			return cpu->cc.src1 < cpu->cc.src2;
		case CC_NEG8: case CC_NEG16: case CC_NEG32: case CC_NEG64:
			return cpu->cc.dst != 0;
		case CC_DEC8: case CC_DEC16: case CC_DEC32: case CC_DEC64:
		case CC_INC8: case CC_INC16: case CC_INC32: case CC_INC64:
			assert(false); // should not happen
		case CC_IMUL8:
			return sext8(cpu->cc.dst) != cpu->cc.dst;
		case CC_IMUL16:
			return sext16(cpu->cc.dst) != cpu->cc.dst;
		case CC_IMUL32:
			return (((s32) cpu->cc.dst) >> 31) != cpu->cc.dst2;
		case CC_IMUL64:
			return (((s64) cpu->cc.dst) >> 63) != cpu->cc.dst2;
		case CC_MUL8:
			return (cpu->cc.dst >> 8) != 0;
		case CC_MUL16:
			return (cpu->cc.dst >> 16) != 0;
		case CC_MUL32:
			return (cpu->cc.dst2) != 0;
		case CC_MUL64:
			return (cpu->cc.dst2) != 0;
		case CC_SHL:
		case CC_SHR:
		case CC_SAR:
			return cpu->cc.dst2 & 1;
		case CC_SHLD:
			return cpu->cc.dst2 >> (sizeof(uword) * 8 - 1);
		case CC_SHRD:
			return cpu->cc.dst2 & 1;
		case CC_BSF:
		case CC_BSR:
			return 0;
		case CC_AND:
		case CC_OR:
		case CC_XOR:
			return 0;
		}
	} else {
		return !!(cpu->flags & CF);
	}
	assert(false);
}

const static u8 parity_tab[256] = {
  1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
  0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
  0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
  1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
  0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
  1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
  1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
  0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
  0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
  1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
  1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
  0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
  1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
  0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
  0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
  1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1
};

static int get_PF(CPUAMD64 *cpu)
{
	if (cpu->cc.mask & PF) {
		return parity_tab[cpu->cc.dst & 0xff];
	} else {
		return !!(cpu->flags & PF);
	}
}

static int get_AF(CPUAMD64 *cpu)
{
	if (cpu->cc.mask & AF) {
		switch(cpu->cc.op) {
		case CC_ADC:
		case CC_ADD:
		case CC_SBB:
		case CC_SUB:
			return ((cpu->cc.src1 ^ cpu->cc.src2 ^ cpu->cc.dst) >> 4) & 1;
		case CC_NEG8: case CC_NEG16: case CC_NEG32: case CC_NEG64:
			return (cpu->cc.dst & 0xf) != 0;
		case CC_DEC8: case CC_DEC16: case CC_DEC32: case CC_DEC64:
			return (cpu->cc.dst & 0xf) == 0xf;
		case CC_INC8: case CC_INC16: case CC_INC32: case CC_INC64:
			return (cpu->cc.dst & 0xf) == 0;
		case CC_IMUL8: case CC_IMUL16: case CC_IMUL32: case CC_IMUL64:
		case CC_MUL8: case CC_MUL16: case CC_MUL32: case CC_MUL64:
			return 0;
		case CC_SAR:
		case CC_SHL:
		case CC_SHR:
		case CC_SHLD:
		case CC_SHRD:
		case CC_BSF:
		case CC_BSR:
		case CC_AND:
		case CC_OR:
		case CC_XOR:
			return 0;
		}
	} else {
		return !!(cpu->flags & AF);
	}
	assert(false);
}

static int IRAM_ATTR get_ZF(CPUAMD64 *cpu)
{
	if (cpu->cc.mask & ZF) {
		return cpu->cc.dst == 0;
	} else {
		return !!(cpu->flags & ZF);
	}
}

static int IRAM_ATTR get_SF(CPUAMD64 *cpu)
{
	if (cpu->cc.mask & SF) {
		return cpu->cc.dst >> (sizeof(uword) * 8 - 1);
	} else {
		return !!(cpu->flags & SF);
	}
}

static int get_OF(CPUAMD64 *cpu)
{
	if (cpu->cc.mask & OF) {
		switch(cpu->cc.op) {
		case CC_ADC:
		case CC_ADD:
			return (~(cpu->cc.src1 ^ cpu->cc.src2) & (cpu->cc.dst ^ cpu->cc.src2)) >> (sizeof(uword) * 8 - 1);
		case CC_SBB:
		case CC_SUB:
			return ((cpu->cc.src1 ^ cpu->cc.src2) & (cpu->cc.dst ^ cpu->cc.src1)) >> (sizeof(uword) * 8 - 1);
		case CC_DEC8:
			return cpu->cc.dst == sext8((u8) ~(1u << 7));
		case CC_DEC16:
			return cpu->cc.dst == sext16((u16) ~(1u << 15));
		case CC_DEC32:
			return cpu->cc.dst == sext32((u32) ~(1u << 31));
		case CC_DEC64:
			return cpu->cc.dst == sext64((u64) ~(1ull << 63));
		case CC_INC8: case CC_NEG8:
			return cpu->cc.dst == sext8(1u << 7);
		case CC_INC16: case CC_NEG16:
			return cpu->cc.dst == sext16(1u << 15);
		case CC_INC32: case CC_NEG32:
			return cpu->cc.dst == sext32(1u << 31);
		case CC_INC64: case CC_NEG64:
			return cpu->cc.dst == sext64(1ull << 63);
		case CC_IMUL8: case CC_IMUL16: case CC_IMUL32: case CC_IMUL64:
		case CC_MUL8: case CC_MUL16: case CC_MUL32: case CC_MUL64:
			return get_CF(cpu);
		case CC_SAR:
			return 0;
		case CC_SHL:
			return (cpu->cc.dst >> (sizeof(uword) * 8 - 1)) ^ (cpu->cc.dst2 & 1);
		case CC_SHR:
			return (cpu->cc.src1 >> (sizeof(uword) * 8 - 1));
		case CC_SHLD:
		case CC_SHRD:
			return (cpu->cc.src1 ^ cpu->cc.dst) >> (sizeof(uword) * 8 - 1);
		case CC_BSF:
		case CC_BSR:
			return 0;
		case CC_AND:
		case CC_OR:
		case CC_XOR:
			return 0;
		}
		assert(false);
	} else {
		return !!(cpu->flags & OF);
	}
	assert(false);
}

static void refresh_flags(CPUAMD64 *cpu)
{
	SET_BIT(cpu->flags, get_CF(cpu), CF);
	SET_BIT(cpu->flags, get_PF(cpu), PF);
	SET_BIT(cpu->flags, get_AF(cpu), AF);
	SET_BIT(cpu->flags, get_ZF(cpu), ZF);
	SET_BIT(cpu->flags, get_SF(cpu), SF);
	SET_BIT(cpu->flags, get_OF(cpu), OF);
}

static inline int get_IOPL(CPUAMD64 *cpu)
{
	return (cpu->flags & IOPL) >> 12;
}

/* MMU */
#define CR0_PG (1<<31)
#define CR0_WP (0x10000)
#define tlb_size 512

typedef struct {
	enum {
		ADDR_OK1,
		ADDR_OK2,
	} res;
	uword addr1;
	uword addr2;
} OptAddr;

static void tlb_clear(CPUAMD64 *cpu)
{
	for (int i = 0; i < tlb_size; i++) {
		cpu->tlb.tab[i].lpgno = -1;
	}
	cpu->ifetch.laddr = -1;
	cpu->ifetch.paddr = 0;
}

static int pte_lookup[4][2][2] = { //[(pte >> 1) & 3][cpl > 0][rwm > 1]
	{ {0, 1}, {1, 1} }, // s,r
	{ {0, 0}, {1, 1} }, // s,w
	{ {0, 1}, {0, 1} }, // u,r
	{ {0, 0}, {0, 0} }, // u,w
};

static bool IRAM_ATTR tlb_refill(CPUAMD64 *cpu, struct tlb_entry *ent, uword lpgno)
{
	if (unlikely(!cpu->cr3_valid)) {
		static u8 _[8];
		ent->lpgno = lpgno;
		ent->xaddr = 0;
		ent->pte_lookup = pte_lookup[3];
		ent->ppte = _;
		return true;
	}
#define MASK 0x000ffffffffff000ull
	u8 *mem = (u8 *) cpu->phys_mem;
	uword us_rw_p = 7;

	uword base_addr = cpu->cr3 & MASK;
	uword i = (lpgno >> 27) & 511;
	uword pml4e = pload64(cpu, base_addr + i * 8);
	if (!(pml4e & 1))
		return false;
	mem[base_addr + i * 8] |= 1 << 5; // accessed
	us_rw_p &= pml4e & 7;

	uword base_addr2 = pml4e & MASK;
	uword j = (lpgno >> 18) & 511;
	uword pdpe = pload64(cpu, base_addr2 + j * 8);
	if (!(pdpe & 1))
		return false;
	mem[base_addr2 + j * 8] |= 1 << 5; // accessed
	us_rw_p &= pdpe & 7;

	if (pdpe & (1 << 7)) {
		// 1-Gbyte
		ent->lpgno = lpgno;
		ent->xaddr = ((pdpe & MASK) | ((lpgno & 262143ull) << 12)) ^ (lpgno << 12);
		ent->pte_lookup = pte_lookup[us_rw_p >> 1];
		ent->ppte = &(mem[base_addr2 + j * 8]);
		return true;
	}

	uword base_addr3 = pdpe & MASK;
	uword k = (lpgno >> 9) & 511;
	uword pde = pload64(cpu, base_addr3 + k * 8);
	if (!(pde & 1))
		return false;
	mem[base_addr3 + k * 8] |= 1 << 5; // accessed
	us_rw_p &= pde & 7;

	if (pde & (1 << 7)) {
		// 2-Mbyte
		ent->lpgno = lpgno;
		ent->xaddr = ((pde & MASK) | ((lpgno & 511ull) << 12)) ^ (lpgno << 12);
		ent->pte_lookup = pte_lookup[us_rw_p >> 1];
		ent->ppte = &(mem[base_addr3 + k * 8]);
		return true;
	}

	uword base_addr4 = pde & MASK;
	uword l = lpgno & 511;
	uword pte = pload64(cpu, base_addr4 + l * 8);
	if (!(pte & 1))
		return false;
	mem[base_addr4 + l * 8] |= 1 << 5; // accessed
	us_rw_p &= pte & 7;

	// 4-Kbyte
	ent->lpgno = lpgno;
	ent->xaddr = (pte & MASK) ^ (lpgno << 12);
	ent->pte_lookup = pte_lookup[us_rw_p >> 1];
	ent->ppte = &(mem[base_addr4 + l * 8]);
	return true;
}

static bool IRAM_ATTR translate_lpgno(CPUAMD64 *cpu, int rwm, uword lpgno, uword laddr, int cpl, uword *paddr)
{
	struct tlb_entry *ent = &(cpu->tlb.tab[lpgno % tlb_size]);
	if (ent->lpgno != lpgno) {
		if (!tlb_refill(cpu, ent, lpgno)) {
			cpu->cr2 = laddr;
			cpu->excno = EX_PF;
			cpu->excerr = 0;
			if (rwm & 2)
				cpu->excerr |= 2;
			if (cpl)
				cpu->excerr |= 4;
			return false;
		}
	}
	if (ent->pte_lookup[cpl > 0][rwm > 1]) {
		cpu->cr2 = laddr;
		cpu->excno = EX_PF;
		cpu->excerr = 1;
		if (rwm & 2)
			cpu->excerr |= 2;
		if (cpl)
			cpu->excerr |= 4;
		ent->lpgno = -1;
		return false;
	}
	*paddr = ent->xaddr ^ laddr;
	if (rwm & 2) {
		*(ent->ppte) |= 1 << 6; // dirty
//		pstore8(cpu, ent->ppte,
//			pload8(cpu, ent->ppte) | (1 << 6)); // dirty
	}
	return true;
}

static bool IRAM_ATTR translate_laddr(CPUAMD64 *cpu, OptAddr *res, int rwm, uword laddr, int size, int cpl)
{
	uword lpgno = laddr >> 12;
	uword paddr;
	TRY(translate_lpgno(cpu, rwm, lpgno, laddr, cpl, &paddr));
	res->res = ADDR_OK1;
	res->addr1 = paddr;
	if ((laddr & 0xfff) > 0x1000 - size) {
		lpgno++;
		TRY(translate_lpgno(cpu, rwm, lpgno, lpgno << 12, cpl, &paddr));
		res->res = ADDR_OK2;
		res->addr2 = paddr;
	}
	return true;
}

static bool IRAM_ATTR translate(CPUAMD64 *cpu, OptAddr *res, int rwm, int seg, uword addr, int size, int cpl)
{
	uword laddr = addr;
	if (unlikely(seg != -1)) {
		switch (seg) {
		case SEG_FS:
			laddr += cpu->fs_base;
			break;
		case SEG_GS:
			laddr += cpu->gs_base;
			break;
		case SEG_TR:
			laddr += cpu->tr_base;
			break;
		}
	}

	return translate_laddr(cpu, res, rwm, laddr, size, cpl);
}

static bool IRAM_ATTR translate8r(CPUAMD64 *cpu, OptAddr *res, uword addr)
{
	uword laddr = addr;
	uword lpgno = laddr >> 12;
	struct tlb_entry *ent = &(cpu->tlb.tab[lpgno % tlb_size]);
	if (ent->lpgno != lpgno) {
		if (!tlb_refill(cpu, ent, lpgno)) {
			cpu->cr2 = laddr;
			cpu->excno = EX_PF;
			cpu->excerr = 0;
			if (cpu->cpl)
				cpu->excerr |= 4;
			return false;
		}
	}
	if (ent->pte_lookup[cpu->cpl > 0][0]) {
		cpu->cr2 = laddr;
		cpu->excno = EX_PF;
		cpu->excerr = 1;
		if (cpu->cpl)
			cpu->excerr |= 4;
		ent->lpgno = -1;
		return false;
	}
	res->res = ADDR_OK1;
	res->addr1 = ent->xaddr ^ laddr;
	return true;
}

static inline bool translate8(CPUAMD64 *cpu, OptAddr *res, int rwm, int seg, uword addr)
{
	return translate(cpu, res, rwm, seg, addr, 1, cpu->cpl);
}

static inline bool translate16(CPUAMD64 *cpu, OptAddr *res, int rwm, int seg, uword addr)
{
	return translate(cpu, res, rwm, seg, addr, 2, cpu->cpl);
}

static inline bool translate32(CPUAMD64 *cpu, OptAddr *res, int rwm, int seg, uword addr)
{
	return translate(cpu, res, rwm, seg, addr, 4, cpu->cpl);
}

static inline bool translate64(CPUAMD64 *cpu, OptAddr *res, int rwm, int seg, uword addr)
{
	return translate(cpu, res, rwm, seg, addr, 8, cpu->cpl);
}

static inline bool in_iomem(uword addr)
{
	return (addr >= 0xa0000 && addr < 0xc0000) || (addr >= 0xe0000000 && addr <= 0xffffffff);
}

static u8 IRAM_ATTR load8(CPUAMD64 *cpu, OptAddr *res)
{
	uword addr = res->addr1;
	if (in_iomem(addr) && cpu->cb.iomem_read8)
		return cpu->cb.iomem_read8(cpu->cb.iomem, addr);
	if (unlikely(addr >= cpu->phys_mem_size)) {
		return 0;
	}
	return pload8(cpu, addr);
}

static u16 IRAM_ATTR load16(CPUAMD64 *cpu, OptAddr *res)
{
	if (in_iomem(res->addr1) && cpu->cb.iomem_read16)
		return cpu->cb.iomem_read16(cpu->cb.iomem, res->addr1);
	if (unlikely(res->addr1 >= cpu->phys_mem_size)) {
		return 0;
	}
	if (likely(res->res == ADDR_OK1))
		return pload16(cpu, res->addr1);
	else
		return pload8(cpu, res->addr1) | (pload8(cpu, res->addr2) << 8);
}

static u32 IRAM_ATTR load32(CPUAMD64 *cpu, OptAddr *res)
{
	if (in_iomem(res->addr1) && cpu->cb.iomem_read32)
		return cpu->cb.iomem_read32(cpu->cb.iomem, res->addr1);
	if (unlikely(res->addr1 >= cpu->phys_mem_size)) {
		return 0;
	}
	if (likely(res->res == ADDR_OK1)) {
		return pload32(cpu, res->addr1);
	} else {
		switch(res->addr1 & 0xf) {
		case 0xf:
			return pload8(cpu, res->addr1) | (pload16(cpu, res->addr2) << 8) |
				(pload8(cpu, res->addr2 + 2) << 24);
		case 0xe:
			return pload16(cpu, res->addr1) | (pload16(cpu, res->addr2) << 16);
		case 0xd:
			return pload8(cpu, res->addr1) | (pload16(cpu, res->addr1 + 1) << 8) |
				(pload8(cpu, res->addr2) << 24);
		}
	}
	assert(false);
}

static u64 IRAM_ATTR load64(CPUAMD64 *cpu, OptAddr *res)
{
	if (in_iomem(res->addr1) && cpu->cb.iomem_read64)
		return cpu->cb.iomem_read64(cpu->cb.iomem, res->addr1);
	if (unlikely(res->addr1 >= cpu->phys_mem_size)) {
		return 0;
	}
	if (likely(res->res == ADDR_OK1)) {
		return pload64(cpu, res->addr1);
	} else {
		switch(res->addr1 & 0xf) {
		case 0xf:
			return (u64) pload8(cpu, res->addr1) |
				((u64) pload32(cpu, res->addr2) << 8) |
				((u64) pload16(cpu, res->addr2 + 4) << 40) |
				((u64) pload8(cpu, res->addr2 + 6) << 56);
		case 0xe:
			return (u64) pload16(cpu, res->addr1) |
				((u64) pload32(cpu, res->addr2) << 16) |
				((u64) pload16(cpu, res->addr2 + 4) << 48);
		case 0xd:
			return (u64) pload8(cpu, res->addr1) |
				((u64) pload16(cpu, res->addr1 + 1) << 8) |
				((u64) pload32(cpu, res->addr2) << 24) |
				((u64) pload8(cpu, res->addr2 + 4) << 56);
		case 0xc:
			return (u64) pload32(cpu, res->addr1) |
				((u64) pload32(cpu, res->addr2) << 32);
		case 0xb:
			return (u64) pload8(cpu, res->addr1) |
				((u64) pload32(cpu, res->addr1 + 1) << 8) |
				((u64) pload16(cpu, res->addr2) << 40) |
				((u64) pload8(cpu, res->addr2 + 2) << 56);
		case 0xa:
			return (u64) pload16(cpu, res->addr1) |
				((u64) pload32(cpu, res->addr1 + 2) << 16) |
				((u64) pload16(cpu, res->addr2) << 48);
		case 0x9:
			return (u64) pload8(cpu, res->addr1) |
				((u64) pload16(cpu, res->addr1 + 1) << 8) |
				((u64) pload32(cpu, res->addr1 + 3) << 24) |
				((u64) pload8(cpu, res->addr2) << 56);
		}
	}
	assert(false);
}

static void IRAM_ATTR store8(CPUAMD64 *cpu, OptAddr *res, u8 val)
{
	uword addr = res->addr1;
	if (in_iomem(addr) && cpu->cb.iomem_write8) {
		cpu->cb.iomem_write8(cpu->cb.iomem, addr, val);
		return;
	}
	if (unlikely(addr >= cpu->phys_mem_size)) {
		return;
	}
	pstore8(cpu, addr, val);
}

static void IRAM_ATTR store16(CPUAMD64 *cpu, OptAddr *res, u16 val)
{
	if (in_iomem(res->addr1) && cpu->cb.iomem_write16) {
		cpu->cb.iomem_write16(cpu->cb.iomem, res->addr1, val);
		return;
	}
	if (unlikely(res->addr1 >= cpu->phys_mem_size)) {
		return;
	}
	if (likely(res->res == ADDR_OK1)) {
		pstore16(cpu, res->addr1, val);
	} else {
		pstore8(cpu, res->addr1, val);
		pstore8(cpu, res->addr2, val >> 8);
	}
}

static void IRAM_ATTR store32(CPUAMD64 *cpu, OptAddr *res, u32 val)
{
	if (in_iomem(res->addr1) && cpu->cb.iomem_write32) {
		cpu->cb.iomem_write32(cpu->cb.iomem, res->addr1, val);
		return;
	}
	if (unlikely(res->addr1 >= cpu->phys_mem_size)) {
		return;
	}
	if (likely(res->res == ADDR_OK1)) {
		pstore32(cpu, res->addr1, val);
	} else {
		switch(res->addr1 & 0xf) {
		case 0xf:
			pstore8(cpu, res->addr1, val);
			pstore16(cpu, res->addr2, val >> 8);
			pstore8(cpu, res->addr2 + 2, val >> 24);
			break;
		case 0xe:
			pstore16(cpu, res->addr1, val);
			pstore16(cpu, res->addr2, val >> 16);
			break;
		case 0xd:
			pstore8(cpu, res->addr1, val);
			pstore16(cpu, res->addr1 + 1, val >> 8);
			pstore8(cpu, res->addr2, val >> 24);
			break;
		}
	}
}

static void IRAM_ATTR store64(CPUAMD64 *cpu, OptAddr *res, u64 val)
{
	if (in_iomem(res->addr1) && cpu->cb.iomem_write64) {
		cpu->cb.iomem_write64(cpu->cb.iomem, res->addr1, val);
		return;
	}
	if (unlikely(res->addr1 >= cpu->phys_mem_size)) {
		return;
	}
	if (likely(res->res == ADDR_OK1)) {
		pstore64(cpu, res->addr1, val);
	} else {
		switch(res->addr1 & 0xf) {
		case 0xf:
			pstore8(cpu, res->addr1, val);
			pstore32(cpu, res->addr2, val >> 8);
			pstore16(cpu, res->addr2 + 4, val >> 40);
			pstore8(cpu, res->addr2 + 6, val >> 56);
			break;
		case 0xe:
			pstore16(cpu, res->addr1, val);
			pstore32(cpu, res->addr2, val >> 16);
			pstore16(cpu, res->addr2 + 4, val >> 48);
			break;
		case 0xd:
			pstore8(cpu, res->addr1, val);
			pstore16(cpu, res->addr1 + 1, val >> 8);
			pstore32(cpu, res->addr2, val >> 24);
			pstore8(cpu, res->addr2 + 4, val >> 56);
			break;
		case 0xc:
			pstore32(cpu, res->addr1, val);
			pstore32(cpu, res->addr2, val >> 32);
			break;
		case 0xb:
			pstore8(cpu, res->addr1, val);
			pstore32(cpu, res->addr1 + 1, val >> 8);
			pstore16(cpu, res->addr2, val >> 40);
			pstore8(cpu, res->addr2 + 2, val >> 56);
			break;
		case 0xa:
			pstore16(cpu, res->addr1, val);
			pstore32(cpu, res->addr1 + 2, val >> 16);
			pstore16(cpu, res->addr2, val >> 48);
			break;
		case 0x9:
			pstore8(cpu, res->addr1, val);
			pstore16(cpu, res->addr1 + 1, val >> 8);
			pstore32(cpu, res->addr1 + 3, val >> 24);
			pstore8(cpu, res->addr2, val >> 56);
			break;
		}
	}
}

#define LOADSTORE(BIT) \
bool cpu_load ## BIT(CPUAMD64 *cpu, int seg, uword addr, u ## BIT *res) \
{ \
	OptAddr o; \
	TRY(translate ## BIT(cpu, &o, 1, seg, addr)); \
	*res = load ## BIT(cpu, &o); \
	return true; \
} \
\
bool cpu_store ## BIT(CPUAMD64 *cpu, int seg, uword addr, u ## BIT val) \
{ \
	OptAddr o; \
	TRY(translate ## BIT(cpu, &o, 2, seg, addr)); \
	store ## BIT(cpu, &o, val); \
	return true; \
} \

LOADSTORE(8)
LOADSTORE(16)
LOADSTORE(32)

static bool IRAM_ATTR peek8(CPUAMD64 *cpu, u8 *val)
{
	uword laddr = cpu->next_ip;
	if (likely((laddr ^ cpu->ifetch.laddr) < 4096)) {
		*val = pload8(cpu, cpu->ifetch.xaddr ^ laddr);
		return true;
	}
	OptAddr res;
	TRY(translate8r(cpu, &res, cpu->next_ip));
	uword paddr = res.addr1;
	if (in_iomem(paddr) && cpu->cb.iomem_read8) {
		*val = cpu->cb.iomem_read8(cpu->cb.iomem, paddr);
		return true;
	}
	if (unlikely(paddr >= cpu->phys_mem_size)) {
		*val = 0;
		return true;
	}
	*val = pload8(cpu, paddr);
	if (likely(paddr < cpu->phys_mem_size - 4096 && !in_iomem(paddr + 16))) {
		cpu->ifetch.laddr = laddr & (~4095ul);
		cpu->ifetch.xaddr = paddr ^ laddr;
	}
	return true;
}

static bool IRAM_ATTR peek8a(CPUAMD64 *cpu, u8 *val)
{
	if (likely(cpu->ifetch.paddr)) {
		*val = pload8(cpu, cpu->ifetch.paddr);
		return true;
	}
	TRY(peek8(cpu, val));
	return true;
}

static bool IRAM_ATTR fetch8(CPUAMD64 *cpu, u8 *val)
{
	if (likely(cpu->ifetch.paddr)) {
		*val = pload8(cpu, cpu->ifetch.paddr);
		cpu->ifetch.paddr++;
		cpu->next_ip++;
		return true;
	}
	TRY(peek8(cpu, val));
	cpu->next_ip++;
	return true;
}

static bool IRAM_ATTR fetch8pf(CPUAMD64 *cpu, u8 *val)
{
	uword laddr = cpu->next_ip;
	if (likely((laddr ^ cpu->ifetch.laddr) < 4096 - 16)) {
		uword paddr = cpu->ifetch.xaddr ^ laddr;
		*val = pload8(cpu, paddr);
		cpu->ifetch.paddr = paddr + 1;
		cpu->next_ip++;
		return true;
	}
	cpu->ifetch.paddr = 0;
	TRY(peek8(cpu, val));
	cpu->next_ip++;
	return true;
}

static bool IRAM_ATTR fetch16(CPUAMD64 *cpu, u16 *val)
{
	if (likely(cpu->ifetch.paddr)) {
		*val = pload16(cpu, cpu->ifetch.paddr);
		cpu->ifetch.paddr += 2;
		cpu->next_ip += 2;
		return true;
	}
	uword laddr = cpu->next_ip;
	if (likely((laddr ^ cpu->ifetch.laddr) < 4095)) {
		*val = pload16(cpu, cpu->ifetch.xaddr ^ laddr);
	} else {
		OptAddr res;
		TRY(translate16(cpu, &res, 1, SEG_CS, cpu->next_ip));
		*val = load16(cpu, &res);
	}
	cpu->next_ip += 2;
	return true;
}

static bool IRAM_ATTR fetch32(CPUAMD64 *cpu, u32 *val)
{
	if (likely(cpu->ifetch.paddr)) {
		*val = pload32(cpu, cpu->ifetch.paddr);
		cpu->ifetch.paddr += 4;
		cpu->next_ip += 4;
		return true;
	}
	uword laddr = cpu->next_ip;
	if (likely((laddr ^ cpu->ifetch.laddr) < 4093)) {
		*val = pload32(cpu, cpu->ifetch.xaddr ^ laddr);
	} else {
		OptAddr res;
		TRY(translate32(cpu, &res, 1, SEG_CS, cpu->next_ip));
		*val = load32(cpu, &res);
	}
	cpu->next_ip += 4;
	return true;
}

static inline bool modsib_off(CPUAMD64 *cpu, int adsz32, int rex, int mod, int rm, uword *addr, int off_ip)
{
	if (rm == 4) {
		u8 sib;
		TRY(fetch8(cpu, &sib));
		int b = sib & 7;
		if (rex & REX_B) b |= 8;
		if (b == 5 && mod == 0) {
			u32 addr32;
			TRY(fetch32(cpu, &addr32));
			*addr = (s64) (s32) addr32; //???
		} else {
			*addr = REGi(b);
		}
		int i = (sib >> 3) & 7;
		if (rex & REX_X) i |= 8;
		if (i != 4) {
			*addr += REGi(i) << (sib >> 6);
		}
	} else if (rm == 5 && mod == 0) {
		u32 addr32;
		TRY(fetch32(cpu, &addr32));
		*addr = cpu->next_ip + off_ip + (s64) (s32) addr32; // ??? GEI_helperI2
	} else {
		if (rex & REX_B) rm |= 8;
		*addr = REGi(rm);
	}
	if (mod == 1) {
		u8 imm8;
		TRY(fetch8(cpu, &imm8));
		*addr += (s64) (s8) imm8;
	} else if (mod == 2) {
		u32 imm32;
		TRY(fetch32(cpu, &imm32));
		*addr += (s64) (s32) imm32;
	}
	if (adsz32)
		*addr = *addr & 0xffffffff;
	return true;
}

static inline bool modsib(CPUAMD64 *cpu, int adsz32, int rex, int mod, int rm, uword *addr)
{
	return modsib_off(cpu, adsz32, rex, mod, rm, addr, 0);
}

static bool read_desc(CPUAMD64 *cpu, int sel, uword *w1, uword *w2)
{
	OptAddr meml;
	sel = sel & 0xffff;
	uword off = sel & ~0x7;
	uword base;
	uword limit;
	if (sel & 0x4) {
		// out of spec
		THROW(EX_GP, sel & ~0x3);
	} else {
		base = cpu->gdt.base;
		limit = cpu->gdt.limit;
	}

	if (off + 7 > limit) {
		dolog("read_desc: sel %04x base %" PRIx64 " limit %" PRIx64 " off %" PRIx64 "\n", sel, base, limit, off);
		THROW(EX_GP, sel & ~0x3);
	}
	if (w1) {
		TRY(translate_laddr(cpu, &meml, 1, base + off, 4, 0));
		*w1 = load32(cpu, &meml);
	}
	TRY(translate_laddr(cpu, &meml, 1, base + off + 4, 4, 0));
	*w2 = load32(cpu, &meml);
	return true;
}

static bool read_desc2(CPUAMD64 *cpu, int sel, uword *w1, uword *w2, uword *w3)
{
	OptAddr meml;
	sel = sel & 0xffff;
	uword off = sel & ~0x7;
	uword base;
	uword limit;
	if (sel & 0x4) {
		// out of spec
		THROW(EX_GP, sel & ~0x3);
	} else {
		base = cpu->gdt.base;
		limit = cpu->gdt.limit;
	}

	if (off + 15 > limit) {
		dolog("read_desc: sel %04x base %" PRIx64 " limit %" PRIx64 " off %" PRIx64 "\n", sel, base, limit, off);
		THROW(EX_GP, sel & ~0x3);
	}
	if (w1) {
		TRY(translate_laddr(cpu, &meml, 1, base + off, 4, 0));
		*w1 = load32(cpu, &meml);
	}
	TRY(translate_laddr(cpu, &meml, 1, base + off + 4, 4, 0));
	*w2 = load32(cpu, &meml);
	TRY(translate_laddr(cpu, &meml, 1, base + off + 8, 4, 0));
	*w3 = load32(cpu, &meml);
	return true;
}

static bool set_seg(CPUAMD64 *cpu, int seg, int sel)
{
	sel = sel & 0xffff;
	cpu->seg[seg].sel = sel;

	if (seg == SEG_TR) {
		uword w1, w2, w3;
		TRY(read_desc2(cpu, sel, &w1, &w2, &w3));
		cpu->tr_base = (w1 >> 16) | ((w2 & 0xff) << 16) | (w2 & 0xff000000) | (w3 << 32);
		cpu->tr_limit = (w2 & 0xf0000) | (w1 & 0xffff);
		if (w2 & 0x00800000)
			cpu->tr_limit = (cpu->tr_limit << 12) | 0xfff;
	}
	if (seg == SEG_FS) {
		if (sel == 0) {
			cpu->fs_base = 0;
		} else {
			uword w1, w2;
			TRY(read_desc(cpu, sel, &w1, &w2));
			cpu->fs_base = (w1 >> 16) | ((w2 & 0xff) << 16) | (w2 & 0xff000000);
		}
	}
	if (seg == SEG_GS) {
		if (sel == 0) {
			cpu->gs_base = 0;
		} else {
			uword w1, w2;
			TRY(read_desc(cpu, sel, &w1, &w2));
			cpu->gs_base = (w1 >> 16) | ((w2 & 0xff) << 16) | (w2 & 0xff000000);
		}
	}
	if (seg == SEG_CS) {
		uword w1, w2;
		TRY(read_desc(cpu, sel, &w1, &w2));
		if (!(w2 & (1 << 21))) {
			// TODO: 32bit compat mode
			THROW(EX_GP, 0);
		}
		cpu->cpl = sel & 3;
	}
	return true;
}

/*
 * addressing modes
 */
#define _(rwm, inst) inst()

#define E_helper(BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		INST ## SUFFIX(rm, lreg ## BIT, sreg ## BIT) \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		TRY(translate ## BIT(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX(&meml, laddr ## BIT, saddr ## BIT) \
	}

#define Eb(...) E_helper(8, , __VA_ARGS__)
#define Ev(...) if (rex & REX_W) { E_helper(64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { E_helper(16, w, __VA_ARGS__) } else { E_helper(32, d, __VA_ARGS__) }
#define Ev_(...) if (unlikely(opsz16)) { E_helper(16, w, __VA_ARGS__) } else { E_helper(64, q, __VA_ARGS__) }
#define Eq(...) E_helper(64, q, __VA_ARGS__)

#define EG_helper(BT, BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (rex & REX_R) reg |= 8; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		INST ## SUFFIX(rm, reg, lreg ## BIT, sreg ## BIT, lreg ## BIT, sreg ## BIT) \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		if (BT) addr += lreg ## BIT(reg) / BIT * (BIT / 8); \
		TRY(translate ## BIT(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX(&meml, reg, laddr ## BIT, saddr ## BIT, lreg ## BIT, sreg ## BIT) \
	}

#define EbGb(...) EG_helper(false, 8, , __VA_ARGS__)
#define EwGw(...) EG_helper(false, 16, , __VA_ARGS__)
#define EvGv(...) if (rex & REX_W) { EG_helper(false, 64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { EG_helper(false, 16, w, __VA_ARGS__) } else { EG_helper(false, 32, d, __VA_ARGS__) }
#define BTEvGv(...) if (rex & REX_W) { EG_helper(true, 64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { EG_helper(true, 16, w, __VA_ARGS__) } else { EG_helper(true, 32, d, __VA_ARGS__) }

#define EGIb_helper(BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	u8 imm8; \
	if (rex & REX_R) reg |= 8; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		TRY(fetch8(cpu, &imm8)); \
		INST ## SUFFIX(rm, reg, imm8, lreg ## BIT, sreg ## BIT, lreg ## BIT, sreg ## BIT, limm, 0) \
	} else { \
		TRY(modsib_off(cpu, adsz32, rex, mod, rm, &addr, 1)); \
		TRY(fetch8(cpu, &imm8)); \
		TRY(translate ## BIT(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX(&meml, reg, imm8, laddr ## BIT, saddr ## BIT, lreg ## BIT, sreg ## BIT, limm, 0) \
	}

#define EvGvIb(...) if (rex & REX_W) { EGIb_helper(64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { EGIb_helper(16, w, __VA_ARGS__) } else { EGIb_helper(32, d, __VA_ARGS__) }

#define EGCL_helper(BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (rex & REX_R) reg |= 8; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		INST ## SUFFIX(rm, reg, 1, lreg ## BIT, sreg ## BIT, lreg ## BIT, sreg ## BIT, lreg8, sreg8) \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		TRY(translate ## BIT(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX(&meml, reg, 1, laddr ## BIT, saddr ## BIT, lreg ## BIT, sreg ## BIT, lreg8, sreg8) \
	}

#define EvGvCL(...) if (rex & REX_W) { EGCL_helper(64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { EGCL_helper(16, w, __VA_ARGS__) } else { EGCL_helper(32, d, __VA_ARGS__) }

#define EI_helper(BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	u ## BIT imm ## BIT; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		TRY(fetch ## BIT(cpu, &imm ## BIT)); \
		INST ## SUFFIX(rm, imm ## BIT, lreg ## BIT, sreg ## BIT, limm, 0) \
	} else { \
		TRY(modsib_off(cpu, adsz32, rex, mod, rm, &addr, BIT / 8)); \
		TRY(fetch ## BIT(cpu, &imm ## BIT)); \
		TRY(translate ## BIT(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX(&meml, imm ## BIT, laddr ## BIT, saddr ## BIT, limm, 0) \
	}

#define EqId_helper(SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	u32 imm32; \
	u64 imm64; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		TRY(fetch32(cpu, &imm32)); \
		imm64 = (s64) (s32) imm32; \
		INST ## SUFFIX(rm, imm64, lreg64, sreg64, limm, 0) \
	} else { \
		TRY(modsib_off(cpu, adsz32, rex, mod, rm, &addr, 4)); \
		TRY(fetch32(cpu, &imm32)); \
		imm64 = (s64) (s32) imm32; \
		TRY(translate64(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX(&meml, imm64, laddr64, saddr64, limm, 0) \
	}

#define EbIb(...) EI_helper(8, , __VA_ARGS__)
#define EvIv(...) if (rex & REX_W) { EqId_helper(q, __VA_ARGS__) } else if (unlikely(opsz16)) { EI_helper(16, w, __VA_ARGS__) } else { EI_helper(32, d, __VA_ARGS__) }

#define EIb_helper(BT, BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	u8 imm8; \
	u ## BIT imm ## BIT; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		TRY(fetch8(cpu, &imm8)); \
		imm ## BIT = (s ## BIT) ((s8) imm8); \
		INST ## SUFFIX(rm, imm ## BIT, lreg ## BIT, sreg ## BIT, limm, 0) \
	} else { \
		TRY(modsib_off(cpu, adsz32, rex, mod, rm, &addr, 1)); \
		TRY(fetch8(cpu, &imm8)); \
		imm ## BIT = (s ## BIT) ((s8) imm8); \
		if (BT) addr += imm ## BIT / BIT * (BIT / 8); \
		TRY(translate ## BIT(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX(&meml, imm ## BIT, laddr ## BIT, saddr ## BIT, limm, 0) \
	}

#define EvIb(...) if (rex & REX_W) { EIb_helper(false, 64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { EIb_helper(false, 16, w, __VA_ARGS__) } else { EIb_helper(false, 32, d, __VA_ARGS__) }
#define BTEvIb(...) if (rex & REX_W) { EIb_helper(true, 64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { EIb_helper(true, 16, w, __VA_ARGS__) } else { EIb_helper(true, 32, d, __VA_ARGS__) }

#define E1_helper(BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		INST ## SUFFIX(rm, 1, lreg ## BIT, sreg ## BIT, limm, 0) \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		TRY(translate ## BIT(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX(&meml, 1, laddr ## BIT, saddr ## BIT, limm, 0) \
	}

#define Eb1(...) E1_helper(8, , __VA_ARGS__)
#define Ev1(...) if (rex & REX_W) { E1_helper(64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { E1_helper(16, w, __VA_ARGS__) } else { E1_helper(32, d, __VA_ARGS__) }

#define ECL_helper(BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		INST ## SUFFIX(rm, 1, lreg ## BIT, sreg ## BIT, lreg8, sreg8) \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		TRY(translate ## BIT(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX(&meml, 1, laddr ## BIT, saddr ## BIT, lreg8, sreg8) \
	}

#define EbCL(...) ECL_helper(8, , __VA_ARGS__)
#define EvCL(...) if (rex & REX_W) { ECL_helper(64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { ECL_helper(16, w, __VA_ARGS__) } else { ECL_helper(32, d, __VA_ARGS__) }

#define GE_helper(BIT, SUFFIX, rwm, INST) \
	int reg; \
	u ## BIT opr; \
	TRY(__GE_helper ## BIT(cpu, adsz32, rex, curr_seg, &reg, &opr)); \
	INST ## SUFFIX(reg, opr, lreg ## BIT, sreg ## BIT, limm, 0)

#define GbEb(...) GE_helper(8, , __VA_ARGS__)
#define GvEv(...) if (rex & REX_W) { GE_helper(64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { GE_helper(16, w, __VA_ARGS__) } else { GE_helper(32, d, __VA_ARGS__) }

#define GvM_helper(BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (rex & REX_R) reg |= 8; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		INST ## SUFFIX(reg, rm, lreg ## BIT, sreg ## BIT, lreg ## BIT, sreg ## BIT) \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		INST ## SUFFIX(reg, addr, lreg ## BIT, sreg ## BIT, limm, 0) \
	}
#define GvM(...) if (rex & REX_W) { GvM_helper(64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { GvM_helper(16, w, __VA_ARGS__) } else { GvM_helper(32, d, __VA_ARGS__) }

#define GvMp_helper(BIT, SUFFIX, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (rex & REX_R) reg |= 8; \
	if (mod == 3) THROW0(EX_UD); \
	else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		INST ## SUFFIX(reg, addr, lreg ## BIT, sreg ## BIT, limm, 0) \
	}
#define GvMp(...) if (rex & REX_W) { GvMp_helper(64, q, __VA_ARGS__) } else if (unlikely(opsz16)) { GvMp_helper(16, w, __VA_ARGS__) } else { GvMp_helper(32, d, __VA_ARGS__) }

#define GE_helper2(BIT, SUFFIX, BIT2, SUFFIX2, rwm, INST) \
	int reg; \
	u ## BIT2 opr; \
	TRY(__GE_helper ## BIT2(cpu, adsz32, rex, curr_seg, &reg, &opr)); \
	INST ## SUFFIX ## SUFFIX2(reg, opr, lreg ## BIT, sreg ## BIT, limm, 0)

#define GvEb(...) if (rex & REX_W) { GE_helper2(64, q, 8, b, __VA_ARGS__) } else if (unlikely(opsz16)) { GE_helper2(16, w, 8, b, __VA_ARGS__) } else { GE_helper2(32, d, 8, b, __VA_ARGS__) }
#define GvEw(...) if (rex & REX_W) { GE_helper2(64, q, 16, w, __VA_ARGS__) } else if (unlikely(opsz16)) { GE_helper2(16, w, 16, w, __VA_ARGS__) } else { GE_helper2(32, d, 16, w, __VA_ARGS__) }
#define GE_MOVSXD(...) if (rex & REX_W) { GE_helper2(64, q, 32, d, __VA_ARGS__) } else if (unlikely(opsz16)) { GE_helper2(16, w, 16, w, __VA_ARGS__) } else { GE_helper2(32, d, 32, d, __VA_ARGS__) }

#define GEI_helperI2(BIT, SUFFIX, BIT2, SUFFIX2, rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (rex & REX_R) reg |= 8; \
	if (mod == 3) { \
		u ## BIT2 imm ## BIT2; \
		if (rex & REX_B) rm |= 8; \
		TRY(fetch ## BIT2(cpu, &imm ## BIT2)); \
		INST ## SUFFIX ## I ## SUFFIX2(reg, rm, imm ## BIT2, lreg ## BIT, sreg ## BIT, lreg ## BIT, sreg ## BIT) \
	} else { \
		TRY(modsib_off(cpu, adsz32, rex, mod, rm, &addr, BIT2 / 8)); \
		u ## BIT2 imm ## BIT2; \
		TRY(fetch ## BIT2(cpu, &imm ## BIT2)); \
		TRY(translate ## BIT(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## SUFFIX ## I ## SUFFIX2(reg, &meml, imm ## BIT2, lreg ## BIT, sreg ## BIT, laddr ## BIT, saddr ## BIT) \
	}

#define GvEvIb(...) if (rex & REX_W) { GEI_helperI2(64, q, 8, b, __VA_ARGS__) } else if (unlikely(opsz16)) { GEI_helperI2(16, w, 8, b, __VA_ARGS__) } else { GEI_helperI2(32, d, 8, b, __VA_ARGS__) }
#define GvEvIv(...) if (rex & REX_W) { GEI_helperI2(64, q, 32, d, __VA_ARGS__) } else if (unlikely(opsz16)) { GEI_helperI2(16, w, 16, w, __VA_ARGS__) } else { GEI_helperI2(32, d, 32, d, __VA_ARGS__) }

#define ALIb(rwm, INST) \
	u8 imm8; \
	TRY(fetch8(cpu, &imm8)); \
	INST(0, imm8, lreg8, sreg8, limm, 0)

#define AXIb(rwm, INST) \
	if (unlikely(opsz16)) { \
		u8 imm8; \
		TRY(fetch8(cpu, &imm8)); \
		INST ## w(0, imm8, lreg16, sreg16, limm, 0) \
	} else { \
		u8 imm8; \
		TRY(fetch8(cpu, &imm8)); \
		INST ## d(0, imm8, lreg32, sreg32, limm, 0) \
	}

#define IbAL(rwm, INST) \
	u8 imm8; \
	TRY(fetch8(cpu, &imm8)); \
	INST(imm8, 0, limm, 0, lreg8, sreg8)

#define IbAX(rwm, INST) \
	if (unlikely(opsz16)) { \
		u8 imm8; \
		TRY(fetch8(cpu, &imm8)); \
		INST ## w(imm8, 0, limm, 0, lreg16, sreg16) \
	} else { \
		u8 imm8; \
		TRY(fetch8(cpu, &imm8)); \
		INST ## d(imm8, 0, limm, 0, lreg32, sreg32) \
	}

#define DXAL(rwm, INST) \
	INST(2, 0, lreg16, sreg16, lreg8, sreg8)

#define DXAX(rwm, INST) \
	if (unlikely(opsz16)) { \
		INST ## w(2, 0, lreg16, sreg16, lreg16, sreg16) \
	} else { \
		INST ## d(2, 0, lreg16, sreg16, lreg32, sreg32) \
	}

#define ALDX(rwm, INST) \
	INST(0, 2, lreg8, sreg8, lreg16, sreg16)

#define AXDX(rwm, INST) \
	if (unlikely(opsz16)) { \
		INST ## w(0, 2, lreg16, sreg16, lreg16, sreg16) \
	} else { \
		INST ## d(0, 2, lreg32, sreg32, lreg16, sreg16) \
	}

#define AXIv(rwm, INST) \
	if (rex & REX_W) { \
		u32 imm32; \
		s64 imm64; \
		TRY(fetch32(cpu, &imm32)); \
		imm64 = (s64) (s32) imm32; \
		INST ## q(0, imm64, lreg64, sreg64, limm, 0) \
	} else if (unlikely(opsz16)) { \
		u16 imm16; \
		TRY(fetch16(cpu, &imm16)); \
		INST ## w(0, imm16, lreg16, sreg16, limm, 0) \
	} else { \
		u32 imm32; \
		TRY(fetch32(cpu, &imm32)); \
		INST ## d(0, imm32, lreg32, sreg32, limm, 0) \
	}

#define ALOb(rwm, INST) \
	if (adsz32) { \
		u32 addr32; \
		TRY(fetch32(cpu, &addr32)); \
		addr = addr32; \
	} else { \
		u32 addr32[2]; \
		u64 addr64; \
		TRY(fetch32(cpu, addr32)); \
		TRY(fetch32(cpu, addr32 + 1)); \
		addr64 = (((u64) addr32[1]) << 32) | addr32[0]; \
		addr = addr64; \
	} \
	TRY(translate8(cpu, &meml, rwm, curr_seg, addr)); \
	INST(0, &meml, lreg8, sreg8, laddr8, saddr8)

#define AXOv(rwm, INST) \
	if (adsz32) { \
		u32 addr32; \
		TRY(fetch32(cpu, &addr32)); \
		addr = addr32; \
	} else { \
		u32 addr32[2]; \
		u64 addr64; \
		TRY(fetch32(cpu, addr32)); \
		TRY(fetch32(cpu, addr32 + 1)); \
		addr64 = (((u64) addr32[1]) << 32) | addr32[0]; \
		addr = addr64; \
	} \
	if (rex & REX_W) { \
		TRY(translate64(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## q(0, &meml, lreg64, sreg64, laddr64, saddr64) \
	} else if (unlikely(opsz16)) { \
		TRY(translate16(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## w(0, &meml, lreg16, sreg16, laddr16, saddr16) \
	} else { \
		TRY(translate32(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## d(0, &meml, lreg32, sreg32, laddr32, saddr32) \
	}

#define ObAL(rwm, INST) \
	if (adsz32) { \
		u32 addr32; \
		TRY(fetch32(cpu, &addr32)); \
		addr = addr32; \
	} else { \
		u32 addr32[2]; \
		u64 addr64; \
		TRY(fetch32(cpu, addr32)); \
		TRY(fetch32(cpu, addr32 + 1)); \
		addr64 = (((u64) addr32[1]) << 32) | addr32[0]; \
		addr = addr64; \
	} \
	TRY(translate8(cpu, &meml, rwm, curr_seg, addr)); \
	INST(&meml, 0, laddr8, saddr8, lreg8, sreg8)

#define OvAX(rwm, INST) \
	if (adsz32) { \
		u32 addr32; \
		TRY(fetch32(cpu, &addr32)); \
		addr = addr32; \
	} else { \
		u32 addr32[2]; \
		u64 addr64; \
		TRY(fetch32(cpu, addr32)); \
		TRY(fetch32(cpu, addr32 + 1)); \
		addr64 = (((u64) addr32[1]) << 32) | addr32[0]; \
		addr = addr64; \
	} \
	if (rex & REX_W) { \
		TRY(translate64(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## q(&meml, 0, laddr64, saddr64, lreg64, sreg64) \
	} else if (unlikely(opsz16)) { \
		TRY(translate16(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## w(&meml, 0, laddr16, saddr16, lreg16, sreg16) \
	} else { \
		TRY(translate32(cpu, &meml, rwm, curr_seg, addr)); \
		INST ## d(&meml, 0, laddr32, saddr32, lreg32, sreg32) \
	}

#define PlusRegv(rwm, INST) \
	int rm = b1 & 7; \
	if (rex & REX_B) rm |= 8; \
	if (rex & REX_W) { \
		INST ## q(rm, lreg64, sreg64) \
	} else if (unlikely(opsz16)) { \
		INST ## w(rm, lreg16, sreg16) \
	} else { \
		INST ## d(rm, lreg32, sreg32) \
	}

#define PlusRegv_(rwm, INST) \
	int rm = b1 & 7; \
	if (rex & REX_B) rm |= 8; \
	if (unlikely(opsz16)) { \
		INST ## w(rm, lreg16, sreg16) \
	} else { \
		INST ## q(rm, lreg64, sreg64) \
	}

#define PlusRegIb(rwm, INST) \
	u8 imm8; \
	int rm = b1 & 7; \
	if (rex & REX_B) rm |= 8; \
	TRY(fetch8(cpu, &imm8)); \
	INST(rm, imm8, lreg8, sreg8, limm, 0)

#define PlusRegIv(rwm, INST) \
	int rm = b1 & 7; \
	if (rex & REX_B) rm |= 8; \
	if (rex & REX_W) { \
		u32 imm32[2]; \
		u64 imm64; \
		TRY(fetch32(cpu, imm32)); \
		TRY(fetch32(cpu, imm32 + 1)); \
		imm64 = (((u64) imm32[1]) << 32) | imm32[0]; \
		INST ## q(rm, imm64, lreg64, sreg64, limm, 0) \
	} else if (unlikely(opsz16)) { \
		u16 imm16; \
		TRY(fetch16(cpu, &imm16)); \
		INST ## w(rm, imm16, lreg16, sreg16, limm, 0) \
	} else { \
		u32 imm32; \
		TRY(fetch32(cpu, &imm32)); \
		INST ## d(rm, imm32, lreg32, sreg32, limm, 0) \
	}

#define Ib(rwm, INST) \
	u8 imm8; \
	TRY(fetch8(cpu, &imm8)); \
	INST(imm8, limm, 0)
#define Jb Ib

#define Iw(rwm, INST) \
	u16 imm16; \
	TRY(fetch16(cpu, &imm16)); \
	INST(imm16, limm, 0)

#define IwIb(rwm, INST) \
	u16 imm16; \
	TRY(fetch16(cpu, &imm16)); \
	u8 imm8; \
	TRY(fetch8(cpu, &imm8)); \
	INST(imm16, imm8, limm, 0, limm, 0)

#define Iv(rwm, INST) \
	if (unlikely(opsz16)) { \
		u16 imm16; \
		TRY(fetch16(cpu, &imm16)); \
		INST ## w(imm16, limm, 0) \
	} else { \
		u32 imm32; \
		TRY(fetch32(cpu, &imm32)); \
		INST ## d(imm32, limm, 0) \
	}

#define Jv(rwm, INST) \
		u32 imm32; \
		TRY(fetch32(cpu, &imm32)); \
		INST ## d(imm32, limm, 0);
#define Av Iv

#define Ms(rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (mod == 3) THROW0(EX_UD); \
	else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		INST(addr) \
	}

#define Ew(rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		if (unlikely(opsz16)) { \
			INST(rm, lreg16, sreg16) \
		} else { \
			INST(rm, lreg32, sreg32) \
		} \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		TRY(translate16(cpu, &meml, rwm, curr_seg, addr)); \
		INST(&meml, laddr16, saddr16) \
	}

#define EwSw(rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (rex & REX_R) reg |= 8; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		if (unlikely(opsz16)) { \
			INST(rm, reg, lreg16, sreg16, lseg, 0) \
		} else { \
			INST(rm, reg, lreg32, sreg32, lseg, 0) \
		} \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		TRY(translate16(cpu, &meml, rwm, curr_seg, addr)); \
		INST(&meml, reg, laddr16, saddr16, lseg, 0) \
	}

#define SwEw(rwm, INST) \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (rex & REX_R) reg |= 8; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		INST(reg, rm, lseg, 0, lreg16, sreg16) \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		TRY(translate16(cpu, &meml, rwm, curr_seg, addr)); \
		INST(reg, &meml,lseg, 0, laddr16, saddr16) \
	}

#define limm(i) i
#define lreg8(i) (!rex && (i) > 3 ? cpu->gprx[i - 4].r8[1] : cpu->gprx[i].r8[0])
#define sreg8(i, v) (!rex && (i) > 3 ? (cpu->gprx[i - 4].r8[1] = (v)) : (cpu->gprx[i].r8[0] = (v)))
#define lreg16(i) (cpu->gprx[i].r16)
#define sreg16(i, v) (cpu->gprx[i].r16 = (v))
#define lreg32(i) ((u32)(cpu->gprx[i].r64))
#define sreg32(i, v) (cpu->gprx[i].r64 = (u32) (v))
#define lreg64(i) (REGi(i))
#define sreg64(i, v) ((REGi(i)) = (v))

#define laddr8(addr) load8(cpu, addr)
#define saddr8(addr, v) store8(cpu, addr, v)
#define laddr16(addr) load16(cpu, addr)
#define saddr16(addr, v) store16(cpu, addr, v)
#define laddr32(addr) load32(cpu, addr)
#define saddr32(addr, v) store32(cpu, addr, v)
#define laddr64(addr) load64(cpu, addr)
#define saddr64(addr, v) store64(cpu, addr, v)
#define lseg(i) ((u16) SEGi((i)))
#define set_sp(v) (sreg64(4, v))

#define GEN___GE_helper(BIT) \
static bool IRAM_ATTR __GE_helper ## BIT \
(CPUAMD64 *cpu, int adsz32, int rex, int curr_seg, int *reg, u ## BIT *opr) \
{ \
	uword addr; \
	OptAddr meml; \
	u8 modrm; \
	TRY(fetch8(cpu, &modrm)); \
	*reg = (modrm >> 3) & 7; \
	if (rex & REX_R) *reg |= 8; \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		*opr = lreg ## BIT(rm); \
	} else { \
		TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
		TRY(translate ## BIT(cpu, &meml, 1, curr_seg, addr)); \
		*opr = laddr ## BIT(&meml); \
	} \
	return true; \
}
GEN___GE_helper(8)
GEN___GE_helper(16)
GEN___GE_helper(32)
GEN___GE_helper(64)

/*
 * instructions
 */
#define ACOP_helper(NAME1, NAME2, BIT, OP, a, b, la, sa, lb, sb) \
	int cf = get_CF(cpu); \
	cpu->cc.src1 = sext ## BIT(la(a)); \
	cpu->cc.src2 = sext ## BIT(lb(b)); \
	cpu->cc.dst = sext ## BIT(cpu->cc.src1 OP cpu->cc.src2 OP cf); \
	cpu->cc.op = cf ? CC_ ## NAME1 : CC_ ## NAME2; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sa(a, cpu->cc.dst);

#define AOP0_helper(NAME, BIT, OP, a, b, la, sa, lb, sb) \
	cpu->cc.src1 = sext ## BIT(la(a)); \
	cpu->cc.src2 = sext ## BIT(lb(b)); \
	cpu->cc.dst = sext ## BIT(cpu->cc.src1 OP cpu->cc.src2); \
	cpu->cc.op = CC_ ## NAME; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF;

#define LOP0_helper(NAME, BIT, OP, a, b, la, sa, lb, sb) \
	cpu->cc.dst = sext ## BIT(la(a) OP lb(b)); \
	cpu->cc.op = CC_ ## NAME; \
	cpu->cc.mask = CF | PF | ZF | SF | OF;

#define AOP_helper(NAME1, BIT, OP, a, b, la, sa, lb, sb) \
	AOP0_helper(NAME1, BIT, OP, a, b, la, sa, lb, sb) \
	sa(a, cpu->cc.dst);

#define LOP_helper(NAME1, BIT, OP, a, b, la, sa, lb, sb) \
	LOP0_helper(NAME1, BIT, OP, a, b, la, sa, lb, sb) \
	sa(a, cpu->cc.dst);

#define INCDEC_helper(NAME, BIT, OP, a, la, sa) \
	int cf = get_CF(cpu); \
	cpu->cc.dst = sext ## BIT(sext ## BIT(la(a)) OP 1); \
	cpu->cc.op = CC_ ## NAME ## BIT; \
	SET_BIT(cpu->flags, cf, CF); \
	cpu->cc.mask = PF | AF | ZF | SF | OF; \
	sa(a, cpu->cc.dst);

#define NEG_helper(BIT, a, la, sa) \
	cpu->cc.src1 = sext ## BIT(la(a)); \
	cpu->cc.dst = sext ## BIT(-cpu->cc.src1); \
	cpu->cc.op = CC_NEG ## BIT; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sa(a, cpu->cc.dst);

noinline void IRAM_ATTR try_jcc8(CPUAMD64 *cpu)
{
	if (likely(cpu->ifetch.paddr)) {
		u8 op = pload8(cpu, cpu->ifetch.paddr);
		// catches ~60%
		if ((op & ~1) == 0x74) {
			if ((cpu->cc.dst == 0) ^ (op & 1)) {
				sword d = sext8(pload8(cpu, cpu->ifetch.paddr + 1));
				cpu->next_ip += d + 2;
			}
		}
	}
}

#define CMP_helper(NAME, BIT, OP, a, b, la, sa, lb, sb) \
	AOP0_helper(NAME, BIT, OP, a, b, la, sa, lb, sb) \
	try_jcc8(cpu);

#define TEST_helper(NAME, BIT, OP, a, b, la, sa, lb, sb) \
	LOP0_helper(NAME, BIT, OP, a, b, la, sa, lb, sb) \
	try_jcc8(cpu);

#define ADCb(...) ACOP_helper(ADC, ADD,  8, +, __VA_ARGS__)
#define ADCw(...) ACOP_helper(ADC, ADD, 16, +, __VA_ARGS__)
#define ADCd(...) ACOP_helper(ADC, ADD, 32, +, __VA_ARGS__)
#define ADCq(...) ACOP_helper(ADC, ADD, 64, +, __VA_ARGS__)
#define SBBb(...) ACOP_helper(SBB, SUB,  8, -, __VA_ARGS__)
#define SBBw(...) ACOP_helper(SBB, SUB, 16, -, __VA_ARGS__)
#define SBBd(...) ACOP_helper(SBB, SUB, 32, -, __VA_ARGS__)
#define SBBq(...) ACOP_helper(SBB, SUB, 64, -, __VA_ARGS__)
#define ADDb(...) AOP_helper(ADD,  8, +, __VA_ARGS__)
#define ADDw(...) AOP_helper(ADD, 16, +, __VA_ARGS__)
#define ADDd(...) AOP_helper(ADD, 32, +, __VA_ARGS__)
#define ADDq(...) AOP_helper(ADD, 64, +, __VA_ARGS__)
#define SUBb(...) AOP_helper(SUB,  8, -, __VA_ARGS__)
#define SUBw(...) AOP_helper(SUB, 16, -, __VA_ARGS__)
#define SUBd(...) AOP_helper(SUB, 32, -, __VA_ARGS__)
#define SUBq(...) AOP_helper(SUB, 64, -, __VA_ARGS__)
#define ORb(...)  LOP_helper(OR,   8, |, __VA_ARGS__)
#define ORw(...)  LOP_helper(OR,  16, |, __VA_ARGS__)
#define ORd(...)  LOP_helper(OR,  32, |, __VA_ARGS__)
#define ORq(...)  LOP_helper(OR,  64, |, __VA_ARGS__)
#define ANDb(...) LOP_helper(AND,  8, &, __VA_ARGS__)
#define ANDw(...) LOP_helper(AND, 16, &, __VA_ARGS__)
#define ANDd(...) LOP_helper(AND, 32, &, __VA_ARGS__)
#define ANDq(...) LOP_helper(AND, 64, &, __VA_ARGS__)
#define XORb(...) LOP_helper(XOR,  8, ^, __VA_ARGS__)
#define XORw(...) LOP_helper(XOR, 16, ^, __VA_ARGS__)
#define XORd(...) LOP_helper(XOR, 32, ^, __VA_ARGS__)
#define XORq(...) LOP_helper(XOR, 64, ^, __VA_ARGS__)
#define CMPb(...)  CMP_helper(SUB,  8, -, __VA_ARGS__)
#define CMPw(...)  CMP_helper(SUB, 16, -, __VA_ARGS__)
#define CMPd(...)  CMP_helper(SUB, 32, -, __VA_ARGS__)
#define CMPq(...)  CMP_helper(SUB, 64, -, __VA_ARGS__)
#define TESTb(...) TEST_helper(AND,  8, &, __VA_ARGS__)
#define TESTw(...) TEST_helper(AND, 16, &, __VA_ARGS__)
#define TESTd(...) TEST_helper(AND, 32, &, __VA_ARGS__)
#define TESTq(...) TEST_helper(AND, 64, &, __VA_ARGS__)
#define INCb(...) INCDEC_helper(INC,  8, +, __VA_ARGS__)
#define INCw(...) INCDEC_helper(INC, 16, +, __VA_ARGS__)
#define INCd(...) INCDEC_helper(INC, 32, +, __VA_ARGS__)
#define INCq(...) INCDEC_helper(INC, 64, +, __VA_ARGS__)
#define DECb(...) INCDEC_helper(DEC,  8, -, __VA_ARGS__)
#define DECw(...) INCDEC_helper(DEC, 16, -, __VA_ARGS__)
#define DECd(...) INCDEC_helper(DEC, 32, -, __VA_ARGS__)
#define DECq(...) INCDEC_helper(DEC, 64, -, __VA_ARGS__)
#define NOTb(a, la, sa) sa(a, ~la(a));
#define NOTw(a, la, sa) sa(a, ~la(a));
#define NOTd(a, la, sa) sa(a, ~la(a));
#define NOTq(a, la, sa) sa(a, ~la(a));
#define NEGb(...) NEG_helper(8,  __VA_ARGS__)
#define NEGw(...) NEG_helper(16, __VA_ARGS__)
#define NEGd(...) NEG_helper(32, __VA_ARGS__)
#define NEGq(...) NEG_helper(64, __VA_ARGS__)

#define SHL_helper(BIT, ymask, a, b, la, sa, lb, sb) \
	uword x = la(a); \
	uword y = (lb(b)) & ymask; \
	if (y) { \
		cpu->cc.dst = sext ## BIT(x << y); \
		cpu->cc.dst2 = ((x >> (BIT - y)) & 1); \
		cpu->cc.op = CC_SHL; \
		cpu->cc.mask = CF | PF | ZF | SF | OF; \
		sa(a, cpu->cc.dst); \
	} else { sa(a, la(a)); }

#define SHLb(...) SHL_helper(8, 0x1f, __VA_ARGS__)
#define SHLw(...) SHL_helper(16, 0x1f, __VA_ARGS__)
#define SHLd(...) SHL_helper(32, 0x1f, __VA_ARGS__)
#define SHLq(...) SHL_helper(64, 0x3f, __VA_ARGS__)

#define ROL_helper(BIT, a, b, la, sa, lb, sb) \
	uword x = la(a); \
	uword y0 = lb(b); \
	uword y = y0 & (BIT - 1); \
	uword res = x; \
	if (y) { \
		res = sext ## BIT((x << y) | (x >> (BIT - y))); \
		sa(a, res); \
	} else { sa(a, la(a)); } \
	if (y0) { \
		int cf1 = res & 1; \
		int of1 = (res >> (sizeof(uword) * 8 - 1)) ^ cf1; \
		SET_BIT(cpu->flags, cf1, CF); \
		SET_BIT(cpu->flags, of1, OF); \
		cpu->cc.mask &= ~(CF | OF); \
	}

#define ROLb(...) ROL_helper(8, __VA_ARGS__)
#define ROLw(...) ROL_helper(16, __VA_ARGS__)
#define ROLd(...) ROL_helper(32, __VA_ARGS__)
#define ROLq(...) ROL_helper(64, __VA_ARGS__)

#define RCL_helper(BIT, ymask, a, b, la, sa, lb, sb) \
	uword x = la(a); \
	uword y = ((lb(b)) & ymask) % (BIT + 1); \
	if (y) { \
		uword cf = get_CF(cpu); \
		uword res = sext ## BIT((x << y) | (cf << (y - 1)) | (y != 1 ? (x >> (BIT + 1 - y)) : 0)); \
		int cf1 = (x >> (BIT - y)) & 1; \
		int of1 = (res >> (sizeof(uword) * 8 - 1)) ^ cf1; \
		SET_BIT(cpu->flags, cf1, CF); \
		SET_BIT(cpu->flags, of1, OF); \
		cpu->cc.mask &= ~(CF | OF); \
		sa(a, res); \
	} else { sa(a, la(a)); }

#define RCLb(...) RCL_helper(8, 0x1f, __VA_ARGS__)
#define RCLw(...) RCL_helper(16, 0x1f, __VA_ARGS__)
#define RCLd(...) RCL_helper(32, 0x1f, __VA_ARGS__)
#define RCLq(...) RCL_helper(64, 0x3f, __VA_ARGS__)

#define RCR_helper(BIT, ymask, a, b, la, sa, lb, sb) \
	uword x = la(a); \
	uword y = ((lb(b)) & ymask) % (BIT + 1); \
	if (y) { \
		uword cf = get_CF(cpu); \
		uword res = sext ## BIT((x >> y) | (cf << (BIT - y)) | (y != 1 ? (x << (BIT + 1 - y)) : 0)); \
		int cf1 = (sext ## BIT(x << (BIT - y)) >> (BIT - 1)) & 1; \
		int of1 = ((res ^ (res << 1)) >> (BIT - 1)) & 1; \
		SET_BIT(cpu->flags, cf1, CF); \
		SET_BIT(cpu->flags, of1, OF); \
		cpu->cc.mask &= ~(CF | OF); \
		sa(a, res); \
	} else { sa(a, la(a)); }

#define RCRb(...) RCR_helper(8, 0x1f, __VA_ARGS__)
#define RCRw(...) RCR_helper(16, 0x1f, __VA_ARGS__)
#define RCRd(...) RCR_helper(32, 0x1f, __VA_ARGS__)
#define RCRq(...) RCR_helper(64, 0x3f, __VA_ARGS__)

#define ROR_helper(BIT, a, b, la, sa, lb, sb) \
	uword x = la(a); \
	uword y0 = lb(b); \
	uword y = y0 & (BIT - 1); \
	uword res = x; \
	if (y) { \
		res = sext ## BIT((x >> y) | (x << (BIT - y))); \
		sa(a, res); \
	} else { sa(a, la(a)); } \
	if (y) { \
		int cf1 = (res >> (BIT - 1)) & 1; \
		int of1 = ((res ^ (res << 1)) >> (BIT - 1)) & 1; \
		SET_BIT(cpu->flags, cf1, CF); \
		SET_BIT(cpu->flags, of1, OF); \
		cpu->cc.mask &= ~(CF | OF); \
	}

#define RORb(...) ROR_helper(8, __VA_ARGS__)
#define RORw(...) ROR_helper(16, __VA_ARGS__)
#define RORd(...) ROR_helper(32, __VA_ARGS__)
#define RORq(...) ROR_helper(64, __VA_ARGS__)

#define SHR_helper(BIT, ymask, a, b, la, sa, lb, sb) \
	uword x = la(a); \
	uword y = (lb(b)) & ymask; \
	if (y) { \
		cpu->cc.src1 = sext ## BIT(x); \
		cpu->cc.dst = sext ## BIT(x >> y); \
		cpu->cc.dst2 = (x >> (y - 1)) & 1; \
		cpu->cc.op = CC_SHR; \
		cpu->cc.mask = CF | PF | ZF | SF | OF; \
		sa(a, cpu->cc.dst); \
	} else { sa(a, la(a)); }

#define SHRb(...) SHR_helper(8, 0x1f, __VA_ARGS__)
#define SHRw(...) SHR_helper(16, 0x1f, __VA_ARGS__)
#define SHRd(...) SHR_helper(32, 0x1f, __VA_ARGS__)
#define SHRq(...) SHR_helper(64, 0x3f, __VA_ARGS__)

#define SHLD_helper(BIT, ymask, a, b, c, la, sa, lb, sb, lc, sc) \
	int count = (lc(c)) & ymask; \
	uword x = la(a); \
	uword y = lb(b); \
	if (count) { \
		cpu->cc.src1 = sext ## BIT(x); \
		if (BIT < count) {  /* undocumented */ \
			uword z = x; x = y; y = z; \
			count -= BIT; \
		} \
		cpu->cc.dst = sext ## BIT((x << count) | (y >> (BIT - count))); \
		if (count == 1) { \
			cpu->cc.dst2 = sext ## BIT(x); \
		} else { \
			cpu->cc.dst2 = sext ## BIT((x << (count - 1)) | (count == 1 ? 0 : (y >> (BIT - (count - 1))))); \
		} \
		cpu->cc.op = CC_SHLD; \
		cpu->cc.mask = CF | PF | ZF | SF | OF; \
		sa(a, cpu->cc.dst); \
	} else { sa(a, la(a)); }

#define SHLDw(...) SHLD_helper(16, 0x1f, __VA_ARGS__)
#define SHLDd(...) SHLD_helper(32, 0x1f, __VA_ARGS__)
#define SHLDq(...) SHLD_helper(64, 0x3f, __VA_ARGS__)

#define SHRD_helper(BIT, ymask, a, b, c, la, sa, lb, sb, lc, sc) \
	int count = (lc(c)) & ymask; \
	uword x = la(a); \
	uword y = lb(b); \
	if (count) { \
		if (BIT < count) {  /* undocumented */ \
			uword z = x; x = y; y = z; \
			count -= BIT; \
		} \
		cpu->cc.src1 = sext ## BIT(x); \
		cpu->cc.dst = sext ## BIT((x >> count) | (y << (BIT - count))); \
		if (count == 1) { \
			cpu->cc.dst2 = sext ## BIT(x); \
		} else { \
			cpu->cc.dst2 = sext ## BIT((x >> (count - 1)) | (y << (BIT - (count - 1)))); \
		} \
		cpu->cc.op = CC_SHRD; \
		cpu->cc.mask = CF | PF | ZF | SF | OF; \
		sa(a, cpu->cc.dst); \
	} else { sa(a, la(a)); }

#define SHRDw(...) SHRD_helper(16, 0x1f, __VA_ARGS__)
#define SHRDd(...) SHRD_helper(32, 0x1f, __VA_ARGS__)
#define SHRDq(...) SHRD_helper(64, 0x3f, __VA_ARGS__)

// ">>"
#define SAR_helper(BIT, ymask, a, b, la, sa, lb, sb) \
	sword x = sext ## BIT(la(a)); \
	sword y = (lb(b)) & ymask; \
	if (y) { \
		cpu->cc.dst = x >> y; \
		cpu->cc.dst2 = (x >> (y - 1)) & 1; \
		cpu->cc.op = CC_SAR; \
		cpu->cc.mask = CF | PF | ZF | SF | OF; \
		sa(a, cpu->cc.dst); \
	} else { sa(a, la(a)); }

#define SARb(...) SAR_helper(8, 0x1f, __VA_ARGS__)
#define SARw(...) SAR_helper(16, 0x1f, __VA_ARGS__)
#define SARd(...) SAR_helper(32, 0x1f, __VA_ARGS__)
#define SARq(...) SAR_helper(64, 0x3f,__VA_ARGS__)

#define IMUL2w(a, b, la, sa, lb, sb) \
	cpu->cc.src1 = sext16(la(a)); \
	cpu->cc.src2 = sext16(lb(b)); \
	cpu->cc.dst = cpu->cc.src1 * cpu->cc.src2; \
	cpu->cc.op = CC_IMUL16; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sa(a, cpu->cc.dst);

#define IMUL2d(a, b, la, sa, lb, sb) \
	cpu->cc.src1 = sext32(la(a)); \
	cpu->cc.src2 = sext32(lb(b)); \
	int64_t res = (int64_t) (s32) cpu->cc.src1 * (int64_t) (s32) cpu->cc.src2; \
	cpu->cc.dst = res; \
	cpu->cc.dst2 = res >> 32; \
	cpu->cc.op = CC_IMUL32; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sa(a, cpu->cc.dst);

#define IMUL2q(a, b, la, sa, lb, sb) \
	cpu->cc.src1 = sext64(la(a)); \
	cpu->cc.src2 = sext64(lb(b)); \
	int128_t res = (int128_t) (s64) cpu->cc.src1 * (int128_t) (s64) cpu->cc.src2; \
	cpu->cc.dst = res; \
	cpu->cc.dst2 = res >> 64; \
	cpu->cc.op = CC_IMUL64; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sa(a, cpu->cc.dst);

#define IMUL2wI_helper(BIT, BITI, a, b, c, la, sa, lb, sb) \
	cpu->cc.src1 = sext ## BIT(lb(b)); \
	cpu->cc.src2 = sext ## BITI(c); \
	cpu->cc.dst = cpu->cc.src1 * cpu->cc.src2; \
	cpu->cc.op = CC_IMUL ## BIT; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sa(a, cpu->cc.dst);

#define IMUL2dI_helper(BIT, BITI, a, b, c, la, sa, lb, sb) \
	cpu->cc.src1 = sext ## BIT(lb(b)); \
	cpu->cc.src2 = sext ## BITI(c); \
	int64_t res = (int64_t) (s32) cpu->cc.src1 * (int64_t) (s32) cpu->cc.src2; \
	cpu->cc.dst = res; \
	cpu->cc.dst2 = res >> 32; \
	cpu->cc.op = CC_IMUL ## BIT; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sa(a, cpu->cc.dst);

#define IMUL2qI_helper(BIT, BITI, a, b, c, la, sa, lb, sb) \
	cpu->cc.src1 = sext ## BIT(lb(b)); \
	cpu->cc.src2 = sext ## BITI(c); \
	int128_t res = (int128_t) (s64) cpu->cc.src1 * (int128_t) (s64) cpu->cc.src2; \
	cpu->cc.dst = res; \
	cpu->cc.dst2 = res >> 64; \
	cpu->cc.op = CC_IMUL ## BIT; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sa(a, cpu->cc.dst);

#define IMUL2wIb(...) IMUL2wI_helper(16, 8, __VA_ARGS__)
#define IMUL2wIw(...) IMUL2wI_helper(16, 16, __VA_ARGS__)
#define IMUL2dIb(...) IMUL2dI_helper(32, 8, __VA_ARGS__)
#define IMUL2dId(...) IMUL2dI_helper(32, 32, __VA_ARGS__)
#define IMUL2qIb(...) IMUL2qI_helper(64, 8, __VA_ARGS__)
#define IMUL2qId(...) IMUL2qI_helper(64, 32, __VA_ARGS__)

#define IMULb(a, la, sa) \
	cpu->cc.src1 = sext8(lreg8(0)); \
	cpu->cc.src2 = sext8(la(a)); \
	cpu->cc.dst = cpu->cc.src1 * cpu->cc.src2; \
	cpu->cc.op = CC_IMUL8; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sreg16(0, cpu->cc.dst);

#define IMULw(a, la, sa) \
	cpu->cc.src1 = sext16(lreg16(0)); \
	cpu->cc.src2 = sext16(la(a)); \
	cpu->cc.dst = cpu->cc.src1 * cpu->cc.src2; \
	cpu->cc.op = CC_IMUL16; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sreg16(0, cpu->cc.dst); \
	sreg16(2, (cpu->cc.dst >> 16));

#define IMULd(a, la, sa) \
	cpu->cc.src1 = sext32(lreg32(0)); \
	cpu->cc.src2 = sext32(la(a)); \
	int64_t res = (int64_t) (s32) cpu->cc.src1 * (int64_t) (s32) cpu->cc.src2; \
	cpu->cc.dst = res; \
	cpu->cc.dst2 = res >> 32; \
	cpu->cc.op = CC_IMUL32; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sreg32(0, cpu->cc.dst); \
	sreg32(2, cpu->cc.dst2);

#define IMULq(a, la, sa) \
	cpu->cc.src1 = sext64(lreg64(0)); \
	cpu->cc.src2 = sext64(la(a)); \
	int128_t res = (int128_t) (s64) cpu->cc.src1 * (int128_t) (s64) cpu->cc.src2; \
	cpu->cc.dst = res; \
	cpu->cc.dst2 = res >> 64; \
	cpu->cc.op = CC_IMUL64; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sreg64(0, cpu->cc.dst); \
	sreg64(2, cpu->cc.dst2);

#define MULb(a, la, sa) \
	cpu->cc.src1 = lreg8(0); \
	cpu->cc.src2 = la(a); \
	cpu->cc.dst = sext16(cpu->cc.src1 * cpu->cc.src2); \
	cpu->cc.op = CC_MUL8; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sreg16(0, cpu->cc.dst);

#define MULw(a, la, sa) \
	cpu->cc.src1 = lreg16(0); \
	cpu->cc.src2 = la(a); \
	cpu->cc.dst = cpu->cc.src1 * cpu->cc.src2; \
	cpu->cc.op = CC_MUL16; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sreg16(0, cpu->cc.dst); \
	sreg16(2, (cpu->cc.dst >> 16));

#define MULd(a, la, sa) \
	cpu->cc.src1 = lreg32(0); \
	cpu->cc.src2 = la(a); \
	uint64_t res = (uint64_t) cpu->cc.src1 * (uint64_t) cpu->cc.src2; \
	cpu->cc.dst = res; \
	cpu->cc.dst2 = res >> 32; \
	cpu->cc.op = CC_MUL32; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sreg32(0, cpu->cc.dst); \
	sreg32(2, cpu->cc.dst2);

#define MULq(a, la, sa) \
	cpu->cc.src1 = lreg64(0); \
	cpu->cc.src2 = la(a); \
	uint128_t res = (uint128_t) cpu->cc.src1 * (uint128_t) cpu->cc.src2; \
	cpu->cc.dst = res; \
	cpu->cc.dst2 = res >> 64; \
	cpu->cc.op = CC_MUL64; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sreg64(0, cpu->cc.dst); \
	sreg64(2, cpu->cc.dst2);

#define IDIVb(a, la, sa) \
	sword src1 = sext16(lreg16(0)); \
	sword src2 = sext8(la(a)); \
	if (src2 == 0) THROW0(EX_DE); \
	sword res = src1 / src2; \
	if (res > 127 || res < -128) THROW0(EX_DE); \
	sreg8(0, res); \
	sreg8(4, src1 % src2);

#define IDIVw(a, la, sa) \
	sword src1 = sext32(lreg16(0) | (lreg16(2)<< 16)); \
	sword src2 = sext16(la(a)); \
	if (src2 == 0) THROW0(EX_DE); \
	sword res = src1 / src2; \
	if (res > 32767 || res < -32768) THROW0(EX_DE); \
	sreg16(0, res); \
	sreg16(2, src1 % src2);

#define IDIVd(a, la, sa) \
	int64_t src1 = (int64_t) (((uint64_t) lreg32(2)) << 32) | lreg32(0); \
	int64_t src2 = sext32(la(a)); \
	if (src2 == 0) THROW0(EX_DE); \
	int64_t res = src1 / src2; \
	if (res > 2147483647 || res < -2147483648) THROW0(EX_DE); \
	sreg32(0, res); \
	sreg32(2, src1 % src2);

#define IDIVq(a, la, sa) \
	int128_t src1 = (int128_t) (((uint128_t) lreg64(2)) << 64) | lreg64(0); \
	int128_t src2 = (sword) (la(a)); \
	if (src2 == 0) THROW0(EX_DE); \
	int128_t res = src1 / src2; \
	if (res > (1ULL << 63) - 1 || res < (int64_t)-(1ULL << 63)) THROW0(EX_DE); \
	sreg64(0, res); \
	sreg64(2, src1 % src2);

#define DIVb(a, la, sa) \
	uword src1 = lreg16(0); \
	uword src2 = la(a); \
	if (src2 == 0) THROW0(EX_DE); \
	uword res = src1 / src2; \
	if (res > 0xff) THROW0(EX_DE); \
	/* bypass the Cyrix 5/2 test */ \
	if (src1 == 0x5 && src2 == 0x2) { cpu->cc.mask &= ~ZF; cpu->flags |= ZF; } \
	sreg8(0, res); \
	sreg8(4, src1 % src2);

#define DIVw(a, la, sa) \
	uword src1 = lreg16(0) | (lreg16(2)<< 16); \
	uword src2 = la(a); \
	if (src2 == 0) THROW0(EX_DE); \
	uword res = src1 / src2; \
	if (res > 0xffff) THROW0(EX_DE); \
	/* bypass the NexGen 0x5555/2 test */ \
	if (src1 == 0x5555 && src2 == 0x2) { cpu->cc.mask &= ~ZF; cpu->flags &= ~ZF; } \
	sreg16(0, res); \
	sreg16(2, src1 % src2);

#define DIVd(a, la, sa) \
	uint64_t src1 = (((uint64_t) lreg32(2)) << 32) | lreg32(0); \
	uint64_t src2 = la(a); \
	if (src2 == 0) THROW0(EX_DE); \
	uint64_t res = src1 / src2; \
	if (res > 0xffffffff) THROW0(EX_DE); \
	sreg32(0, res); \
	sreg32(2, src1 % src2);

#define DIVq(a, la, sa) \
	uint128_t src1 = (((uint128_t) lreg64(2)) << 64) | lreg64(0); \
	uint128_t src2 = la(a); \
	if (src2 == 0) THROW0(EX_DE); \
	uint128_t res = src1 / src2; \
	if (res > 0xffffffffffffffffULL) THROW0(EX_DE); \
	sreg64(0, res); \
	sreg64(2, src1 % src2);

#define BT_helper(BIT, a, b, la, sa, lb, sb) \
	int bb = lb(b) % BIT; \
	bool bit = (la(a) >> bb) & 1; \
	cpu->cc.mask &= ~CF; \
	SET_BIT(cpu->flags, bit, CF);

#define BTw(...) BT_helper(16, __VA_ARGS__)
#define BTd(...) BT_helper(32, __VA_ARGS__)
#define BTq(...) BT_helper(64, __VA_ARGS__)

#define BTX_helper(BIT, one, OP, a, b, la, sa, lb, sb) \
	int bb = lb(b) % BIT; \
	bool bit = (la(a) >> bb) & 1; \
	sa(a, la(a) OP (one << bb)); \
	cpu->cc.mask &= ~CF; \
	SET_BIT(cpu->flags, bit, CF);

#define BTSw(...) BTX_helper(16, 1u, |, __VA_ARGS__)
#define BTSd(...) BTX_helper(32, 1u, |, __VA_ARGS__)
#define BTSq(...) BTX_helper(64, 1ull, |, __VA_ARGS__)
#define BTRw(...) BTX_helper(16, 1u, & ~, __VA_ARGS__)
#define BTRd(...) BTX_helper(32, 1u, & ~, __VA_ARGS__)
#define BTRq(...) BTX_helper(64, 1ull, & ~, __VA_ARGS__)
#define BTCw(...) BTX_helper(16, 1u, ^, __VA_ARGS__)
#define BTCd(...) BTX_helper(32, 1u, ^, __VA_ARGS__)
#define BTCq(...) BTX_helper(64, 1ull, ^, __VA_ARGS__)

#define BSF_helper(BIT, a, b, la, sa, lb, sb) \
	u ## BIT src = lb(b); \
	u ## BIT temp = 0; \
	cpu->cc.mask = 0; \
	if (src == 0) { \
		cpu->flags |= ZF; \
	} else { \
		cpu->flags &= ~ZF; \
		while ((src & 1) == 0) { \
			temp++; \
			src >>= 1; \
		} \
		sa(a, temp); \
	}

#define BSFw(...) BSF_helper(16, __VA_ARGS__)
#define BSFd(...) BSF_helper(32, __VA_ARGS__)
#define BSFq(...) BSF_helper(64, __VA_ARGS__)

#define BSR_helper(BIT, a, b, la, sa, lb, sb) \
	s ## BIT src = lb(b); \
	u ## BIT temp = BIT - 1; \
	cpu->cc.mask = 0; \
	if (src == 0) { \
		cpu->flags |= ZF; \
	} else { \
		cpu->flags &= ~ZF; \
		while (src >= 0) { \
			temp--; \
			src <<= 1; \
		} \
		sa(a, temp); \
	}

#define BSRw(...) BSR_helper(16, __VA_ARGS__)
#define BSRd(...) BSR_helper(32, __VA_ARGS__)
#define BSRq(...) BSR_helper(64, __VA_ARGS__)

#define MOVb(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVw(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVd(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVq(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVSeg(a, b, la, sa, lb, sb) \
	if (a == SEG_CS) THROW0(EX_UD); \
	if (a == SEG_SS) stepcount++; \
	TRY(set_seg(cpu, a, lb(b)));
#define MOVZXqb(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVZXdb(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVZXwb(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVZXww(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVZXdw(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVZXqw(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVSXqb(a, b, la, sa, lb, sb) sa(a, sext8(lb(b)));
#define MOVSXdb(a, b, la, sa, lb, sb) sa(a, sext8(lb(b)));
#define MOVSXwb(a, b, la, sa, lb, sb) sa(a, sext8(lb(b)));
#define MOVSXww(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVSXdw(a, b, la, sa, lb, sb) sa(a, sext16(lb(b)));
#define MOVSXqw(a, b, la, sa, lb, sb) sa(a, sext16(lb(b)));
#define MOVSXDqd(a, b, la, sa, lb, sb) sa(a, sext32(lb(b)));
#define MOVSXDdd(a, b, la, sa, lb, sb) sa(a, lb(b));
#define MOVSXDww(a, b, la, sa, lb, sb) sa(a, lb(b));

#define XCHG(a, b, la, sa, lb, sb) \
	uword tmp = lb(b); \
	sb(b, la(a)); \
	sa(a, tmp);
#define XCHGb(...) XCHG(__VA_ARGS__)
#define XCHGw(...) XCHG(__VA_ARGS__)
#define XCHGd(...) XCHG(__VA_ARGS__)
#define XCHGq(...) XCHG(__VA_ARGS__)

#define NOP() \
	if (rex) { XCHGAX() }

#define XCHGAX() \
	if (rex & REX_W) { \
		int reg = b1 & 7; \
		if (rex & REX_B) reg |= 8; \
		uword tmp = lreg64(reg); \
		sreg64(reg, lreg64(0)); \
		sreg64(0, tmp); \
	} else if (unlikely(opsz16)) { \
		int reg = b1 & 7; \
		if (rex & REX_B) reg |= 8; \
		uword tmp = lreg16(reg); \
		sreg16(reg, lreg16(0)); \
		sreg16(0, tmp); \
	} else { \
		int reg = b1 & 7; \
		if (rex & REX_B) reg |= 8; \
		uword tmp = lreg32(reg); \
		sreg32(reg, lreg32(0)); \
		sreg32(0, tmp); \
	}

#define LEAq(a, b, la, sa, lb, sb) \
	if (mod == 3) THROW0(EX_UD); \
	sa(a, lb(b));
#define LEAw LEAq
#define LEAd LEAq

#define CBW_CWDE() \
	if (rex & REX_W) sreg64(0, sext32(lreg32(0))); \
	else if (unlikely(opsz16)) sreg16(0, sext8(lreg8(0))); \
	else sreg32(0, sext16(lreg16(0)));

#define CWD_CDQ() \
	if (rex & REX_W) sreg64(2, (sword) (-(sext64(lreg64(0)) >> 63))); \
	else if (unlikely(opsz16)) sreg16(2, (sword) (-(sext16(lreg16(0)) >> 63))); \
	else sreg32(2, (sword) (-(sext32(lreg32(0)) >> 63)));

#define MOVFC() \
	if (cpu->cpl != 0) THROW(EX_GP, 0); \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	if (rex & REX_R) reg |= 8; \
	int rm = modrm & 7; \
	if (rex & REX_B) rm |= 8; \
	if (reg == 0) { \
		sreg64(rm, cpu->cr0); \
	} else if (reg == 2) { \
		sreg64(rm, cpu->cr2); \
	} else if (reg == 3) { \
		sreg64(rm, cpu->cr3); \
	} else if (reg == 4) { \
		sreg64(rm, 0); \
	} else THROW0(EX_UD);

#define MOVTC() \
	if (cpu->cpl != 0) THROW(EX_GP, 0); \
	TRY(fetch8(cpu, &modrm)); \
	int reg = (modrm >> 3) & 7; \
	if (rex & REX_R) reg |= 8; \
	int rm = modrm & 7; \
	if (rex & REX_B) rm |= 8; \
	if (reg == 0) { \
		u64 new_cr0 = lreg64(rm); \
		if ((new_cr0 ^ cpu->cr0) & (CR0_PG | CR0_WP | 1)) \
			tlb_clear(cpu); \
		new_cr0 |= 0x10; \
		cpu->cr0 = new_cr0; \
	} else if (reg == 2) { \
		cpu->cr2 = lreg64(rm); \
	} else if (reg == 3) { \
		cpu->cr3 = lreg64(rm); \
		cpu->cr3_valid = true; \
		tlb_clear(cpu); \
	} else if (reg == 4) { \
	} else THROW0(EX_UD);

#define INT3() \
	cpu->ip = cpu->next_ip; \
	THROW0(EX_BP);

static bool call_isr(CPUAMD64 *cpu, int no, bool pusherr, int ext);

#define INT(i, li, _) \
	/*dolog("int %02x %08x %04x:%08x\n", li(i), REGi[0], SEGi(SEG_CS), cpu->ip);*/ \
	uword oldip = cpu->ip; \
	cpu->ip = cpu->next_ip; \
	if (!call_isr(cpu, li(i), false, 0)) { \
		cpu->ip = oldip; \
		return false; \
	}

#define IRET() \
	TRY(pmret(cpu, opsz16, rex, 0, true)); \
	if (cpu->intr && (cpu->flags & IF)) return true;

#define RETFARw(i, li, _) \
	TRY(pmret(cpu, opsz16, rex, li(i), false)); \

#define RETFAR() RETFARw(0, limm, 0)

#define HLT() \
	if (cpu->cpl != 0) THROW(EX_GP, 0); \
	cpu->halt = true; return true;

#define NOP1fq(...)
#define NOP1fd(...)
#define NOP1fw(...)

#define GRP7_7() \
	if (modrm == 0xf8) { \
		uword tmp = cpu->gs_base; \
		cpu->gs_base = cpu->kernel_gs_base; \
		cpu->kernel_gs_base = tmp; \
	} else { \
		Ms(0, INVLPG) \
	}

#define LAHF() \
	refresh_flags(cpu); \
	cpu->cc.mask = 0; \
	sreg8(4, cpu->flags);

#define SAHF() \
	cpu->cc.mask &= OF; \
	cpu->flags = (cpu->flags & (wordmask ^ 0xff)) | lreg8(4); \
	cpu->flags &= EFLAGS_MASK; \
	cpu->flags |= 0x2;

#define CMC() \
	int cf = get_CF(cpu); \
	cpu->cc.mask &= ~CF; \
	SET_BIT(cpu->flags, !cf, CF);

#define CLC() \
	cpu->cc.mask &= ~CF; \
	cpu->flags &= ~CF;

#define STC() \
	cpu->cc.mask &= ~CF; \
	cpu->flags |= CF;

#define CLI() \
	if (get_IOPL(cpu) < cpu->cpl) THROW(EX_GP, 0); \
	cpu->flags &= ~IF;

/* STI: interrupts enabled at the end of the **next** instruction */
#define STI() \
	if (get_IOPL(cpu) < cpu->cpl) THROW(EX_GP, 0); \
	cpu->flags |= IF; \
	if (cpu->intr || stepcount < 2) stepcount = 2;

#define CLD() \
	cpu->flags &= ~DF;

#define STD() \
	cpu->flags |= DF;

#define PUSHb(a, la, sa) \
	OptAddr meml1; \
	uword sp = lreg64(4); \
	uword val = sext8(la(a)); \
	if (unlikely(opsz16)) { \
		THROW(EX_UD, 0); \
	} else { \
		TRY(translate64(cpu, &meml1, 2, -1, (sp - 8))); \
		set_sp(sp - 8); \
		saddr64(&meml1, val); \
	}

#define PUSHw(a, la, sa) THROW(EX_UD, 0);

#define PUSHd(a, la, sa) \
	OptAddr meml1; \
	uword sp = lreg64(4); \
	uword val = sext32(la(a)); \
	TRY(translate64(cpu, &meml1, 2, -1, (sp - 8))); \
	set_sp(sp - 8); \
	saddr64(&meml1, val);

#define PUSHq(a, la, sa) \
	OptAddr meml1; \
	uword sp = lreg64(4); \
	uword val = sext64(la(a)); \
	TRY(translate64(cpu, &meml1, 2, -1, (sp - 8))); \
	set_sp(sp - 8); \
	saddr64(&meml1, val);

#define POPRegw(a, la, sa) \
	OptAddr meml1; \
	uword sp = lreg64(4); \
	TRY(translate16(cpu, &meml1, 1, -1, sp)); \
	u16 src = laddr16(&meml1); \
	set_sp(sp + 2); \
	sa(a, src);

#define POPRegq(a, la, sa) \
	OptAddr meml1; \
	uword sp = lreg64(4); \
	TRY(translate64(cpu, &meml1, 1, -1, sp)); \
	u64 src = laddr64(&meml1); \
	set_sp(sp + 8); \
	sa(a, src);

#define POP_helper(BIT) \
	OptAddr meml1; \
	TRY(fetch8(cpu, &modrm)); \
	int mod = modrm >> 6; \
	int rm = modrm & 7; \
	uword sp = lreg64(4); \
	TRY(translate ## BIT(cpu, &meml1, 1, -1, sp)); \
	u ## BIT src = laddr ## BIT(&meml1); \
	set_sp(sp + BIT / 8); \
	if (mod == 3) { \
		if (rex & REX_B) rm |= 8; \
		sreg ## BIT(rm, src); \
	} else { \
		if (!modsib(cpu, adsz32, rex, mod, rm, &addr) || \
		    !translate ## BIT(cpu, &meml, 2, curr_seg, addr)) { \
			set_sp(sp); \
			return false; \
		} \
		saddr ## BIT(&meml, src); \
	}

#define POP() if (unlikely(opsz16)) { POP_helper(16) } else { POP_helper(64) }

#define PUSHF() \
	if (unlikely(opsz16)) { \
		THROW(EX_UD, 0); \
	} else { \
		uword sp = lreg64(4); \
		TRY(translate64(cpu, &meml, 2, -1, (sp - 8))); \
		refresh_flags(cpu); \
		cpu->cc.mask = 0; \
		set_sp(sp - 8); \
		saddr64(&meml, cpu->flags & ~(RF | VM)); \
	}

#define EFLAGS_MASK_386 0x37fd7
#define EFLAGS_MASK_486 0x77fd7
#define EFLAGS_MASK_586 0x277fd7
#define EFLAGS_MASK (cpu->flags_mask)

#define POPF() \
	uword mask = VM; \
	if (cpu->cpl > 0) mask |= IOPL; \
	if (get_IOPL(cpu) < cpu->cpl) mask |= IF; \
	if (unlikely(opsz16)) { \
		uword sp = lreg64(4); \
		TRY(translate16(cpu, &meml, 1, -1, sp)); \
		set_sp(sp + 2); \
		cpu->flags = (cpu->flags & (0xffff0000 | mask)) | (laddr16(&meml) & ~mask); \
	} else { \
		uword sp = lreg64(4); \
		TRY(translate64(cpu, &meml, 1, -1, sp)); \
		set_sp(sp + 8); \
		cpu->flags = (cpu->flags & mask) | (laddr64(&meml) & ~mask); \
	} \
	cpu->flags &= EFLAGS_MASK; \
	cpu->flags |= 0x2; \
	cpu->cc.mask = 0; \
	if (cpu->intr && (cpu->flags & IF)) return true;

#define PUSHSeg(seg) \
	if (unlikely(opsz16)) { \
		THROW(EX_UD, 0); \
	} else { \
		uword sp = lreg64(4); \
		TRY(translate16(cpu, &meml, 2, -1, (sp - 8))); \
		set_sp(sp - 8); \
		saddr16(&meml, lseg(seg)); \
	}
#define PUSH_FS() PUSHSeg(SEG_FS)
#define PUSH_GS() PUSHSeg(SEG_GS)

#define POPSeg(seg) \
	if (unlikely(opsz16)) { \
		uword sp = lreg64(4); \
		TRY(translate16(cpu, &meml, 1, -1, sp)); \
		TRY(set_seg(cpu, seg, laddr16(&meml))); \
		set_sp(sp + 2); \
	} else { \
		uword sp = lreg64(4); \
		TRY(translate16(cpu, &meml, 1, -1, sp)); \
		TRY(set_seg(cpu, seg, laddr16(&meml))); \
		set_sp(sp + 8); \
	}
#define POP_FS() POPSeg(SEG_FS)
#define POP_GS() POPSeg(SEG_GS)

// string operations
#define stdi(BIT, ABIT) \
	TRY(translate ## BIT(cpu, &meml, 2, SEG_ES, lreg ## ABIT(7))); \
	saddr ## BIT(&meml, ax); \
	sreg ## ABIT(7, lreg ## ABIT(7) + dir);

#define ldsi(BIT, ABIT) \
	TRY(translate ## BIT(cpu, &meml, 1, curr_seg, lreg ## ABIT(6))); \
	ax = laddr ## BIT(&meml); \
	sreg ## ABIT(6, lreg ## ABIT(6) + dir);

#define lddi(BIT, ABIT) \
	TRY(translate ## BIT(cpu, &meml, 1, SEG_ES, lreg ## ABIT(7))); \
	ax = laddr ## BIT(&meml); \
	sreg ## ABIT(7, lreg ## ABIT(7) + dir);

#define ldsistdi(BIT, ABIT) \
	TRY(translate ## BIT(cpu, &meml, 1, curr_seg, lreg ## ABIT(6))); \
	ax = laddr ## BIT(&meml); \
	TRY(translate ## BIT(cpu, &meml, 2, SEG_ES, lreg ## ABIT(7))); \
	saddr ## BIT(&meml, ax); \
	sreg ## ABIT(6, lreg ## ABIT(6) + dir); \
	sreg ## ABIT(7, lreg ## ABIT(7) + dir);

#define ldsilddi(BIT, ABIT) \
	TRY(translate ## BIT(cpu, &meml, 1, curr_seg, lreg ## ABIT(6))); \
	ax0 = laddr ## BIT(&meml); \
	TRY(translate ## BIT(cpu, &meml, 1, SEG_ES, lreg ## ABIT(7))); \
	ax = laddr ## BIT(&meml); \
	sreg ## ABIT(6, lreg ## ABIT(6) + dir); \
	sreg ## ABIT(7, lreg ## ABIT(7) + dir);

#define xdir8 int dir = (cpu->flags & DF) ? -1 : 1;
#define xdir16 int dir = (cpu->flags & DF) ? -2 : 2;
#define xdir32 int dir = (cpu->flags & DF) ? -4 : 4;
#define xdir64 int dir = (cpu->flags & DF) ? -8 : 8;

#define STOS_helper2(BIT, ABIT) \
	OptAddr memld; \
	uword cx = lreg ## ABIT(1); \
	while (cx) { \
		TRY(translate ## BIT(cpu, &memld, 2, SEG_ES, lreg ## ABIT(7))); \
		if (memld.addr1 % (BIT / 8)) { \
			/* slow path */ \
			while (lreg ## ABIT(1)) { \
				stdi(BIT, ABIT) \
				sreg ## ABIT(1, lreg ## ABIT(1) - 1); \
			} \
			break; \
		} \
		uword count = cx; \
		int countd; \
		if (dir > 0) countd = (4096 - (memld.addr1 & 4095)) / (BIT / 8); \
		else countd = 1 + (memld.addr1 & 4095) / (BIT / 8); \
		if (countd < count) \
			count = countd; \
		for (uword i = 0; i <= count - 1; i++) { \
			saddr ## BIT(&memld, ax); \
			memld.addr1 += dir; \
		} \
		sreg ## ABIT(7, lreg ## ABIT(7) + count * dir); \
		sreg ## ABIT(1, cx - count); \
		cx = lreg ## ABIT(1); \
	}

#define STOS_helper(BIT) \
	xdir ## BIT \
	u ## BIT ax = REGi(0); \
	if (rep == 0) { \
		if (adsz32) { stdi(BIT, 32) } else { stdi(BIT, 64) } \
	} else { \
		if (adsz32) { STOS_helper2(BIT, 32) } else { STOS_helper2(BIT, 64) } \
	}

#define LODS_helper(BIT) \
	xdir ## BIT \
	u ## BIT ax; \
	if (rep == 0) { \
		if (adsz32) { ldsi(BIT, 32) } else { ldsi(BIT, 64) } \
		sreg ## BIT(0, ax); \
	} else { \
		if (adsz32) { \
			while (lreg32(1)) { \
				ldsi(BIT, 32) \
				sreg ## BIT(0, ax); \
				sreg32(1, lreg32(1) - 1); \
			} \
		} else { \
			while (lreg64(1)) { \
				ldsi(BIT, 64) \
				sreg ## BIT(0, ax); \
				sreg64(1, lreg64(1) - 1); \
			} \
		} \
	}

#define SCAS_helper(BIT) \
	xdir ## BIT \
	u ## BIT ax0 = REGi(0); \
	u ## BIT ax; \
	if (rep == 0) { \
		if (adsz32) { lddi(BIT, 32) } else { lddi(BIT, 64) } \
		cpu->cc.src1 = sext ## BIT(ax0); \
		cpu->cc.src2 = sext ## BIT(ax); \
		cpu->cc.dst = sext ## BIT(cpu->cc.src1 - cpu->cc.src2); \
		cpu->cc.op = CC_SUB; \
		cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	} else { \
		if (adsz32) { \
			while (lreg32(1)) { \
				lddi(BIT, 32) \
				sreg32(1, lreg32(1) - 1); \
				cpu->cc.src1 = sext ## BIT(ax0); \
				cpu->cc.src2 = sext ## BIT(ax); \
				cpu->cc.dst = sext ## BIT(cpu->cc.src1 - cpu->cc.src2); \
				cpu->cc.op = CC_SUB; \
				cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
				bool zf = get_ZF(cpu); \
				if ((zf && rep == 2) || (!zf && rep == 1)) break; \
			} \
		} else { \
			while (lreg64(1)) { \
				lddi(BIT, 64) \
				sreg64(1, lreg64(1) - 1); \
				cpu->cc.src1 = sext ## BIT(ax0); \
				cpu->cc.src2 = sext ## BIT(ax); \
				cpu->cc.dst = sext ## BIT(cpu->cc.src1 - cpu->cc.src2); \
				cpu->cc.op = CC_SUB; \
				cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
				bool zf = get_ZF(cpu); \
				if ((zf && rep == 2) || (!zf && rep == 1)) break; \
			} \
		} \
	}

#define MOVS_helper2(BIT, ABIT) \
	OptAddr memls, memld; \
	uword cx = lreg ## ABIT(1); \
	while (cx) { \
		TRY(translate ## BIT(cpu, &memls, 1, curr_seg, lreg ## ABIT(6))); \
		TRY(translate ## BIT(cpu, &memld, 2, SEG_ES, lreg ## ABIT(7))); \
		if (memls.addr1 % (BIT / 8) || memld.addr1 % (BIT / 8)) { \
			/* slow path */ \
			while (lreg ## ABIT(1)) { \
				ldsistdi(BIT, ABIT) \
				sreg ## ABIT(1, lreg ## ABIT(1) - 1); \
			} \
			break; \
		} \
		uword count = cx; \
		int counts, countd; \
		if (dir > 0) { \
			counts = (4096 - (memls.addr1 & 4095)) / (BIT / 8); \
			countd = (4096 - (memld.addr1 & 4095)) / (BIT / 8); \
		} else { \
			counts = 1 + (memls.addr1 & 4095) / (BIT / 8); \
			countd = 1 + (memld.addr1 & 4095) / (BIT / 8); \
		} \
		if (counts < count) \
			count = counts; \
		if (countd < count) \
			count = countd; \
		if (cpu->cb.iomem_write_string && in_iomem(memld.addr1) && \
		    dir > 0  && in_iomem(memld.addr1 + count - 1) && \
		    (memls.addr1 | 4095) < cpu->phys_mem_size && \
		    !in_iomem(memls.addr1) && !in_iomem(memls.addr1 | 4095)) { \
			if (cpu->cb.iomem_write_string( \
				    cpu->cb.iomem, memld.addr1, \
				    cpu->phys_mem + memls.addr1, count * dir)) { \
				sreg ## ABIT(6, lreg ## ABIT(6) + count * dir); \
				sreg ## ABIT(7, lreg ## ABIT(7) + count * dir); \
				sreg ## ABIT(1, cx - count); \
				cx = lreg ## ABIT(1); \
				continue; \
			} \
		} \
		for (uword i = 0; i <= count - 1; i++) { \
			store ## BIT(cpu, &memld, load ## BIT(cpu, &memls)); \
			memld.addr1 += dir; \
			memls.addr1 += dir; \
		} \
		sreg ## ABIT(6, lreg ## ABIT(6) + count * dir); \
		sreg ## ABIT(7, lreg ## ABIT(7) + count * dir); \
		sreg ## ABIT(1, cx - count); \
		cx = lreg ## ABIT(1); \
	}

#define MOVS_helper(BIT) \
	xdir ## BIT \
	u ## BIT ax; \
	if (rep == 0) { \
		if (adsz32) { ldsistdi(BIT, 32) } else { ldsistdi(BIT, 64) } \
	} else { \
		if (adsz32) { MOVS_helper2(BIT, 32) } else { MOVS_helper2(BIT, 64) } \
	}

#define CMPS_helper(BIT) \
	xdir ## BIT \
	u ## BIT ax0, ax; \
	if (rep == 0) { \
		if (adsz32) { ldsilddi(BIT, 32) } else { ldsilddi(BIT, 64) } \
		cpu->cc.src1 = sext ## BIT(ax0); \
		cpu->cc.src2 = sext ## BIT(ax); \
		cpu->cc.dst = sext ## BIT(cpu->cc.src1 - cpu->cc.src2); \
		cpu->cc.op = CC_SUB; \
		cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	} else { \
		if (adsz32) { \
			while (lreg32(1)) { \
				ldsilddi(BIT, 32) \
				sreg32(1, lreg32(1) - 1); \
				cpu->cc.src1 = sext ## BIT(ax0); \
				cpu->cc.src2 = sext ## BIT(ax); \
				cpu->cc.dst = sext ## BIT(cpu->cc.src1 - cpu->cc.src2); \
				cpu->cc.op = CC_SUB; \
				cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
				bool zf = get_ZF(cpu); \
				if ((zf && rep == 2) || (!zf && rep == 1)) break; \
			} \
		} else { \
			while (lreg64(1)) { \
				ldsilddi(BIT, 64) \
				sreg64(1, lreg64(1) - 1); \
				cpu->cc.src1 = sext ## BIT(ax0); \
				cpu->cc.src2 = sext ## BIT(ax); \
				cpu->cc.dst = sext ## BIT(cpu->cc.src1 - cpu->cc.src2); \
				cpu->cc.op = CC_SUB; \
				cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
				bool zf = get_ZF(cpu); \
				if ((zf && rep == 2) || (!zf && rep == 1)) break; \
			} \
		} \
	}

#define STOSb() STOS_helper(8)
#define LODSb() LODS_helper(8)
#define SCASb() SCAS_helper(8)
#define MOVSb() MOVS_helper(8)
#define CMPSb() CMPS_helper(8)
#define STOS() if (rex & REX_W) { STOS_helper(64) } else if (unlikely(opsz16)) { STOS_helper(16) } else { STOS_helper(32) }
#define LODS() if (rex & REX_W) { LODS_helper(64) } else if (unlikely(opsz16)) { LODS_helper(16) } else { LODS_helper(32) }
#define SCAS() if (rex & REX_W) { SCAS_helper(64) } else if (unlikely(opsz16)) { SCAS_helper(16) } else { SCAS_helper(32) }
#define MOVS() if (rex & REX_W) { MOVS_helper(64) } else if (unlikely(opsz16)) { MOVS_helper(16) } else { MOVS_helper(32) }
#define CMPS() if (rex & REX_W) { CMPS_helper(64) } else if (unlikely(opsz16)) { CMPS_helper(16) } else { CMPS_helper(32) }

#define indxstdi(BIT, ABIT) \
	TRY(translate ## BIT(cpu, &meml, 2, SEG_ES, lreg ## ABIT(7))); \
	ax = cpu->cb.io_read ## BIT(cpu->cb.io, lreg16(2)); \
	saddr ## BIT(&meml, ax); \
	sreg ## ABIT(7, lreg ## ABIT(7) + dir);

#define INS_helper2(BIT, ABIT) \
	OptAddr memld; \
	uword cx = lreg ## ABIT(1); \
	while (cx) { \
		TRY(translate ## BIT(cpu, &memld, 2, SEG_ES, lreg ## ABIT(7))); \
		if (memld.addr1 % (BIT / 8)) { \
			/* slow path */ \
			while (lreg ## ABIT(1)) { \
				indxstdi(BIT, ABIT) \
				sreg ## ABIT(1, lreg ## ABIT(1) - 1); \
			} \
			break; \
		} \
		uword count = cx; \
		int countd; \
		if (dir > 0) countd = (4096 - (memld.addr1 & 4095)) / (BIT / 8); \
		else countd = 1 + (memld.addr1 & 4095) / (BIT / 8); \
		if (countd < count) \
			count = countd; \
		if (cpu->cb.io_read_string && dir > 0 && \
		    (memld.addr1 | 4095) < cpu->phys_mem_size && \
		    !in_iomem(memld.addr1) && !in_iomem(memld.addr1 | 4095)) { \
			int count1 = cpu->cb.io_read_string( \
				cpu->cb.io, lreg16(2), \
				cpu->phys_mem + memld.addr1, dir, count); \
			if (count1 > 0) { \
				count = count1; \
				sreg ## ABIT(7, lreg ## ABIT(7) + count * dir); \
				sreg ## ABIT(1, cx - count); \
				cx = lreg ## ABIT(1); \
				continue; \
			} \
		} \
		for (uword i = 0; i <= count - 1; i++) { \
			ax = cpu->cb.io_read ## BIT(cpu->cb.io, lreg16(2)); \
			saddr ## BIT(&memld, ax); \
			memld.addr1 += dir; \
		} \
		sreg ## ABIT(7, lreg ## ABIT(7) + count * dir); \
		sreg ## ABIT(1, cx - count); \
		cx = lreg ## ABIT(1); \
	}

#define INS_helper(BIT) \
	TRY(check_ioperm(cpu, lreg16(2), BIT)); \
	xdir ## BIT \
	u ## BIT ax; \
	if (rep == 0) { \
		if (adsz32) { indxstdi(BIT, 32) } else { indxstdi(BIT, 64) } \
	} else { \
		if (rep != 1) THROW0(EX_UD); \
		if (adsz32) { INS_helper2(BIT, 32) } else { INS_helper2(BIT, 64) } \
	}

#define INSb() INS_helper(8)
#define INS() if (unlikely(opsz16)) { INS_helper(16) } else { INS_helper(32) }

#define ldsioutdx(BIT, ABIT) \
	TRY(translate ## BIT(cpu, &meml, 1, curr_seg, lreg ## ABIT(6))); \
	ax = laddr ## BIT(&meml); \
	cpu->cb.io_write ## BIT(cpu->cb.io, lreg16(2), ax); \
	sreg ## ABIT(6, lreg ## ABIT(6) + dir);

#define OUTS_helper2(BIT, ABIT) \
	OptAddr memls; \
	uword cx = lreg ## ABIT(1); \
	while (cx) { \
		TRY(translate ## BIT(cpu, &memls, 1, curr_seg, lreg ## ABIT(6))); \
		if (memls.addr1 % (BIT / 8)) { \
			/* slow path */ \
			while (lreg ## ABIT(1)) { \
				ldsioutdx(BIT, ABIT) \
				sreg ## ABIT(1, lreg ## ABIT(1) - 1); \
			} \
			break; \
		} \
		uword count = cx; \
		int counts; \
		if (dir > 0) counts = (4096 - (memls.addr1 & 4095)) / (BIT / 8); \
		else counts = 1 + (memls.addr1 & 4095) / (BIT / 8); \
		if (counts < count) \
			count = counts; \
		if (cpu->cb.io_write_string && dir > 0 && \
		    (memls.addr1 | 4095) < cpu->phys_mem_size && \
		    !in_iomem(memls.addr1) && !in_iomem(memls.addr1 | 4095)) { \
			int count1 = cpu->cb.io_write_string( \
				cpu->cb.io, lreg16(2), \
				cpu->phys_mem + memls.addr1, dir, count); \
			if (count1 > 0) { \
				count = count1; \
				sreg ## ABIT(6, lreg ## ABIT(6) + count * dir); \
				sreg ## ABIT(1, cx - count); \
				cx = lreg ## ABIT(1); \
				continue; \
			} \
		} \
		for (uword i = 0; i <= count - 1; i++) { \
			ax = laddr ## BIT(&memls); \
			cpu->cb.io_write ## BIT(cpu->cb.io, lreg16(2), ax); \
			memls.addr1 += dir; \
		} \
		sreg ## ABIT(6, lreg ## ABIT(6) + count * dir); \
		sreg ## ABIT(1, cx - count); \
		cx = lreg ## ABIT(1); \
	}

#define OUTS_helper(BIT) \
	TRY(check_ioperm(cpu, lreg16(2), BIT)); \
	xdir ## BIT \
	u ## BIT ax; \
	if (rep == 0) { \
		if (adsz32) { ldsioutdx(BIT, 32) } else { ldsioutdx(BIT, 64) } \
	} else { \
		if (rep != 1) THROW0(EX_UD); \
		if (adsz32) { \
			OUTS_helper2(BIT, 32) \
		} else { \
			OUTS_helper2(BIT, 64) \
		} \
	}

#define OUTSb() OUTS_helper(8)
#define OUTS() if (unlikely(opsz16)) { OUTS_helper(16) } else { OUTS_helper(32) }

#define JCXZb(i, li, _) \
	sword d = sext8(li(i)); \
	if (adsz32) { \
		if (lreg32(1) == 0) cpu->next_ip += d; \
	} else { \
		if (lreg64(1) == 0) cpu->next_ip += d; \
	}

#define COND() \
	int cond; \
	switch(b1 & 0xf) { \
	case 0x0: cond =  get_OF(cpu); break; \
	case 0x1: cond = !get_OF(cpu); break; \
	case 0x2: cond =  get_CF(cpu); break; \
	case 0x3: cond = !get_CF(cpu); break; \
	case 0x4: cond =  get_ZF(cpu); break; \
	case 0x5: cond = !get_ZF(cpu); break; \
	case 0x6: cond =  get_ZF(cpu) ||  get_CF(cpu); break; \
	case 0x7: cond = !get_ZF(cpu) && !get_CF(cpu); break; \
	case 0x8: cond =  get_SF(cpu); break; \
	case 0x9: cond = !get_SF(cpu); break; \
	case 0xa: cond =  get_PF(cpu); break; \
	case 0xb: cond = !get_PF(cpu); break; \
	case 0xc: cond =  get_SF(cpu) != get_OF(cpu); break; \
	case 0xd: cond =  get_SF(cpu) == get_OF(cpu); break; \
	case 0xe: cond =  get_ZF(cpu) || get_SF(cpu) != get_OF(cpu); break; \
	case 0xf: cond = !get_ZF(cpu) && get_SF(cpu) == get_OF(cpu); break; \
	}

#define JCC_common(d) \
	COND() \
	if (cond) cpu->next_ip += d; \
	/*if (!trace_branch(cpu)) return cpu->jit.next_block(cpu);*/

#define SETCCb(a, la, sa) \
	COND() \
	sa(a, cond);

#define JCCb(i, li, _) \
	sword d = sext8(li(i)); \
	JCC_common(d)

#define JCCw(i, li, _) \
	sword d = sext16(li(i)); \
	JCC_common(d)

#define JCCd(i, li, _) \
	sword d = sext32(li(i)); \
	JCC_common(d)

#define JMPb(i, li, _) \
	sword d = sext8(li(i)); \
	cpu->next_ip += d;

#define JMPw(i, li, _) \
	sword d = sext16(li(i)); \
	cpu->next_ip += d;

#define JMPd(i, li, _) \
	sword d = sext32(li(i)); \
	cpu->next_ip += d;

#define JMPABSq(i, li, _) \
	cpu->next_ip = li(i);

#define CALLw(i, li, _) \
	sword d = sext16(li(i)); \
	uword sp = lreg64(4); \
	TRY(translate16(cpu, &meml, 2, -1, (sp - 2))); \
	set_sp(sp - 2); \
	saddr16(&meml, cpu->next_ip); \
	cpu->next_ip += d;

#define CALLd(i, li, _) \
	sword d = sext32(li(i)); \
	uword sp = lreg64(4); \
	TRY(translate64(cpu, &meml, 2, -1, (sp - 8))); \
	set_sp(sp - 8); \
	saddr64(&meml, cpu->next_ip); \
	cpu->next_ip += d;

#define CALLABSw(i, li, _) \
	uword nip = li(i); \
	uword sp = lreg64(4); \
	TRY(translate16(cpu, &meml, 2, -1, (sp - 2))); \
	set_sp(sp - 2); \
	saddr16(&meml, cpu->next_ip); \
	cpu->next_ip = nip;

#define CALLABSd(i, li, _) CALLABSq(i, li, _) /* can't encode 32-bit opsz */

#define CALLABSq(i, li, _) \
	uword nip = li(i); \
	uword sp = lreg64(4); \
	TRY(translate64(cpu, &meml, 2, -1, (sp - 8))); \
	set_sp(sp - 8); \
	saddr64(&meml, cpu->next_ip); \
	cpu->next_ip = nip;

#define RETw(i, li, _) \
	if (unlikely(opsz16)) { \
		uword sp = lreg64(4); \
		TRY(translate16(cpu, &meml, 1, -1, sp)); \
		set_sp(sp + 2 + li(i)); \
		cpu->next_ip = laddr16(&meml); \
	} else { \
		uword sp = lreg64(4); \
		TRY(translate64(cpu, &meml, 1, -1, sp)); \
		set_sp(sp + 8 + li(i)); \
		cpu->next_ip = laddr64(&meml); \
	}

#define RET() RETw(0, limm, 0)

#define LEAVE() \
	uword sp = lreg64(5); \
	if (unlikely(opsz16)) { \
		TRY(translate16(cpu, &meml, 1, -1, sp)); \
		set_sp(sp + 2); \
		sreg16(5, laddr16(&meml)); \
	} else { \
		TRY(translate64(cpu, &meml, 1, SEG_SS, sp)); \
		set_sp(sp + 8); \
		sreg64(5, laddr64(&meml)); \
	}

#define SXXX(addr) \
	OptAddr meml1, meml2; \
	TRY(translate16(cpu, &meml1, 2, curr_seg, addr)); \
	TRY(translate64(cpu, &meml2, 2, curr_seg, addr + 2)); \

#define SGDT(addr) \
	SXXX(addr) \
	store16(cpu, &meml1, cpu->gdt.limit); \
	store64(cpu, &meml2, cpu->gdt.base);

#define SIDT(addr) \
	SXXX(addr) \
	store16(cpu, &meml1, cpu->idt.limit); \
	store64(cpu, &meml2, cpu->idt.base);

#define LXXX(addr) \
	if (cpu->cpl != 0) THROW(EX_GP, 0); \
	OptAddr meml1, meml2; \
	TRY(translate16(cpu, &meml1, 1, curr_seg, addr)); \
	TRY(translate64(cpu, &meml2, 1, curr_seg, addr + 2)); \
	u16 limit = load16(cpu, &meml1); \
	u64 base = load64(cpu, &meml2); \
	if (unlikely(opsz16)) base &= 0xffffff;

#define LGDT(addr) \
	LXXX(addr) \
	cpu->gdt.base = base; \
	cpu->gdt.limit = limit;

#define LIDT(addr) \
	LXXX(addr) \
	cpu->idt.base = base; \
	cpu->idt.limit = limit;

#define LLDT(a, la, sa) \
	if (cpu->cpl != 0) THROW(EX_GP, 0); \
	TRY(set_seg(cpu, SEG_LDT, la(a)));

#define SLDT(a, la, sa) \
	sa(a, cpu->seg[SEG_LDT].sel);

#define LTR(a, la, sa) \
	if (cpu->cpl != 0) THROW(EX_GP, 0); \
	TRY(set_seg(cpu, SEG_TR, la(a)));

#define STR(a, la, sa) \
	sa(a, cpu->seg[SEG_TR].sel);

#define VERR_NOOP(...)
#define VERW_NOOP(...)

#define MOVFD() \
	TRY(fetch8(cpu, &modrm));

#define MOVTD() \
	TRY(fetch8(cpu, &modrm));

#define MOVFT() \
	TRY(fetch8(cpu, &modrm));
#define MOVTT() \
	TRY(fetch8(cpu, &modrm));

static bool check_ioperm(CPUAMD64 *cpu, int port, int bit)
{
	bool allow = true;
	if (cpu->cpl > get_IOPL(cpu)) {
		allow = false;
		if (cpu->tr_limit >= 103) {
			OptAddr meml;
			TRY(translate(cpu, &meml, 1, SEG_TR, 102, 2, 0));
			u32 iobase = load16(cpu, &meml);
			if (iobase + port / 8 < cpu->tr_limit) {
				TRY(translate(cpu, &meml, 1, SEG_TR, iobase + port / 8, 2, 0));
				u16 perm = load16(cpu, &meml);
				int len = bit / 8;
				unsigned bit_index = port & 0x7;
				unsigned mask = (1 << len) - 1;
				if (!((perm >> bit_index) & mask))
					allow = true;
			}
		}
	}

	if (!allow) THROW(EX_GP, 0);
	return true;
}

#define INb(a, b, la, sa, lb, sb) \
	int port = lb(b); \
	TRY(check_ioperm(cpu, port, 8)); \
	sa(a, cpu->cb.io_read8(cpu->cb.io, port));

#define INw(a, b, la, sa, lb, sb) \
	int port = lb(b); \
	TRY(check_ioperm(cpu, port, 16)); \
	sa(a, cpu->cb.io_read16(cpu->cb.io, port));

#define INd(a, b, la, sa, lb, sb) \
	int port = lb(b); \
	TRY(check_ioperm(cpu, port, 32)); \
	sa(a, cpu->cb.io_read32(cpu->cb.io, port));

#define OUTb(a, b, la, sa, lb, sb) \
	int port = la(a); \
	TRY(check_ioperm(cpu, port, 8)); \
	cpu->cb.io_write8(cpu->cb.io, port, lb(b));

#define OUTw(a, b, la, sa, lb, sb) \
	int port = la(a); \
	TRY(check_ioperm(cpu, port, 16)); \
	cpu->cb.io_write16(cpu->cb.io, port, lb(b));

#define OUTd(a, b, la, sa, lb, sb) \
	int port = la(a); \
	TRY(check_ioperm(cpu, port, 32)); \
	cpu->cb.io_write32(cpu->cb.io, port, lb(b));

#define CLTS() \
	cpu->cr0 &= ~(1 << 3);

#define ESC() \
	if (cpu->cr0 & 0xc) THROW0(EX_NM); \
	else { \
		TRY(fetch8(cpu, &modrm)); \
		int mod = modrm >> 6; \
		int rm = modrm & 7; \
		int op = b1 - 0xd8; \
		int group = (modrm >> 3) & 7; \
		if (mod != 3) { \
			TRY(modsib(cpu, adsz32, rex, mod, rm, &addr)); \
			TRY(fpu_exec2(cpu->fpu, cpu, opsz16, op, group, curr_seg, addr)); \
		} else { \
			int reg = modrm & 7; \
			TRY(fpu_exec1(cpu->fpu, cpu, op, group, reg)); \
		} \
	}

#define WAIT() \
	if ((cpu->cr0 & 0xa) == 0xa) THROW0(EX_NM);

#define GvMa GvM
#define BOUND_helper(BIT, a, b, la, sa, lb, sb) \
	OptAddr meml1, meml2; \
	s ## BIT idx = la(a); \
	uword addr1 = lb(b); \
	TRY(translate ## BIT(cpu, &meml1, 3, curr_seg, addr1)); \
	TRY(translate ## BIT(cpu, &meml2, 3, curr_seg, addr1 + BIT / 8)); \
	s ## BIT lo = load ## BIT(cpu, &meml1); \
	s ## BIT hi = load ## BIT(cpu, &meml2); \
	if (idx < lo || idx > hi) THROW0(EX_BR);
#define BOUNDw(...) BOUND_helper(16, __VA_ARGS__)
#define BOUNDd(...) BOUND_helper(32, __VA_ARGS__)

// 486...
#define CMPXCH_helper(BIT, a, b, la, sa, lb, sb) \
	cpu->cc.src1 = sext ## BIT(la(a)); \
	cpu->cc.src2 = sext ## BIT(lreg ## BIT(0)); \
	cpu->cc.dst = sext ## BIT(cpu->cc.src1 - cpu->cc.src2); \
	cpu->cc.op = CC_SUB; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	if (cpu->cc.dst == 0) sa(a, lb(b)); else sreg ## BIT(0, cpu->cc.src1); 

#define XADD_helper(BIT, a, b, la, sa, lb, sb) \
	u ## BIT dst = la(a); \
	cpu->cc.src1 = sext ## BIT(la(a)); \
	cpu->cc.src2 = sext ## BIT(lb(b)); \
	cpu->cc.dst = sext ## BIT(cpu->cc.src1 + cpu->cc.src2); \
	cpu->cc.op = CC_ADD; \
	cpu->cc.mask = CF | PF | AF | ZF | SF | OF; \
	sb(b, dst); \
	sa(a, cpu->cc.dst);

#define CMPXCHb(...) CMPXCH_helper(8, __VA_ARGS__)
#define CMPXCHw(...) CMPXCH_helper(16, __VA_ARGS__)
#define CMPXCHd(...) CMPXCH_helper(32, __VA_ARGS__)
#define CMPXCHq(...) CMPXCH_helper(64, __VA_ARGS__)
#define XADDb(...) XADD_helper(8, __VA_ARGS__)
#define XADDw(...) XADD_helper(16, __VA_ARGS__)
#define XADDd(...) XADD_helper(32, __VA_ARGS__)
#define XADDq(...) XADD_helper(64, __VA_ARGS__)

#define INVLPG(addr) tlb_clear(cpu);

#define BSWAPw(a, la, sa) THROW0(EX_UD);

#define BSWAPd(a, la, sa) \
	u32 src = la(a); \
	u32 dst = ((src & 0xff) << 24) | (((src >> 8) & 0xff) << 16) | (((src >> 16) & 0xff) << 8) | ((src >> 24) & 0xff); \
	sa(a, dst);

#define BSWAPq(a, la, sa) \
	u64 src = la(a); \
	u64 dst = ((src & 0xff) << 56) | (((src >> 8) & 0xff) << 48) | (((src >> 16) & 0xff) << 40) | (((src >> 24) & 0xff) << 32) | (((src >> 32) & 0xff) << 24) | (((src >> 40) & 0xff) << 16) | (((src >> 48) & 0xff) << 8) |  ((src >> 56) & 0xff); \
	sa(a, dst);

#define WBINVD()

// 586 and later...
#define UD0() THROW0(EX_UD);

#if defined(I386_ENABLE_SSSE3)
#define CPUID_SIMD_FEATURE2 0x201
#elif defined(I386_ENABLE_SSE3)
#define CPUID_SIMD_FEATURE2 0x1
#else
#define CPUID_SIMD_FEATURE2 0x0
#endif
#if defined(I386_ENABLE_SSE2)
#define CPUID_SIMD_FEATURE 0x7800000
#elif defined(I386_ENABLE_SSE)
#define CPUID_SIMD_FEATURE 0x3800000
#elif defined(I386_ENABLE_MMX)
#define CPUID_SIMD_FEATURE 0x800000
#else
#define CPUID_SIMD_FEATURE 0x0
#endif

// The default vendor name is "TINY386 CPU ".
// Note that if the name is not well-known
// (such as "GenuineIntel" or "AuthenticAMD"),
// newer version of glibc will report:
// CPU ISA level is lower than required
#define CPUID_VENDOR0 0x594e4954
#define CPUID_VENDOR1 0x20363833
#define CPUID_VENDOR2 0x20555043

#define CPUID() \
	switch (REGi(0)) { \
	case 0: \
		REGi(0) = 1; \
		REGi(3) = cpu->cpuid.vendor[0]; \
		REGi(2) = cpu->cpuid.vendor[1]; \
		REGi(1) = cpu->cpuid.vendor[2]; \
		break; \
	case 1: \
		REGi(0) = 0 | (0 << 4) | (6 << 8); /*gen*/ \
		REGi(3) = 0; \
		REGi(2) = 0x110; \
		REGi(1) = 0; \
		REGi(2) |= 1; \
		REGi(2) |= 0x8020; \
		REGi(2) |= CPUID_SIMD_FEATURE; \
		REGi(1) |= CPUID_SIMD_FEATURE2; \
		break; \
	case 0x80000000: \
		REGi(0) = 0x80000004; \
		REGi(3) = 0; \
		REGi(2) = 0; \
		REGi(1) = 0; \
		break; \
	case 0x80000001: \
		REGi(0) = 0; \
		REGi(3) = 0; \
		REGi(2) = (1<<29) | (1<<11); \
		REGi(1) = 1; \
		break; \
	default: \
		REGi(0) = 0; \
		REGi(3) = 0; \
		REGi(2) = 0; \
		REGi(1) = 0; \
		break; \
	}

#include <time.h>
static uint64_t get_nticks()
{
	struct timespec ts;
	clock_gettime(CLOCK_MONOTONIC, &ts);
	return ((uint64_t) ts.tv_sec * 1000000000ull +
		(uint64_t) ts.tv_nsec);
}

#define RDTSC() \
	uint64_t tsc = get_nticks(); \
	REGi(0) = tsc; \
	REGi(2) = tsc >> 32;

#define Mq Ms
#define CMPXCH8B(addr) \
	OptAddr meml1, meml2; \
	TRY(translate32(cpu, &meml1, 3, curr_seg, addr)); \
	TRY(translate32(cpu, &meml2, 3, curr_seg, addr + 4)); \
	uword lo = load32(cpu, &meml1); \
	uword hi = load32(cpu, &meml2); \
	if (lreg32(0) == lo && lreg32(2) == hi) { \
		cpu->flags |= ZF; \
		store32(cpu, &meml1, REGi(3)); \
		store32(cpu, &meml2, REGi(1)); \
	} else { \
		cpu->flags &= ~ZF; \
		REGi(0) = lo; \
		REGi(2) = hi; \
	} \
	cpu->cc.mask &= ~ZF;

#define CMOVw(a, b, la, sa, lb, sb) \
	COND() \
	if (cond) sa(a, lb(b));

#define CMOVd(a, b, la, sa, lb, sb) \
	COND() \
	if (cond) sa(a, lb(b)); else sa(a, la(a));

#define CMOVq(a, b, la, sa, lb, sb) \
	COND() \
	if (cond) sa(a, lb(b));

#define WRMSR() \
	if (cpu->cpl != 0) THROW(EX_GP, 0); \
	u64 w = (((u64) REGi(2)) << 32) | (REGi(0) & 0xffffffff); \
	switch (REGi(1)) { \
	case 0xc0000080: cpu->efer = w; break; \
	case 0xc0000081: cpu->syscall.star = w; break; \
	case 0xc0000082: cpu->syscall.lstar = w; break; \
	case 0xc0000083: cpu->syscall.cstar = w; break; \
	case 0xc0000084: cpu->syscall.fmask = w; break; \
	case 0xc0000100: cpu->fs_base = w; break; \
	case 0xc0000101: cpu->gs_base = w; break; \
	case 0xc0000102: cpu->kernel_gs_base = w; break; \
	case 0x174: case 0x175: case 0x176: THROW(EX_GP, 0); break; \
	default: cpu_debug(cpu); THROW(EX_GP, 0); \
	}

#define RDMSR() \
	if (cpu->cpl != 0) THROW(EX_GP, 0); \
	u64 w = 0; \
	switch (REGi(1)) { \
	case 0xc0000080: w = cpu->efer; break; \
	case 0xc0000081: w = cpu->syscall.star; break; \
	case 0xc0000082: w = cpu->syscall.lstar; break; \
	case 0xc0000083: w = cpu->syscall.cstar; break; \
	case 0xc0000084: w = cpu->syscall.fmask; break; \
	case 0xc0000100: w = cpu->fs_base; break; \
	case 0xc0000101: w = cpu->gs_base; break; \
	case 0xc0000102: w = cpu->kernel_gs_base; break; \
	case 0x174: case 0x175: case 0x176: THROW(EX_GP, 0); break; \
	default: cpu_debug(cpu); THROW(EX_GP, 0); \
	} \
	REGi(0) = w & 0xffffffff; REGi(2) = w >> 32;

#define SYSCALL() \
	REGi(1) = cpu->next_ip; \
	cpu->next_ip = cpu->syscall.lstar; \
	REGi(11) = cpu->flags; \
	cpu->flags &= ~cpu->syscall.fmask; \
	int sel = (cpu->syscall.star >> 32) & 0xfffc; \
	TRY(set_seg(cpu, SEG_CS, sel)); \
	TRY(set_seg(cpu, SEG_SS, sel + 8));

#define SYSRET() \
	if (cpu->cpl) THROW(EX_GP, 0); \
	if (rex & REX_W) { \
		cpu->next_ip = REGi(1); \
		cpu->flags = (REGi(11) & 0x3c7fd7) | 2; \
		int sel = ((cpu->syscall.star >> 48) & 0xffff) | 3; \
		TRY(set_seg(cpu, SEG_CS, sel + 16)); \
		TRY(set_seg(cpu, SEG_SS, sel + 8)); \
	} else { \
		/* out of spec */ THROW(EX_GP, 0); \
	}

#if defined(I386_ENABLE_MMX) || defined(I386_ENABLE_SSE)
#define SIMD_i386_c
#include "simd.inc"
#undef SIMD_i386_c
#endif

static bool pmret(CPUAMD64 *cpu, bool opsz16, int rex, int off, bool isiret);

static bool verbose;

#define ARGCOUNT_IMPL(_0, _1, _2, _3, _4, _5, _6, _7, _8, _9, _10, _11, _12, _13, _14, _15, _16, _17, ...) _17
#define ARGCOUNT(...) ARGCOUNT_IMPL(~, ## __VA_ARGS__, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0)
#define PASTE0(a, b) a ## b
#define PASTE(a, b) PASTE0(a, b)
#define C_1(_1)      CX(_1)
#define C_2(_1, ...) CX(_1) C_1(__VA_ARGS__)
#define C_3(_1, ...) CX(_1) C_2(__VA_ARGS__)
#define C_4(_1, ...) CX(_1) C_3(__VA_ARGS__)
#define C_5(_1, ...) CX(_1) C_4(__VA_ARGS__)
#define C_6(_1, ...) CX(_1) C_5(__VA_ARGS__)
#define C_7(_1, ...) CX(_1) C_6(__VA_ARGS__)
#define C_8(_1, ...) CX(_1) C_7(__VA_ARGS__)
#define C_9(_1, ...) CX(_1) C_8(__VA_ARGS__)
#define C_10(_1, ...) CX(_1) C_9(__VA_ARGS__)
#define C_11(_1, ...) CX(_1) C_10(__VA_ARGS__)
#define C_12(_1, ...) CX(_1) C_11(__VA_ARGS__)
#define C_13(_1, ...) CX(_1) C_12(__VA_ARGS__)
#define C_14(_1, ...) CX(_1) C_13(__VA_ARGS__)
#define C_15(_1, ...) CX(_1) C_14(__VA_ARGS__)
#define C_16(_1, ...) CX(_1) C_15(__VA_ARGS__)
#define C(...) PASTE(C_, ARGCOUNT(__VA_ARGS__))(__VA_ARGS__)

static bool IRAM_ATTR_CPU_EXEC1 cpu_exec1(CPUAMD64 *cpu, int stepcount)
{
#ifndef AMD64_OPT2
#define eswitch(b) switch(b)
#define ecase(a)   case a
#define ebreak     break
#define edefault   default
#define default_ud cpu_debug(cpu); THROW0(EX_UD)
#undef CX
#define CX(_1) case _1:
#else
#define eswitch(b)
#define ecase(a)   f ## a
#define ebreak     continue
#define edefault \
	f0x06: f0x07: f0x0e: f0x16: f0x17: f0x1e: f0x1f: \
	f0x27: f0x2f: f0x37: f0x3f: f0x60: f0x61: f0x62: \
	f0x82: f0x9a: f0xc4: f0xc5: f0xc8: f0xce: f0xd4: \
	f0xd5: f0xd6: f0xd7: f0xe0: f0xe1: f0xe2: \
	f0xea: f0xf1
#define default_ud THROW0(EX_UD)
#undef CX
#define CX(_1) f ## _1:
#endif

	u8 b1;
	u8 modrm;
	OptAddr meml;
	uword addr;
	for (; stepcount > 0; stepcount--) {
	cpu->ip = cpu->next_ip;
	TRY(fetch8pf(cpu, &b1));
	cpu->cycle++;

#ifndef AMD64_OPT1
	if (verbose) {
		cpu_debug(cpu);
	}
#endif
	// prefix
	bool opsz16 = false;
	bool adsz32 = false;
	u8 rex = 0;
	int rep = 0;
	/*bool lock = false;*/
	int curr_seg = -1;
#ifndef AMD64_OPT2
	for (;;) {
#define HANDLE_PREFIX(C, STMT) \
		if (b1 == C) { \
			STMT; \
			TRY(fetch8(cpu, &b1)); \
			continue; \
		}
		HANDLE_PREFIX(0x26, )
		HANDLE_PREFIX(0x2e, )
		HANDLE_PREFIX(0x36, )
		HANDLE_PREFIX(0x3e, )
		HANDLE_PREFIX(0x64, curr_seg = SEG_FS)
		HANDLE_PREFIX(0x65, curr_seg = SEG_GS)
		HANDLE_PREFIX(0x66, opsz16 = true)
		HANDLE_PREFIX(0x67, adsz32 = true)
		HANDLE_PREFIX(0xf3, rep = 1) // REP
		HANDLE_PREFIX(0xf2, rep = 2) // REPNE
		HANDLE_PREFIX(0xf0, /*lock = true*/)
#undef HANDLE_PREFIX
		if (b1 >= 0x40 && b1 <= 0x4f) {
			rex = b1;
			TRY(fetch8(cpu, &b1));
			continue;
		}
		break;
	}
#else
	static const DRAM_ATTR void *pfxlabel[] = {
/* 0x00 */	&&f0x00, &&f0x01, &&f0x02, &&f0x03, &&f0x04, &&f0x05, &&f0x06, &&f0x07,
/* 0x08 */	&&f0x08, &&f0x09, &&f0x0a, &&f0x0b, &&f0x0c, &&f0x0d, &&f0x0e, &&f0x0f,
/* 0x10 */	&&f0x10, &&f0x11, &&f0x12, &&f0x13, &&f0x14, &&f0x15, &&f0x16, &&f0x17,
/* 0x18 */	&&f0x18, &&f0x19, &&f0x1a, &&f0x1b, &&f0x1c, &&f0x1d, &&f0x1e, &&f0x1f,
/* 0x20 */	&&f0x20, &&f0x21, &&f0x22, &&f0x23, &&f0x24, &&f0x25, &&pfx26, &&f0x27,
/* 0x28 */	&&f0x28, &&f0x29, &&f0x2a, &&f0x2b, &&f0x2c, &&f0x2d, &&pfx2e, &&f0x2f,
/* 0x30 */	&&f0x30, &&f0x31, &&f0x32, &&f0x33, &&f0x34, &&f0x35, &&pfx36, &&f0x37,
/* 0x38 */	&&f0x38, &&f0x39, &&f0x3a, &&f0x3b, &&f0x3c, &&f0x3d, &&pfx3e, &&f0x3f,
/* 0x40 */	&&pfrex, &&pfrex, &&pfrex, &&pfrex, &&pfrex, &&pfrex, &&pfrex, &&pfrex,
/* 0x48 */	&&pfrex, &&pfrex, &&pfrex, &&pfrex, &&pfrex, &&pfrex, &&pfrex, &&pfrex,
/* 0x50 */	&&f0x50, &&f0x51, &&f0x52, &&f0x53, &&f0x54, &&f0x55, &&f0x56, &&f0x57,
/* 0x58 */	&&f0x58, &&f0x59, &&f0x5a, &&f0x5b, &&f0x5c, &&f0x5d, &&f0x5e, &&f0x5f,
/* 0x60 */	&&f0x60, &&f0x61, &&f0x62, &&f0x63, &&pfx64, &&pfx65, &&pfx66, &&pfx67,
/* 0x68 */	&&f0x68, &&f0x69, &&f0x6a, &&f0x6b, &&f0x6c, &&f0x6d, &&f0x6e, &&f0x6f,
/* 0x70 */	&&f0x70, &&f0x71, &&f0x72, &&f0x73, &&f0x74, &&f0x75, &&f0x76, &&f0x77,
/* 0x78 */	&&f0x78, &&f0x79, &&f0x7a, &&f0x7b, &&f0x7c, &&f0x7d, &&f0x7e, &&f0x7f,
/* 0x80 */	&&f0x80, &&f0x81, &&f0x82, &&f0x83, &&f0x84, &&f0x85, &&f0x86, &&f0x87,
/* 0x88 */	&&f0x88, &&f0x89, &&f0x8a, &&f0x8b, &&f0x8c, &&f0x8d, &&f0x8e, &&f0x8f,
/* 0x90 */	&&f0x90, &&f0x91, &&f0x92, &&f0x93, &&f0x94, &&f0x95, &&f0x96, &&f0x97,
/* 0x98 */	&&f0x98, &&f0x99, &&f0x9a, &&f0x9b, &&f0x9c, &&f0x9d, &&f0x9e, &&f0x9f,
/* 0xa0 */	&&f0xa0, &&f0xa1, &&f0xa2, &&f0xa3, &&f0xa4, &&f0xa5, &&f0xa6, &&f0xa7,
/* 0xa8 */	&&f0xa8, &&f0xa9, &&f0xaa, &&f0xab, &&f0xac, &&f0xad, &&f0xae, &&f0xaf,
/* 0xb0 */	&&f0xb0, &&f0xb1, &&f0xb2, &&f0xb3, &&f0xb4, &&f0xb5, &&f0xb6, &&f0xb7,
/* 0xb8 */	&&f0xb8, &&f0xb9, &&f0xba, &&f0xbb, &&f0xbc, &&f0xbd, &&f0xbe, &&f0xbf,
/* 0xc0 */	&&f0xc0, &&f0xc1, &&f0xc2, &&f0xc3, &&f0xc4, &&f0xc5, &&f0xc6, &&f0xc7,
/* 0xc8 */	&&f0xc8, &&f0xc9, &&f0xca, &&f0xcb, &&f0xcc, &&f0xcd, &&f0xce, &&f0xcf,
/* 0xd0 */	&&f0xd0, &&f0xd1, &&f0xd2, &&f0xd3, &&f0xd4, &&f0xd5, &&f0xd6, &&f0xd7,
/* 0xd8 */	&&f0xd8, &&f0xd9, &&f0xda, &&f0xdb, &&f0xdc, &&f0xdd, &&f0xde, &&f0xdf,
/* 0xe0 */	&&f0xe0, &&f0xe1, &&f0xe2, &&f0xe3, &&f0xe4, &&f0xe5, &&f0xe6, &&f0xe7,
/* 0xe8 */	&&f0xe8, &&f0xe9, &&f0xea, &&f0xeb, &&f0xec, &&f0xed, &&f0xee, &&f0xef,
/* 0xf0 */	&&pfxf0, &&f0xf1, &&pfxf2, &&pfxf3, &&f0xf4, &&f0xf5, &&f0xf6, &&f0xf7,
/* 0xf8 */	&&f0xf8, &&f0xf9, &&f0xfa, &&f0xfb, &&f0xfc, &&f0xfd, &&f0xfe, &&f0xff,
	};
	goto *pfxlabel[b1];
#define HANDLE_PREFIX(C, STMT) \
		pfx ## C: { \
			STMT; \
			TRY(fetch8(cpu, &b1)); \
			goto *pfxlabel[b1]; \
		}
		HANDLE_PREFIX(26, )
		HANDLE_PREFIX(2e, )
		HANDLE_PREFIX(36, )
		HANDLE_PREFIX(3e, )
		HANDLE_PREFIX(64, curr_seg = SEG_FS)
		HANDLE_PREFIX(65, curr_seg = SEG_GS)
		HANDLE_PREFIX(66, opsz16 = true)
		HANDLE_PREFIX(67, adsz32 = true)
		HANDLE_PREFIX(f3, rep = 1) // REP
		HANDLE_PREFIX(f2, rep = 2) // REPNE
		HANDLE_PREFIX(f0, /*lock = true*/)
#undef HANDLE_PREFIX
		pfrex: {
			rex = b1;
			TRY(fetch8(cpu, &b1));
			goto *pfxlabel[b1];
		}
#endif
	eswitch(b1) {
#define I(_case, _rm, _rwm, _op) _case { _rm(_rwm, _op); ebreak; }
#include "amd64ins.def"
#undef I

#undef CX
#define CX(_1) case _1:
#define GRPBEG TRY(peek8a(cpu, &modrm)); switch((modrm >> 3) & 7) {
#define GRPCASE(_case, _rm, _rwm, _op) _case { _rm(_rwm, _op); ebreak; }
#define GRPEND default: default_ud; } ebreak;

	ecase(0x80): /*ecase(0x82):*/ { // G1b
GRPBEG
#define IG1b GRPCASE
#include "amd64ins.def"
#undef IG1b
GRPEND
	}

	ecase(0x81): { // G1v
GRPBEG
#define IG1v GRPCASE
#include "amd64ins.def"
#undef IG1v
GRPEND
	}

	ecase(0x83): { // G1vIb
GRPBEG
#define IG1vIb GRPCASE
#include "amd64ins.def"
#undef IG1vIb
GRPEND
	}

	ecase(0xc0): { // G2b
GRPBEG
#define IG2b GRPCASE
#include "amd64ins.def"
#undef IG2b
GRPEND
	}

	ecase(0xc1): { // G2v
GRPBEG
#define IG2v GRPCASE
#include "amd64ins.def"
#undef IG2v
GRPEND
	}

	ecase(0xd0): { // G2b1
GRPBEG
#define IG2b1 GRPCASE
#include "amd64ins.def"
#undef IG2b1
GRPEND
	}

	ecase(0xd1): { // G2v1
GRPBEG
#define IG2v1 GRPCASE
#include "amd64ins.def"
#undef IG2v1
GRPEND
	}

	ecase(0xd2): { // G2bC
GRPBEG
#define IG2bC GRPCASE
#include "amd64ins.def"
#undef IG2bC
GRPEND
	}

	ecase(0xd3): { // G2v1
GRPBEG
#define IG2vC GRPCASE
#include "amd64ins.def"
#undef IG2vC
GRPEND
	}

	ecase(0xf6): { // G3b
GRPBEG
#define IG3b GRPCASE
#include "amd64ins.def"
#undef IG3b
GRPEND
	}

	ecase(0xf7): { // G3v
GRPBEG
#define IG3v GRPCASE
#include "amd64ins.def"
#undef IG3v
GRPEND
	}

	ecase(0xfe): { // G4
GRPBEG
#define IG4 GRPCASE
#include "amd64ins.def"
#undef IG4
GRPEND
	}

	ecase(0xff): { // G5
GRPBEG
#define IG5 GRPCASE
#include "amd64ins.def"
#undef IG5
GRPEND
	}
	ecase(0x0f): { // two byte
		TRY(fetch8(cpu, &b1));
		switch(b1) {
#define I2(_case, _rm, _rwm, _op) _case { _rm(_rwm, _op); ebreak; }
#include "amd64ins.def"
#undef I2

		case 0x00: { // G6
GRPBEG
#define IG6 GRPCASE
#include "amd64ins.def"
#undef IG6
GRPEND
		}

		case 0x01: { // G7
GRPBEG
#define IG7 GRPCASE
#include "amd64ins.def"
#undef IG7
GRPEND
		}

		case 0xba: { // G8
GRPBEG
#define IG8 GRPCASE
#include "amd64ins.def"
#undef IG8
GRPEND
		}

		case 0xc7: { // G9
GRPBEG
#define IG9 GRPCASE
#include "amd64ins.def"
#undef IG9
GRPEND
		}
		// three byte
		case 0x38: {
			TRY(fetch8(cpu, &b1));
			switch(b1) {
#define I3_38(_case, _rm, _rwm, _op) _case { _rm(_rwm, _op); ebreak; }
#include "amd64ins.def"
#undef I3_38
			default: default_ud;
			}
			ebreak;
		}
		case 0x3a: {
			TRY(fetch8(cpu, &b1));
			switch(b1) {
#define I3_3a(_case, _rm, _rwm, _op) _case { _rm(_rwm, _op); ebreak; }
#include "amd64ins.def"
#undef I3_3a
			default: default_ud;
			}
			ebreak;
		}
		default: default_ud;
		}
		ebreak;
	}

	edefault: default_ud;
	}
	}
	return true;
}

// 0: exception
// 1: intra PVL
// 2: inter PVL
static int __call_isr_check_cs(CPUAMD64 *cpu, int sel, int ext, int *csdpl)
{
	sel = sel & 0xffff;
	OptAddr meml;
	uword off = sel & ~0x7;
	uword base;
	uword limit;
	if (sel & 0x4) {
		// out of spec
		THROW(EX_GP, ext);
	} else {
		base = cpu->gdt.base;
		limit = cpu->gdt.limit;
	}
	if ((sel & ~0x3) == 0 || off + 7 > limit)
		THROW(EX_GP, ext);

	TRY1(translate_laddr(cpu, &meml, 1, base + off + 4, 4, 0));
	uword w2 = load32(cpu, &meml);
	int s = (w2 >> 12) & 1;
	bool code = (w2 >> 8) & 0x8;
	bool conforming = (w2 >> 8) & 0x4;
	int dpl = (w2 >> 13) & 0x3;
	int p = (w2 >> 15) & 1;
	*csdpl = dpl;
	if (!s || !code || dpl > cpu->cpl)
		THROW(EX_GP, (sel & ~0x3) | ext);

	if (!p) THROW(EX_NP, sel & ~0x3);

	if (!conforming && dpl < cpu->cpl) {
		return 2;
	} else {
		if (conforming || dpl == cpu->cpl) {
			return 1;
		} else {
			dolog("__call_isr_check_cs fail2: %d %d %d\n", conforming, dpl, cpu->cpl);
			THROW(EX_GP, (sel & ~0x3) | ext);
		}
	}
}

// TODO: IST
static bool IRAM_ATTR call_isr(CPUAMD64 *cpu, int no, bool pusherr, int ext)
{
	/* PROTECTED-MODE */
	OptAddr meml;
	uword base = cpu->idt.base;
	int off = no << 4;
	if (off + 15 > cpu->idt.limit) {
		dolog("call_isr error0 %d %ld\n", off, cpu->idt.limit);
		THROW(EX_GP, off | 2 | ext);
	}
	TRY1(translate_laddr(cpu, &meml, 1, base + off, 4, 0));
	uword w1 = load32(cpu, &meml);
	TRY1(translate_laddr(cpu, &meml, 1, base + off + 4, 4, 0));
	uword w2 = load32(cpu, &meml);
	TRY1(translate_laddr(cpu, &meml, 1, base + off + 8, 4, 0));
	uword w3 = load32(cpu, &meml);

	int gt = (w2 >> 8) & 0xf;

	if (gt != 0xe && gt != 0xf) {
//		dolog("call_isr error1 gt=%d\n", gt);
		THROW(EX_GP, off | 2 | ext);
	}

	int dpl = (w2 >> 13) & 0x3;
	if (!ext && dpl < cpu->cpl) THROW(EX_GP, off | 2);

	int p = (w2 >> 15) & 1;
	if (!p) {
		dolog("call_isr error3\n");
		THROW(EX_NP, off | 2 | ext);
	}

	/* TRAP-OR-INTERRUPT-GATE */
	int newcs = w1 >> 16;
	uword newip = (w1 & 0xffff) | (w2 & 0xffff0000) | (w3 << 32);

	int csdpl;
	switch(__call_isr_check_cs(cpu, newcs, ext, &csdpl)) {
	case 0: {
		return false;
	}
	case 1: /* intra PVL */ {
		OptAddr meml1, meml2, meml3, meml4, meml5, meml6;
		uword sp = lreg64(4);
		TRY(translate(cpu, &meml1, 2, -1, (sp - 8 * 1), 8, 0));
		TRY(translate(cpu, &meml2, 2, -1, (sp - 8 * 2), 8, 0));
		TRY(translate(cpu, &meml3, 2, -1, (sp - 8 * 3), 8, 0));
		TRY(translate(cpu, &meml4, 2, -1, (sp - 8 * 4), 8, 0));
		TRY(translate(cpu, &meml5, 2, -1, (sp - 8 * 5), 8, 0));
		if (pusherr) {
			TRY(translate(cpu, &meml6, 2, -1, (sp - 8 * 6), 8, 0));
		}
		saddr64(&meml1, cpu->seg[SEG_SS].sel);
		saddr64(&meml2, sp);

		refresh_flags(cpu);
		cpu->cc.mask = 0;
		saddr64(&meml3, cpu->flags);

		saddr64(&meml4, cpu->seg[SEG_CS].sel);
		saddr64(&meml5, cpu->ip);
		if (pusherr) {
			saddr64(&meml6, cpu->excerr);
			sreg64(4, sp - 8 * 6);
		} else {
			sreg64(4, sp - 8 * 5);
		}
		newcs = (newcs & (~3)) | cpu->cpl;
		break;
	}
	case 2: /* inter PVL */ {
//		dolog("call_isr %d %x PVL %d => %d\n", no, no, cpu->cpl, csdpl);
		OptAddr msp0;
		int newpl = csdpl;
		uword oldss = cpu->seg[SEG_SS].sel;
		uword oldsp = REGi(4);
		uword newss, newsp;
		TRY(translate(cpu, &msp0, 1, SEG_TR, 4, 8, 0));
		newsp = load64(cpu, &msp0);
		newss = 0;

		REGi(4) = newsp;
		TRY(set_seg(cpu, SEG_SS, newss));

		OptAddr meml1, meml2, meml3, meml4, meml5, meml6;
		uword sp = lreg64(4);
		TRY(translate(cpu, &meml1, 2, -1, (sp - 8 * 1), 8, 0));
		TRY(translate(cpu, &meml2, 2, -1, (sp - 8 * 2), 8, 0));
		TRY(translate(cpu, &meml3, 2, -1, (sp - 8 * 3), 8, 0));
		TRY(translate(cpu, &meml4, 2, -1, (sp - 8 * 4), 8, 0));
		TRY(translate(cpu, &meml5, 2, -1, (sp - 8 * 5), 8, 0));
		if (pusherr) {
			TRY(translate(cpu, &meml6, 2, -1, (sp - 8 * 6), 8, 0));
		}
		saddr64(&meml1, oldss);
		saddr64(&meml2, oldsp);

		refresh_flags(cpu);
		cpu->cc.mask = 0;
		saddr64(&meml3, cpu->flags);

		saddr64(&meml4, cpu->seg[SEG_CS].sel);
		saddr64(&meml5, cpu->ip);
		if (pusherr) {
			saddr64(&meml6, cpu->excerr);
			sreg64(4, sp - 8 * 6);
		} else {
			sreg64(4, sp - 8 * 5);
		}
		newcs = (newcs & (~3)) | newpl;
		break;
	}
	default: assert(false);
	}
	TRY1(set_seg(cpu, SEG_CS, newcs));
	cpu->next_ip = newip;
	cpu->ip = newip;
	cpu->flags &= ~(TF | RF | NT);
	if (gt == 0xe)
		cpu->flags &= ~IF;
	return true;
}

static bool __pmiret_check_cs_same(CPUAMD64 *cpu, int sel)
{
	sel = sel & 0xffff;
	if ((sel & ~0x3) == 0) {
		dolog("__pmiret_check_cs_same: sel %04x\n", sel);
		THROW(EX_GP, sel & ~0x3);
	}
	uword w2;
	TRY(read_desc(cpu, sel, NULL, &w2));

	int s = (w2 >> 12) & 1;
	bool code = (w2 >> 8) & 0x8;
	bool conforming = (w2 >> 8) & 0x4;
	int dpl = (w2 >> 13) & 0x3;
	int p = (w2 >> 15) & 1;

	if (!s || !code) THROW(EX_GP, sel & ~0x3);

	if (!conforming) {
		if (dpl != cpu->cpl) THROW(EX_GP, sel & ~0x3);
	} else {
		if (dpl > cpu->cpl) THROW(EX_GP, sel & ~0x3);
	}

	if (!p) {
//		dolog("__pmiret_check_cs_same: seg not present %04x\n", sel);
		THROW(EX_NP, sel & ~0x3);
	}
	return true;
}

static bool __pmiret_check_cs_outer(CPUAMD64 *cpu, int sel)
{
	sel = sel & 0xffff;
	if ((sel & ~0x3) == 0) {
		dolog("__pmiret_check_cs_outer: sel %04x\n", sel);
		THROW(EX_GP, sel & ~0x3);
	}
	uword w2;
	TRY(read_desc(cpu, sel, NULL, &w2));

	int s = (w2 >> 12) & 1;
	bool code = (w2 >> 8) & 0x8;
	bool conforming = (w2 >> 8) & 0x4;
	int dpl = (w2 >> 13) & 0x3;
	int p = (w2 >> 15) & 1;
	int rpl = sel & 3;

	if (!s || !code) THROW(EX_GP, sel & ~0x3);

	if (!conforming) {
		if (dpl != rpl) THROW(EX_GP, sel & ~0x3);
	} else {
		if (dpl <= cpu->cpl) THROW(EX_GP, sel & ~0x3);
	}

	if (!p) {
//		dolog("__pmiret_check_cs_outer: seg not present %04x\n", sel);
		THROW(EX_NP, sel & ~0x3);
	}
	return true;
}

static bool pmret(CPUAMD64 *cpu, bool opsz16, int rex, int off, bool isiret)
{
	if (isiret) {
		off += 8;
	}

	OptAddr meml1, meml2, meml3, meml4, meml5;
	uword sp = lreg64(4);
	uword oldflags = cpu->flags;
	uword newip;
	int newcs;
	uword newflags = 0; // make the compiler happy
	if ((rex & REX_W) || !isiret) {
		/* ip */ TRY(translate(cpu, &meml1, 1, -1, sp, 8, 0));
		/* cs */ TRY(translate(cpu, &meml2, 1, -1, (sp + 8), 2, 0));
		if (isiret) {
			/* flags */ TRY(translate(cpu, &meml3, 1, -1, (sp + 16), 8, 0));
			newflags = laddr64(&meml3);
		}
		newip = laddr64(&meml1);
		newcs = laddr16(&meml2);

		if (isiret) {
			uword mask = 0;
			if (cpu->cpl > 0) mask |= IOPL;
			if (get_IOPL(cpu) < cpu->cpl) mask |= IF;
			newflags = (oldflags & mask) | (newflags & ~mask);
			newflags &= EFLAGS_MASK;
			newflags |= 0x2;

			int rpl = newcs & 3;
			if (rpl < cpu->cpl) THROW(EX_GP, newcs & ~0x3);
			if (rpl == cpu->cpl) {
				TRY(__pmiret_check_cs_same(cpu, newcs));
			} else {
				TRY(__pmiret_check_cs_outer(cpu, newcs));
			}
			uword newsp;
			uword newss;
			/* sp */ TRY(translate(cpu, &meml4, 1, -1, (sp + 16 + off), 8, 0));
			/* ss */ TRY(translate(cpu, &meml5, 1, -1, (sp + 24 + off), 8, 0));
			newsp = laddr64(&meml4);
			newss = laddr64(&meml5);
			cpu->flags = newflags;
			if (!set_seg(cpu, SEG_CS, newcs) ||
			    !set_seg(cpu, SEG_SS, newss)) {
				cpu->flags = oldflags;
				return false;
			}
			set_sp(newsp);
			cpu->next_ip = newip;
			cpu->cc.mask = 0;
		} else {
			// We don't support 32bit compat mode and
			// legacy mode for now. But linux kernel < 6.6
			// jumps to a 32bit trampoline in early
			// booting process, for changing 4/5-level
			// paging mode, even if it doesn't have to.
			// The workaround is to ignore the far jump.
			if (!cpu->cr3_valid) {
				uword w1, w2;
				TRY(read_desc(cpu, newcs, &w1, &w2));
				if (!(w2 & (1 << 21))) {
					dolog("workaround for 32bit trampoline\n");
					cpu_debug(cpu);
					set_sp(sp + 16 + off);
					return true;
				}
			}

			// out of spec
			if (cpu->cpl != (newcs & 3))
				THROW(EX_GP, 0);
			TRY(set_seg(cpu, SEG_CS, newcs));
			set_sp(sp + 16 + off);
			cpu->next_ip = newip;
		}
	} else {
		// out of spec
		THROW(EX_GP, 0);
	}
	return true;
}

void cpuamd64_step(CPUAMD64 *cpu, int stepcount)
{
	if ((cpu->flags & IF) && cpu->intr) {
		cpu->intr = false;
		cpu->halt = false;
		int no = cpu->cb.pic_read_irq(cpu->cb.pic);
		cpu->ip = cpu->next_ip;
		TRY1(call_isr(cpu, no, false, 1));
	}

	if (cpu->halt) {
		usleep(1);
		return;
	}

	int ret = cpu_exec1(cpu, stepcount);
	cpu->ifetch.paddr = 0;
	if (!ret) {
		bool pusherr = false;
		switch (cpu->excno) {
		case EX_DF: case EX_TS: case EX_NP: case EX_SS: case EX_GP:
		case EX_PF:
			pusherr = true;
		}
		cpu->next_ip = cpu->ip;
		TRY1(call_isr(cpu, cpu->excno, pusherr, 1));
	}
}

void cpu_setax(CPUAMD64 *cpu, u16 ax)
{
	sreg16(0, ax);
}

u16 cpu_getax(CPUAMD64 *cpu)
{
	return lreg16(0);
}

void cpu_setexc(CPUAMD64 *cpu, int excno, uword excerr)
{
	cpu->excno = excno;
	cpu->excerr = excerr;
}

void cpu_setflags(CPUAMD64 *cpu, uword set_mask, uword clear_mask)
{
	if (cpu->cc.mask & (set_mask | clear_mask)) {
		refresh_flags(cpu);
		cpu->cc.mask = 0;
	}
	cpu->flags |= set_mask;
	cpu->flags &= ~clear_mask;
	cpu->flags &= EFLAGS_MASK;
}

uword cpu_getflags(CPUAMD64 *cpu)
{
	if (cpu->cc.mask) {
		refresh_flags(cpu);
		cpu->cc.mask = 0;
	}
	return cpu->flags;
}

void cpuamd64_reset(CPUAMD64 *cpu)
{
	for (int i = 0; i < 16; i++) {
		REGi(i) = 0;
	}
	cpu->flags = 0x2;
	cpu->cpl = 0;
	cpu->halt = false;

	for (int i = 0; i < 8; i++) {
		cpu->seg[i].sel = 0;
	}
	cpu->fs_base = 0;
	cpu->gs_base = 0;
	cpu->kernel_gs_base = 0;
	cpu->tr_base = 0;
	cpu->tr_limit = 0;

	cpu->ip = 0xfff0;
	cpu->next_ip = cpu->ip;

	cpu->idt.base = 0;
	cpu->idt.limit = 0x3ff;
	cpu->gdt.base = 0;
	cpu->gdt.limit = 0;

	cpu->cr0 = 0x10;
	cpu->cr2 = 0;
	cpu->cr3 = 0;
	cpu->efer = 0;
	cpu->cr3_valid = false;

	cpu->syscall.star = 0;
	cpu->syscall.lstar = 0;
	cpu->syscall.cstar = 0;
	cpu->syscall.fmask = 0;

	cpu->cc.mask = 0;
	tlb_clear(cpu);
}

void cpuamd64_reset_pm(CPUAMD64 *cpu, uint32_t start_addr)
{
	cpuamd64_reset(cpu);
	cpu->cr0 = 1;
	cpu->seg[SEG_CS].sel = 0x8;
	cpu->next_ip = start_addr;
	cpu->cpl = 0;
	cpu->seg[SEG_SS].sel = 0;
	cpu->seg[SEG_DS].sel = 0;
	cpu->seg[SEG_ES].sel = 0;
}

void IRAM_ATTR cpuamd64_raise_irq(CPUAMD64 *cpu)
{
	cpu->intr = true;
}

void cpuamd64_set_gpr(CPUAMD64 *cpu, int i, u32 val)
{
	sreg32(i, val);
}

long IRAM_ATTR cpuamd64_get_cycle(CPUAMD64 *cpu)
{
	return cpu->cycle;
}

void cpuamd64_set_vendor(CPUAMD64 *cpu, const char *p)
{
	if (strlen(p) != 12)
		return;
	cpu->cpuid.vendor[0] = p[0] | (p[1] << 8) | (p[2] << 16) | (p[3] << 24);
	cpu->cpuid.vendor[1] = p[4] | (p[5] << 8) | (p[6] << 16) | (p[7] << 24);
	cpu->cpuid.vendor[2] = p[8] | (p[9] << 8) | (p[10] << 16) | (p[11] << 24);
}

CPUAMD64 *cpuamd64_new(int _, char *phys_mem, long phys_mem_size, CPU_CB **cb)
{
	CPUAMD64 *cpu = malloc(sizeof(CPUAMD64));
	cpu->flags_mask = EFLAGS_MASK_586;

	cpu->tlb.size = tlb_size;
	cpu->tlb.tab = malloc(sizeof(struct tlb_entry) * tlb_size);

	cpu->phys_mem = (u8 *) phys_mem;
	cpu->phys_mem_size = phys_mem_size;

	cpu->cycle = 0;

	cpu->intr = false;

	cpu->fpu = fpu_new();

	cpu->cpuid.vendor[0] = CPUID_VENDOR0;
	cpu->cpuid.vendor[1] = CPUID_VENDOR1;
	cpu->cpuid.vendor[2] = CPUID_VENDOR2;

	cpuamd64_reset(cpu);

	memset(&(cpu->cb), 0, sizeof(CPU_CB));
	if (cb)
		*cb = &(cpu->cb);

	return cpu;
}

void cpuamd64_delete(CPUAMD64 *cpu)
{
	fpu_delete(cpu->fpu);
	free(cpu);
}

#if !defined(_WIN32) && !defined(__wasm__)
void cpuamd64_set_verbose() // for debugging
{
	verbose = true;
	freopen("/tmp/xlog", "w", stderr);
	setlinebuf(stderr);
}
#endif

static void cpu_debug(CPUAMD64 *cpu)
{
	static int nest;
	if (nest >= 1)
		return;
	nest++;

	dolog("IP %016" PRIx64 "|"
	      "AX %016" PRIx64 "|CX %016" PRIx64 "|DX %016" PRIx64 "|BX %016" PRIx64 "|SP %016" PRIx64 "|BP %016" PRIx64 "|SI %016" PRIx64 "|DI %016" PRIx64 "|"
	      "R8 %016" PRIx64 "|R9 %016" PRIx64 "|10 %016" PRIx64 "|11 %016" PRIx64 "|12 %016" PRIx64 "|13 %016" PRIx64 "|14 %016" PRIx64 "|15 %016" PRIx64 "|"
	      "FL %016" PRIx64 "|CR0 %016" PRIx64 "|CR2 %016" PRIx64 "|CR3 %016" PRIx64 "|CPL %d|IOPL %d\n",
		cpu->ip, REGi(0), REGi(1), REGi(2), REGi(3),
		REGi(4), REGi(5), REGi(6), REGi(7),
		REGi(8), REGi(9), REGi(10), REGi(11),
		REGi(12), REGi(13), REGi(14), REGi(15),
		cpu->flags, cpu->cr0, cpu->cr2, cpu->cr3, cpu->cpl, get_IOPL(cpu));
	uword cr2, excno, excerr;
	cr2 = cpu->cr2;
	excno = cpu->excno;
	excerr = cpu->excerr;
	dolog("code: ");
	for (int i = 0; i < 32; i++) {
		OptAddr res;
		if(translate8(cpu, &res, 1, SEG_CS, cpu->ip + i))
			dolog(" %02x", load8(cpu, &res));
		else
			dolog(" ??");
	}
	dolog("\n");
	dolog("stack: ");
	for (int i = 0; i < 32; i++) {
		OptAddr res;
		if(translate8(cpu, &res, 1, -1, (REGi(4) + i)))
			dolog(" %02x", load8(cpu, &res));
		else
			dolog(" ??");
	}
	dolog("\n");
	dolog("stkf : ");
	for (int i = 0; i < 32; i++) {
		OptAddr res;
		if(translate8(cpu, &res, 1, -1, (REGi(5) + i)))
			dolog(" %02x", load8(cpu, &res));
		else
			dolog(" ??");
	}
	dolog("\n");

	cpu->cr2 = cr2;
	cpu->excno = excno;
	cpu->excerr = excerr;
	nest--;
}
#endif
