
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f64  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080040f8  080040f8  000140f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004130  08004130  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004130  08004130  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004130  08004130  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004130  08004130  00014130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004134  08004134  00014134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004138  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000188  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000194  20000194  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000f671  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002056  00000000  00000000  0002f6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d10  00000000  00000000  00031748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a43  00000000  00000000  00032458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020a5e  00000000  00000000  00032e9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00010f66  00000000  00000000  000538f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c9cac  00000000  00000000  0006485f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000036a8  00000000  00000000  0012e50c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  00131bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080040e0 	.word	0x080040e0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080040e0 	.word	0x080040e0

080001d4 <sendData>:
uint32_t currentMillis = 0;
int flag = 0;
GPIO_PinState state;

void sendData (volatile uint8_t *data)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)data, 1, 1000);
 80001dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001e0:	2201      	movs	r2, #1
 80001e2:	6879      	ldr	r1, [r7, #4]
 80001e4:	4803      	ldr	r0, [pc, #12]	; (80001f4 <sendData+0x20>)
 80001e6:	f002 ff8b 	bl	8003100 <HAL_UART_Transmit>
}
 80001ea:	bf00      	nop
 80001ec:	3708      	adds	r7, #8
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bd80      	pop	{r7, pc}
 80001f2:	bf00      	nop
 80001f4:	20000074 	.word	0x20000074

080001f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001fc:	f000 fbc4 	bl	8000988 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000200:	f000 f854 	bl	80002ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000204:	f000 f930 	bl	8000468 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000208:	f000 f8fe 	bl	8000408 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800020c:	f000 f8cc 	bl	80003a8 <MX_USART1_UART_Init>
  MX_TIM16_Init();
 8000210:	f000 f8a4 	bl	800035c <MX_TIM16_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  sendData(TxData);
 8000214:	4823      	ldr	r0, [pc, #140]	; (80002a4 <main+0xac>)
 8000216:	f7ff ffdd 	bl	80001d4 <sendData>
		  HAL_Delay(10);
 800021a:	200a      	movs	r0, #10
 800021c:	f000 fc1a 	bl	8000a54 <HAL_Delay>
		  if (flag == 1)
 8000220:	4b21      	ldr	r3, [pc, #132]	; (80002a8 <main+0xb0>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	2b01      	cmp	r3, #1
 8000226:	d10b      	bne.n	8000240 <main+0x48>
		  {
		    TxData[0] = 1;
 8000228:	4b1e      	ldr	r3, [pc, #120]	; (80002a4 <main+0xac>)
 800022a:	2201      	movs	r2, #1
 800022c:	701a      	strb	r2, [r3, #0]
		    sendData(TxData);
 800022e:	481d      	ldr	r0, [pc, #116]	; (80002a4 <main+0xac>)
 8000230:	f7ff ffd0 	bl	80001d4 <sendData>
		    TxData[0] = 0;
 8000234:	4b1b      	ldr	r3, [pc, #108]	; (80002a4 <main+0xac>)
 8000236:	2200      	movs	r2, #0
 8000238:	701a      	strb	r2, [r3, #0]
		    flag = 0;
 800023a:	4b1b      	ldr	r3, [pc, #108]	; (80002a8 <main+0xb0>)
 800023c:	2200      	movs	r2, #0
 800023e:	601a      	str	r2, [r3, #0]
		  }
		  if (flag == 2)
 8000240:	4b19      	ldr	r3, [pc, #100]	; (80002a8 <main+0xb0>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	2b02      	cmp	r3, #2
 8000246:	d10b      	bne.n	8000260 <main+0x68>
		  {
		    TxData[0] = 2;
 8000248:	4b16      	ldr	r3, [pc, #88]	; (80002a4 <main+0xac>)
 800024a:	2202      	movs	r2, #2
 800024c:	701a      	strb	r2, [r3, #0]
		    sendData(TxData);
 800024e:	4815      	ldr	r0, [pc, #84]	; (80002a4 <main+0xac>)
 8000250:	f7ff ffc0 	bl	80001d4 <sendData>
		    TxData[0] = 0;
 8000254:	4b13      	ldr	r3, [pc, #76]	; (80002a4 <main+0xac>)
 8000256:	2200      	movs	r2, #0
 8000258:	701a      	strb	r2, [r3, #0]
		    flag = 0;
 800025a:	4b13      	ldr	r3, [pc, #76]	; (80002a8 <main+0xb0>)
 800025c:	2200      	movs	r2, #0
 800025e:	601a      	str	r2, [r3, #0]
		  }
		 if (flag == 3)
 8000260:	4b11      	ldr	r3, [pc, #68]	; (80002a8 <main+0xb0>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	2b03      	cmp	r3, #3
 8000266:	d10b      	bne.n	8000280 <main+0x88>
		 {
		    TxData[0] = 3;
 8000268:	4b0e      	ldr	r3, [pc, #56]	; (80002a4 <main+0xac>)
 800026a:	2203      	movs	r2, #3
 800026c:	701a      	strb	r2, [r3, #0]
		    sendData(TxData);
 800026e:	480d      	ldr	r0, [pc, #52]	; (80002a4 <main+0xac>)
 8000270:	f7ff ffb0 	bl	80001d4 <sendData>
		    TxData[0] = 0;
 8000274:	4b0b      	ldr	r3, [pc, #44]	; (80002a4 <main+0xac>)
 8000276:	2200      	movs	r2, #0
 8000278:	701a      	strb	r2, [r3, #0]
		    flag = 0;
 800027a:	4b0b      	ldr	r3, [pc, #44]	; (80002a8 <main+0xb0>)
 800027c:	2200      	movs	r2, #0
 800027e:	601a      	str	r2, [r3, #0]
		  }
		  if (flag == 4)
 8000280:	4b09      	ldr	r3, [pc, #36]	; (80002a8 <main+0xb0>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	2b04      	cmp	r3, #4
 8000286:	d1c5      	bne.n	8000214 <main+0x1c>
		  {
		    TxData[0] = 4;
 8000288:	4b06      	ldr	r3, [pc, #24]	; (80002a4 <main+0xac>)
 800028a:	2204      	movs	r2, #4
 800028c:	701a      	strb	r2, [r3, #0]
		    sendData(TxData);
 800028e:	4805      	ldr	r0, [pc, #20]	; (80002a4 <main+0xac>)
 8000290:	f7ff ffa0 	bl	80001d4 <sendData>
		    TxData[0] = 0;
 8000294:	4b03      	ldr	r3, [pc, #12]	; (80002a4 <main+0xac>)
 8000296:	2200      	movs	r2, #0
 8000298:	701a      	strb	r2, [r3, #0]
		    flag = 0;
 800029a:	4b03      	ldr	r3, [pc, #12]	; (80002a8 <main+0xb0>)
 800029c:	2200      	movs	r2, #0
 800029e:	601a      	str	r2, [r3, #0]
	  sendData(TxData);
 80002a0:	e7b8      	b.n	8000214 <main+0x1c>
 80002a2:	bf00      	nop
 80002a4:	20000184 	.word	0x20000184
 80002a8:	20000188 	.word	0x20000188

080002ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b0a6      	sub	sp, #152	; 0x98
 80002b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002b6:	2228      	movs	r2, #40	; 0x28
 80002b8:	2100      	movs	r1, #0
 80002ba:	4618      	mov	r0, r3
 80002bc:	f003 fee3 	bl	8004086 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002c4:	2200      	movs	r2, #0
 80002c6:	601a      	str	r2, [r3, #0]
 80002c8:	605a      	str	r2, [r3, #4]
 80002ca:	609a      	str	r2, [r3, #8]
 80002cc:	60da      	str	r2, [r3, #12]
 80002ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	2258      	movs	r2, #88	; 0x58
 80002d4:	2100      	movs	r1, #0
 80002d6:	4618      	mov	r0, r3
 80002d8:	f003 fed5 	bl	8004086 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002dc:	2302      	movs	r3, #2
 80002de:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e0:	2301      	movs	r3, #1
 80002e2:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e4:	2310      	movs	r3, #16
 80002e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ea:	2300      	movs	r3, #0
 80002ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002f4:	4618      	mov	r0, r3
 80002f6:	f000 ff13 	bl	8001120 <HAL_RCC_OscConfig>
 80002fa:	4603      	mov	r3, r0
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d001      	beq.n	8000304 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000300:	f000 f9d0 	bl	80006a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000304:	230f      	movs	r3, #15
 8000306:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000308:	2300      	movs	r3, #0
 800030a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030c:	2300      	movs	r3, #0
 800030e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000310:	2300      	movs	r3, #0
 8000312:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000314:	2300      	movs	r3, #0
 8000316:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000318:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800031c:	2100      	movs	r1, #0
 800031e:	4618      	mov	r0, r3
 8000320:	f001 ff52 	bl	80021c8 <HAL_RCC_ClockConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800032a:	f000 f9bb 	bl	80006a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800032e:	4b0a      	ldr	r3, [pc, #40]	; (8000358 <SystemClock_Config+0xac>)
 8000330:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM16;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000332:	2300      	movs	r3, #0
 8000334:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000336:	2300      	movs	r3, #0
 8000338:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 800033a:	2300      	movs	r3, #0
 800033c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800033e:	1d3b      	adds	r3, r7, #4
 8000340:	4618      	mov	r0, r3
 8000342:	f002 f977 	bl	8002634 <HAL_RCCEx_PeriphCLKConfig>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800034c:	f000 f9aa 	bl	80006a4 <Error_Handler>
  }
}
 8000350:	bf00      	nop
 8000352:	3798      	adds	r7, #152	; 0x98
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	00800003 	.word	0x00800003

0800035c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000360:	4b0f      	ldr	r3, [pc, #60]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000362:	4a10      	ldr	r2, [pc, #64]	; (80003a4 <MX_TIM16_Init+0x48>)
 8000364:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 29;
 8000366:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000368:	221d      	movs	r2, #29
 800036a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800036c:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <MX_TIM16_Init+0x44>)
 800036e:	2200      	movs	r2, #0
 8000370:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 41999;
 8000372:	4b0b      	ldr	r3, [pc, #44]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000374:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8000378:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800037a:	4b09      	ldr	r3, [pc, #36]	; (80003a0 <MX_TIM16_Init+0x44>)
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000380:	4b07      	ldr	r3, [pc, #28]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000382:	2200      	movs	r2, #0
 8000384:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000386:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <MX_TIM16_Init+0x44>)
 8000388:	2200      	movs	r2, #0
 800038a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800038c:	4804      	ldr	r0, [pc, #16]	; (80003a0 <MX_TIM16_Init+0x44>)
 800038e:	f002 fb6f 	bl	8002a70 <HAL_TIM_Base_Init>
 8000392:	4603      	mov	r3, r0
 8000394:	2b00      	cmp	r3, #0
 8000396:	d001      	beq.n	800039c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8000398:	f000 f984 	bl	80006a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800039c:	bf00      	nop
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	20000028 	.word	0x20000028
 80003a4:	40014400 	.word	0x40014400

080003a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003ac:	4b14      	ldr	r3, [pc, #80]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003ae:	4a15      	ldr	r2, [pc, #84]	; (8000404 <MX_USART1_UART_Init+0x5c>)
 80003b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003b2:	4b13      	ldr	r3, [pc, #76]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003ba:	4b11      	ldr	r3, [pc, #68]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003bc:	2200      	movs	r2, #0
 80003be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003c0:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003c6:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003cc:	4b0c      	ldr	r3, [pc, #48]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003ce:	220c      	movs	r2, #12
 80003d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003d2:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003d8:	4b09      	ldr	r3, [pc, #36]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003da:	2200      	movs	r2, #0
 80003dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003de:	4b08      	ldr	r3, [pc, #32]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003e4:	4b06      	ldr	r3, [pc, #24]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003ea:	4805      	ldr	r0, [pc, #20]	; (8000400 <MX_USART1_UART_Init+0x58>)
 80003ec:	f002 fe3a 	bl	8003064 <HAL_UART_Init>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d001      	beq.n	80003fa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80003f6:	f000 f955 	bl	80006a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	20000074 	.word	0x20000074
 8000404:	40013800 	.word	0x40013800

08000408 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800040c:	4b14      	ldr	r3, [pc, #80]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800040e:	4a15      	ldr	r2, [pc, #84]	; (8000464 <MX_USART2_UART_Init+0x5c>)
 8000410:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000412:	4b13      	ldr	r3, [pc, #76]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000414:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000418:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800041a:	4b11      	ldr	r3, [pc, #68]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000420:	4b0f      	ldr	r3, [pc, #60]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000422:	2200      	movs	r2, #0
 8000424:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000426:	4b0e      	ldr	r3, [pc, #56]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000428:	2200      	movs	r2, #0
 800042a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800042c:	4b0c      	ldr	r3, [pc, #48]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800042e:	220c      	movs	r2, #12
 8000430:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000432:	4b0b      	ldr	r3, [pc, #44]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000434:	2200      	movs	r2, #0
 8000436:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000438:	4b09      	ldr	r3, [pc, #36]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800043a:	2200      	movs	r2, #0
 800043c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800043e:	4b08      	ldr	r3, [pc, #32]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000440:	2200      	movs	r2, #0
 8000442:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000444:	4b06      	ldr	r3, [pc, #24]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000446:	2200      	movs	r2, #0
 8000448:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800044a:	4805      	ldr	r0, [pc, #20]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800044c:	f002 fe0a 	bl	8003064 <HAL_UART_Init>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d001      	beq.n	800045a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000456:	f000 f925 	bl	80006a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800045a:	bf00      	nop
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	200000fc 	.word	0x200000fc
 8000464:	40004400 	.word	0x40004400

08000468 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b088      	sub	sp, #32
 800046c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800046e:	f107 030c 	add.w	r3, r7, #12
 8000472:	2200      	movs	r2, #0
 8000474:	601a      	str	r2, [r3, #0]
 8000476:	605a      	str	r2, [r3, #4]
 8000478:	609a      	str	r2, [r3, #8]
 800047a:	60da      	str	r2, [r3, #12]
 800047c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800047e:	4b2d      	ldr	r3, [pc, #180]	; (8000534 <MX_GPIO_Init+0xcc>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	4a2c      	ldr	r2, [pc, #176]	; (8000534 <MX_GPIO_Init+0xcc>)
 8000484:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000488:	6153      	str	r3, [r2, #20]
 800048a:	4b2a      	ldr	r3, [pc, #168]	; (8000534 <MX_GPIO_Init+0xcc>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000492:	60bb      	str	r3, [r7, #8]
 8000494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000496:	4b27      	ldr	r3, [pc, #156]	; (8000534 <MX_GPIO_Init+0xcc>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	4a26      	ldr	r2, [pc, #152]	; (8000534 <MX_GPIO_Init+0xcc>)
 800049c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004a0:	6153      	str	r3, [r2, #20]
 80004a2:	4b24      	ldr	r3, [pc, #144]	; (8000534 <MX_GPIO_Init+0xcc>)
 80004a4:	695b      	ldr	r3, [r3, #20]
 80004a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004aa:	607b      	str	r3, [r7, #4]
 80004ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ae:	4b21      	ldr	r3, [pc, #132]	; (8000534 <MX_GPIO_Init+0xcc>)
 80004b0:	695b      	ldr	r3, [r3, #20]
 80004b2:	4a20      	ldr	r2, [pc, #128]	; (8000534 <MX_GPIO_Init+0xcc>)
 80004b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004b8:	6153      	str	r3, [r2, #20]
 80004ba:	4b1e      	ldr	r3, [pc, #120]	; (8000534 <MX_GPIO_Init+0xcc>)
 80004bc:	695b      	ldr	r3, [r3, #20]
 80004be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004c2:	603b      	str	r3, [r7, #0]
 80004c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80004c6:	230c      	movs	r3, #12
 80004c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004ca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80004ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d0:	2300      	movs	r3, #0
 80004d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004d4:	f107 030c 	add.w	r3, r7, #12
 80004d8:	4619      	mov	r1, r3
 80004da:	4817      	ldr	r0, [pc, #92]	; (8000538 <MX_GPIO_Init+0xd0>)
 80004dc:	f000 fc66 	bl	8000dac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80004e0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80004e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004e6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80004ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	2300      	movs	r3, #0
 80004ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f0:	f107 030c 	add.w	r3, r7, #12
 80004f4:	4619      	mov	r1, r3
 80004f6:	4811      	ldr	r0, [pc, #68]	; (800053c <MX_GPIO_Init+0xd4>)
 80004f8:	f000 fc58 	bl	8000dac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 0, 0);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2100      	movs	r1, #0
 8000500:	2008      	movs	r0, #8
 8000502:	f000 fba6 	bl	8000c52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 8000506:	2008      	movs	r0, #8
 8000508:	f000 fbbf 	bl	8000c8a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800050c:	2200      	movs	r2, #0
 800050e:	2100      	movs	r1, #0
 8000510:	2009      	movs	r0, #9
 8000512:	f000 fb9e 	bl	8000c52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000516:	2009      	movs	r0, #9
 8000518:	f000 fbb7 	bl	8000c8a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800051c:	2200      	movs	r2, #0
 800051e:	2100      	movs	r1, #0
 8000520:	2028      	movs	r0, #40	; 0x28
 8000522:	f000 fb96 	bl	8000c52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000526:	2028      	movs	r0, #40	; 0x28
 8000528:	f000 fbaf 	bl	8000c8a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800052c:	bf00      	nop
 800052e:	3720      	adds	r7, #32
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	40021000 	.word	0x40021000
 8000538:	48000800 	.word	0x48000800
 800053c:	48000400 	.word	0x48000400

08000540 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	80fb      	strh	r3, [r7, #6]
	  UNUSED(GPIO_Pin);

 // currentMillis = HAL_GetTick();
  if (GPIO_Pin == GPIO_PIN_2){
 800054a:	88fb      	ldrh	r3, [r7, #6]
 800054c:	2b04      	cmp	r3, #4
 800054e:	d10a      	bne.n	8000566 <HAL_GPIO_EXTI_Callback+0x26>
	  state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 8000550:	2104      	movs	r1, #4
 8000552:	481f      	ldr	r0, [pc, #124]	; (80005d0 <HAL_GPIO_EXTI_Callback+0x90>)
 8000554:	f000 fdb4 	bl	80010c0 <HAL_GPIO_ReadPin>
 8000558:	4603      	mov	r3, r0
 800055a:	461a      	mov	r2, r3
 800055c:	4b1d      	ldr	r3, [pc, #116]	; (80005d4 <HAL_GPIO_EXTI_Callback+0x94>)
 800055e:	701a      	strb	r2, [r3, #0]
	  flag = 5;
 8000560:	4b1d      	ldr	r3, [pc, #116]	; (80005d8 <HAL_GPIO_EXTI_Callback+0x98>)
 8000562:	2205      	movs	r2, #5
 8000564:	601a      	str	r2, [r3, #0]
  }
  if (GPIO_Pin == GPIO_PIN_3){
 8000566:	88fb      	ldrh	r3, [r7, #6]
 8000568:	2b08      	cmp	r3, #8
 800056a:	d10a      	bne.n	8000582 <HAL_GPIO_EXTI_Callback+0x42>
	  state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 800056c:	2108      	movs	r1, #8
 800056e:	4818      	ldr	r0, [pc, #96]	; (80005d0 <HAL_GPIO_EXTI_Callback+0x90>)
 8000570:	f000 fda6 	bl	80010c0 <HAL_GPIO_ReadPin>
 8000574:	4603      	mov	r3, r0
 8000576:	461a      	mov	r2, r3
 8000578:	4b16      	ldr	r3, [pc, #88]	; (80005d4 <HAL_GPIO_EXTI_Callback+0x94>)
 800057a:	701a      	strb	r2, [r3, #0]
	  flag = 6;
 800057c:	4b16      	ldr	r3, [pc, #88]	; (80005d8 <HAL_GPIO_EXTI_Callback+0x98>)
 800057e:	2206      	movs	r2, #6
 8000580:	601a      	str	r2, [r3, #0]
  }
  if (GPIO_Pin == GPIO_PIN_14){
 8000582:	88fb      	ldrh	r3, [r7, #6]
 8000584:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000588:	d10b      	bne.n	80005a2 <HAL_GPIO_EXTI_Callback+0x62>
	  state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 800058a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800058e:	4813      	ldr	r0, [pc, #76]	; (80005dc <HAL_GPIO_EXTI_Callback+0x9c>)
 8000590:	f000 fd96 	bl	80010c0 <HAL_GPIO_ReadPin>
 8000594:	4603      	mov	r3, r0
 8000596:	461a      	mov	r2, r3
 8000598:	4b0e      	ldr	r3, [pc, #56]	; (80005d4 <HAL_GPIO_EXTI_Callback+0x94>)
 800059a:	701a      	strb	r2, [r3, #0]
	  flag = 7;
 800059c:	4b0e      	ldr	r3, [pc, #56]	; (80005d8 <HAL_GPIO_EXTI_Callback+0x98>)
 800059e:	2207      	movs	r2, #7
 80005a0:	601a      	str	r2, [r3, #0]
  }
  if (GPIO_Pin == GPIO_PIN_15){
 80005a2:	88fb      	ldrh	r3, [r7, #6]
 80005a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80005a8:	d10b      	bne.n	80005c2 <HAL_GPIO_EXTI_Callback+0x82>
	  state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 80005aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005ae:	480b      	ldr	r0, [pc, #44]	; (80005dc <HAL_GPIO_EXTI_Callback+0x9c>)
 80005b0:	f000 fd86 	bl	80010c0 <HAL_GPIO_ReadPin>
 80005b4:	4603      	mov	r3, r0
 80005b6:	461a      	mov	r2, r3
 80005b8:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <HAL_GPIO_EXTI_Callback+0x94>)
 80005ba:	701a      	strb	r2, [r3, #0]
	  flag = 8;
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <HAL_GPIO_EXTI_Callback+0x98>)
 80005be:	2208      	movs	r2, #8
 80005c0:	601a      	str	r2, [r3, #0]
  }
  HAL_TIM_Base_Start_IT(&htim16);
 80005c2:	4807      	ldr	r0, [pc, #28]	; (80005e0 <HAL_GPIO_EXTI_Callback+0xa0>)
 80005c4:	f002 faac 	bl	8002b20 <HAL_TIM_Base_Start_IT>

}
 80005c8:	bf00      	nop
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	48000800 	.word	0x48000800
 80005d4:	2000018c 	.word	0x2000018c
 80005d8:	20000188 	.word	0x20000188
 80005dc:	48000400 	.word	0x48000400
 80005e0:	20000028 	.word	0x20000028

080005e4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	 UNUSED(htim);

	if(htim == &htim16){
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a28      	ldr	r2, [pc, #160]	; (8000690 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d145      	bne.n	8000680 <HAL_TIM_PeriodElapsedCallback+0x9c>
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == state && flag == 5){
 80005f4:	2104      	movs	r1, #4
 80005f6:	4827      	ldr	r0, [pc, #156]	; (8000694 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80005f8:	f000 fd62 	bl	80010c0 <HAL_GPIO_ReadPin>
 80005fc:	4603      	mov	r3, r0
 80005fe:	461a      	mov	r2, r3
 8000600:	4b25      	ldr	r3, [pc, #148]	; (8000698 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	429a      	cmp	r2, r3
 8000606:	d106      	bne.n	8000616 <HAL_TIM_PeriodElapsedCallback+0x32>
 8000608:	4b24      	ldr	r3, [pc, #144]	; (800069c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2b05      	cmp	r3, #5
 800060e:	d102      	bne.n	8000616 <HAL_TIM_PeriodElapsedCallback+0x32>
			flag = 1;
 8000610:	4b22      	ldr	r3, [pc, #136]	; (800069c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000612:	2201      	movs	r2, #1
 8000614:	601a      	str	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3) == state && flag == 6){
 8000616:	2108      	movs	r1, #8
 8000618:	481e      	ldr	r0, [pc, #120]	; (8000694 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800061a:	f000 fd51 	bl	80010c0 <HAL_GPIO_ReadPin>
 800061e:	4603      	mov	r3, r0
 8000620:	461a      	mov	r2, r3
 8000622:	4b1d      	ldr	r3, [pc, #116]	; (8000698 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	429a      	cmp	r2, r3
 8000628:	d106      	bne.n	8000638 <HAL_TIM_PeriodElapsedCallback+0x54>
 800062a:	4b1c      	ldr	r3, [pc, #112]	; (800069c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	2b06      	cmp	r3, #6
 8000630:	d102      	bne.n	8000638 <HAL_TIM_PeriodElapsedCallback+0x54>
			flag = 2;
 8000632:	4b1a      	ldr	r3, [pc, #104]	; (800069c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000634:	2202      	movs	r2, #2
 8000636:	601a      	str	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == state && flag == 7){
 8000638:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800063c:	4818      	ldr	r0, [pc, #96]	; (80006a0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800063e:	f000 fd3f 	bl	80010c0 <HAL_GPIO_ReadPin>
 8000642:	4603      	mov	r3, r0
 8000644:	461a      	mov	r2, r3
 8000646:	4b14      	ldr	r3, [pc, #80]	; (8000698 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	429a      	cmp	r2, r3
 800064c:	d106      	bne.n	800065c <HAL_TIM_PeriodElapsedCallback+0x78>
 800064e:	4b13      	ldr	r3, [pc, #76]	; (800069c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2b07      	cmp	r3, #7
 8000654:	d102      	bne.n	800065c <HAL_TIM_PeriodElapsedCallback+0x78>
			flag = 3;
 8000656:	4b11      	ldr	r3, [pc, #68]	; (800069c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000658:	2203      	movs	r2, #3
 800065a:	601a      	str	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == state && flag ==8){
 800065c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000660:	480f      	ldr	r0, [pc, #60]	; (80006a0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000662:	f000 fd2d 	bl	80010c0 <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
 8000668:	461a      	mov	r2, r3
 800066a:	4b0b      	ldr	r3, [pc, #44]	; (8000698 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	429a      	cmp	r2, r3
 8000670:	d106      	bne.n	8000680 <HAL_TIM_PeriodElapsedCallback+0x9c>
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	2b08      	cmp	r3, #8
 8000678:	d102      	bne.n	8000680 <HAL_TIM_PeriodElapsedCallback+0x9c>
			flag = 4;
 800067a:	4b08      	ldr	r3, [pc, #32]	; (800069c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800067c:	2204      	movs	r2, #4
 800067e:	601a      	str	r2, [r3, #0]
		}
	}
	HAL_TIM_Base_Stop_IT(&htim16);
 8000680:	4803      	ldr	r0, [pc, #12]	; (8000690 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000682:	f002 fabd 	bl	8002c00 <HAL_TIM_Base_Stop_IT>
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000028 	.word	0x20000028
 8000694:	48000800 	.word	0x48000800
 8000698:	2000018c 	.word	0x2000018c
 800069c:	20000188 	.word	0x20000188
 80006a0:	48000400 	.word	0x48000400

080006a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a8:	b672      	cpsid	i
}
 80006aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ac:	e7fe      	b.n	80006ac <Error_Handler+0x8>
	...

080006b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006b6:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <HAL_MspInit+0x44>)
 80006b8:	699b      	ldr	r3, [r3, #24]
 80006ba:	4a0e      	ldr	r2, [pc, #56]	; (80006f4 <HAL_MspInit+0x44>)
 80006bc:	f043 0301 	orr.w	r3, r3, #1
 80006c0:	6193      	str	r3, [r2, #24]
 80006c2:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <HAL_MspInit+0x44>)
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	f003 0301 	and.w	r3, r3, #1
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <HAL_MspInit+0x44>)
 80006d0:	69db      	ldr	r3, [r3, #28]
 80006d2:	4a08      	ldr	r2, [pc, #32]	; (80006f4 <HAL_MspInit+0x44>)
 80006d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006d8:	61d3      	str	r3, [r2, #28]
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <HAL_MspInit+0x44>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e2:	603b      	str	r3, [r7, #0]
 80006e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40021000 	.word	0x40021000

080006f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a0d      	ldr	r2, [pc, #52]	; (800073c <HAL_TIM_Base_MspInit+0x44>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d113      	bne.n	8000732 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800070a:	4b0d      	ldr	r3, [pc, #52]	; (8000740 <HAL_TIM_Base_MspInit+0x48>)
 800070c:	699b      	ldr	r3, [r3, #24]
 800070e:	4a0c      	ldr	r2, [pc, #48]	; (8000740 <HAL_TIM_Base_MspInit+0x48>)
 8000710:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000714:	6193      	str	r3, [r2, #24]
 8000716:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <HAL_TIM_Base_MspInit+0x48>)
 8000718:	699b      	ldr	r3, [r3, #24]
 800071a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000722:	2200      	movs	r2, #0
 8000724:	2100      	movs	r1, #0
 8000726:	2019      	movs	r0, #25
 8000728:	f000 fa93 	bl	8000c52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800072c:	2019      	movs	r0, #25
 800072e:	f000 faac 	bl	8000c8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000732:	bf00      	nop
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40014400 	.word	0x40014400
 8000740:	40021000 	.word	0x40021000

08000744 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b08c      	sub	sp, #48	; 0x30
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074c:	f107 031c 	add.w	r3, r7, #28
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a36      	ldr	r2, [pc, #216]	; (800083c <HAL_UART_MspInit+0xf8>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d130      	bne.n	80007c8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000766:	4b36      	ldr	r3, [pc, #216]	; (8000840 <HAL_UART_MspInit+0xfc>)
 8000768:	699b      	ldr	r3, [r3, #24]
 800076a:	4a35      	ldr	r2, [pc, #212]	; (8000840 <HAL_UART_MspInit+0xfc>)
 800076c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000770:	6193      	str	r3, [r2, #24]
 8000772:	4b33      	ldr	r3, [pc, #204]	; (8000840 <HAL_UART_MspInit+0xfc>)
 8000774:	699b      	ldr	r3, [r3, #24]
 8000776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800077a:	61bb      	str	r3, [r7, #24]
 800077c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800077e:	4b30      	ldr	r3, [pc, #192]	; (8000840 <HAL_UART_MspInit+0xfc>)
 8000780:	695b      	ldr	r3, [r3, #20]
 8000782:	4a2f      	ldr	r2, [pc, #188]	; (8000840 <HAL_UART_MspInit+0xfc>)
 8000784:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000788:	6153      	str	r3, [r2, #20]
 800078a:	4b2d      	ldr	r3, [pc, #180]	; (8000840 <HAL_UART_MspInit+0xfc>)
 800078c:	695b      	ldr	r3, [r3, #20]
 800078e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000792:	617b      	str	r3, [r7, #20]
 8000794:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000796:	2330      	movs	r3, #48	; 0x30
 8000798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800079a:	2302      	movs	r3, #2
 800079c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079e:	2300      	movs	r3, #0
 80007a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007a2:	2303      	movs	r3, #3
 80007a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80007a6:	2307      	movs	r3, #7
 80007a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007aa:	f107 031c 	add.w	r3, r7, #28
 80007ae:	4619      	mov	r1, r3
 80007b0:	4824      	ldr	r0, [pc, #144]	; (8000844 <HAL_UART_MspInit+0x100>)
 80007b2:	f000 fafb 	bl	8000dac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2100      	movs	r1, #0
 80007ba:	2025      	movs	r0, #37	; 0x25
 80007bc:	f000 fa49 	bl	8000c52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007c0:	2025      	movs	r0, #37	; 0x25
 80007c2:	f000 fa62 	bl	8000c8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007c6:	e035      	b.n	8000834 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a1e      	ldr	r2, [pc, #120]	; (8000848 <HAL_UART_MspInit+0x104>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d130      	bne.n	8000834 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80007d2:	4b1b      	ldr	r3, [pc, #108]	; (8000840 <HAL_UART_MspInit+0xfc>)
 80007d4:	69db      	ldr	r3, [r3, #28]
 80007d6:	4a1a      	ldr	r2, [pc, #104]	; (8000840 <HAL_UART_MspInit+0xfc>)
 80007d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007dc:	61d3      	str	r3, [r2, #28]
 80007de:	4b18      	ldr	r3, [pc, #96]	; (8000840 <HAL_UART_MspInit+0xfc>)
 80007e0:	69db      	ldr	r3, [r3, #28]
 80007e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007e6:	613b      	str	r3, [r7, #16]
 80007e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ea:	4b15      	ldr	r3, [pc, #84]	; (8000840 <HAL_UART_MspInit+0xfc>)
 80007ec:	695b      	ldr	r3, [r3, #20]
 80007ee:	4a14      	ldr	r2, [pc, #80]	; (8000840 <HAL_UART_MspInit+0xfc>)
 80007f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007f4:	6153      	str	r3, [r2, #20]
 80007f6:	4b12      	ldr	r3, [pc, #72]	; (8000840 <HAL_UART_MspInit+0xfc>)
 80007f8:	695b      	ldr	r3, [r3, #20]
 80007fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000802:	230c      	movs	r3, #12
 8000804:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000806:	2302      	movs	r3, #2
 8000808:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800080e:	2303      	movs	r3, #3
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000812:	2307      	movs	r3, #7
 8000814:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	4619      	mov	r1, r3
 800081c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000820:	f000 fac4 	bl	8000dac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000824:	2200      	movs	r2, #0
 8000826:	2100      	movs	r1, #0
 8000828:	2026      	movs	r0, #38	; 0x26
 800082a:	f000 fa12 	bl	8000c52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800082e:	2026      	movs	r0, #38	; 0x26
 8000830:	f000 fa2b 	bl	8000c8a <HAL_NVIC_EnableIRQ>
}
 8000834:	bf00      	nop
 8000836:	3730      	adds	r7, #48	; 0x30
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	40013800 	.word	0x40013800
 8000840:	40021000 	.word	0x40021000
 8000844:	48000800 	.word	0x48000800
 8000848:	40004400 	.word	0x40004400

0800084c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000850:	e7fe      	b.n	8000850 <NMI_Handler+0x4>

08000852 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000856:	e7fe      	b.n	8000856 <HardFault_Handler+0x4>

08000858 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800085c:	e7fe      	b.n	800085c <MemManage_Handler+0x4>

0800085e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000862:	e7fe      	b.n	8000862 <BusFault_Handler+0x4>

08000864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000868:	e7fe      	b.n	8000868 <UsageFault_Handler+0x4>

0800086a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr

08000886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000898:	f000 f8bc 	bl	8000a14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}

080008a0 <EXTI2_TSC_IRQHandler>:

/**
  * @brief This function handles EXTI line2 and Touch Sense controller interrupts.
  */
void EXTI2_TSC_IRQHandler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_TSC_IRQn 0 */

  /* USER CODE END EXTI2_TSC_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80008a4:	2004      	movs	r0, #4
 80008a6:	f000 fc23 	bl	80010f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_TSC_IRQn 1 */

  /* USER CODE END EXTI2_TSC_IRQn 1 */
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}

080008ae <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80008b2:	2008      	movs	r0, #8
 80008b4:	f000 fc1c 	bl	80010f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}

080008bc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80008c0:	4802      	ldr	r0, [pc, #8]	; (80008cc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80008c2:	f002 f9cc 	bl	8002c5e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	20000028 	.word	0x20000028

080008d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008d4:	4802      	ldr	r0, [pc, #8]	; (80008e0 <USART1_IRQHandler+0x10>)
 80008d6:	f002 fc9d 	bl	8003214 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20000074 	.word	0x20000074

080008e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80008e8:	4802      	ldr	r0, [pc, #8]	; (80008f4 <USART2_IRQHandler+0x10>)
 80008ea:	f002 fc93 	bl	8003214 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	200000fc 	.word	0x200000fc

080008f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80008fc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000900:	f000 fbf6 	bl	80010f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8000904:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000908:	f000 fbf2 	bl	80010f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800090c:	bf00      	nop
 800090e:	bd80      	pop	{r7, pc}

08000910 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <SystemInit+0x20>)
 8000916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800091a:	4a05      	ldr	r2, [pc, #20]	; (8000930 <SystemInit+0x20>)
 800091c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000920:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000934:	f8df d034 	ldr.w	sp, [pc, #52]	; 800096c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000938:	f7ff ffea 	bl	8000910 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800093c:	480c      	ldr	r0, [pc, #48]	; (8000970 <LoopForever+0x6>)
  ldr r1, =_edata
 800093e:	490d      	ldr	r1, [pc, #52]	; (8000974 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000940:	4a0d      	ldr	r2, [pc, #52]	; (8000978 <LoopForever+0xe>)
  movs r3, #0
 8000942:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000944:	e002      	b.n	800094c <LoopCopyDataInit>

08000946 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000946:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000948:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800094a:	3304      	adds	r3, #4

0800094c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800094c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800094e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000950:	d3f9      	bcc.n	8000946 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000952:	4a0a      	ldr	r2, [pc, #40]	; (800097c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000954:	4c0a      	ldr	r4, [pc, #40]	; (8000980 <LoopForever+0x16>)
  movs r3, #0
 8000956:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000958:	e001      	b.n	800095e <LoopFillZerobss>

0800095a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800095a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800095c:	3204      	adds	r2, #4

0800095e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800095e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000960:	d3fb      	bcc.n	800095a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000962:	f003 fb99 	bl	8004098 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000966:	f7ff fc47 	bl	80001f8 <main>

0800096a <LoopForever>:

LoopForever:
    b LoopForever
 800096a:	e7fe      	b.n	800096a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800096c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000970:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000974:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000978:	08004138 	.word	0x08004138
  ldr r2, =_sbss
 800097c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000980:	20000194 	.word	0x20000194

08000984 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000984:	e7fe      	b.n	8000984 <ADC1_2_IRQHandler>
	...

08000988 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800098c:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <HAL_Init+0x28>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a07      	ldr	r2, [pc, #28]	; (80009b0 <HAL_Init+0x28>)
 8000992:	f043 0310 	orr.w	r3, r3, #16
 8000996:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000998:	2003      	movs	r0, #3
 800099a:	f000 f94f 	bl	8000c3c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800099e:	200f      	movs	r0, #15
 80009a0:	f000 f808 	bl	80009b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009a4:	f7ff fe84 	bl	80006b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009a8:	2300      	movs	r3, #0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40022000 	.word	0x40022000

080009b4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009bc:	4b12      	ldr	r3, [pc, #72]	; (8000a08 <HAL_InitTick+0x54>)
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <HAL_InitTick+0x58>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	4619      	mov	r1, r3
 80009c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 f967 	bl	8000ca6 <HAL_SYSTICK_Config>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
 80009e0:	e00e      	b.n	8000a00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2b0f      	cmp	r3, #15
 80009e6:	d80a      	bhi.n	80009fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009e8:	2200      	movs	r2, #0
 80009ea:	6879      	ldr	r1, [r7, #4]
 80009ec:	f04f 30ff 	mov.w	r0, #4294967295
 80009f0:	f000 f92f 	bl	8000c52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009f4:	4a06      	ldr	r2, [pc, #24]	; (8000a10 <HAL_InitTick+0x5c>)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80009fa:	2300      	movs	r3, #0
 80009fc:	e000      	b.n	8000a00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009fe:	2301      	movs	r3, #1
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000000 	.word	0x20000000
 8000a0c:	20000008 	.word	0x20000008
 8000a10:	20000004 	.word	0x20000004

08000a14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a18:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <HAL_IncTick+0x20>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b06      	ldr	r3, [pc, #24]	; (8000a38 <HAL_IncTick+0x24>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4413      	add	r3, r2
 8000a24:	4a04      	ldr	r2, [pc, #16]	; (8000a38 <HAL_IncTick+0x24>)
 8000a26:	6013      	str	r3, [r2, #0]
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	20000008 	.word	0x20000008
 8000a38:	20000190 	.word	0x20000190

08000a3c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a40:	4b03      	ldr	r3, [pc, #12]	; (8000a50 <HAL_GetTick+0x14>)
 8000a42:	681b      	ldr	r3, [r3, #0]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	20000190 	.word	0x20000190

08000a54 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a5c:	f7ff ffee 	bl	8000a3c <HAL_GetTick>
 8000a60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a6c:	d005      	beq.n	8000a7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a6e:	4b0a      	ldr	r3, [pc, #40]	; (8000a98 <HAL_Delay+0x44>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	461a      	mov	r2, r3
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	4413      	add	r3, r2
 8000a78:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a7a:	bf00      	nop
 8000a7c:	f7ff ffde 	bl	8000a3c <HAL_GetTick>
 8000a80:	4602      	mov	r2, r0
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	68fa      	ldr	r2, [r7, #12]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d8f7      	bhi.n	8000a7c <HAL_Delay+0x28>
  {
  }
}
 8000a8c:	bf00      	nop
 8000a8e:	bf00      	nop
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	20000008 	.word	0x20000008

08000a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b085      	sub	sp, #20
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	f003 0307 	and.w	r3, r3, #7
 8000aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aac:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ab8:	4013      	ands	r3, r2
 8000aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ac4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ac8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ace:	4a04      	ldr	r2, [pc, #16]	; (8000ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	60d3      	str	r3, [r2, #12]
}
 8000ad4:	bf00      	nop
 8000ad6:	3714      	adds	r7, #20
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae8:	4b04      	ldr	r3, [pc, #16]	; (8000afc <__NVIC_GetPriorityGrouping+0x18>)
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	0a1b      	lsrs	r3, r3, #8
 8000aee:	f003 0307 	and.w	r3, r3, #7
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr
 8000afc:	e000ed00 	.word	0xe000ed00

08000b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	db0b      	blt.n	8000b2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	f003 021f 	and.w	r2, r3, #31
 8000b18:	4907      	ldr	r1, [pc, #28]	; (8000b38 <__NVIC_EnableIRQ+0x38>)
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	095b      	lsrs	r3, r3, #5
 8000b20:	2001      	movs	r0, #1
 8000b22:	fa00 f202 	lsl.w	r2, r0, r2
 8000b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b2a:	bf00      	nop
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000e100 	.word	0xe000e100

08000b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	6039      	str	r1, [r7, #0]
 8000b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	db0a      	blt.n	8000b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	b2da      	uxtb	r2, r3
 8000b54:	490c      	ldr	r1, [pc, #48]	; (8000b88 <__NVIC_SetPriority+0x4c>)
 8000b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5a:	0112      	lsls	r2, r2, #4
 8000b5c:	b2d2      	uxtb	r2, r2
 8000b5e:	440b      	add	r3, r1
 8000b60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b64:	e00a      	b.n	8000b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	b2da      	uxtb	r2, r3
 8000b6a:	4908      	ldr	r1, [pc, #32]	; (8000b8c <__NVIC_SetPriority+0x50>)
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	f003 030f 	and.w	r3, r3, #15
 8000b72:	3b04      	subs	r3, #4
 8000b74:	0112      	lsls	r2, r2, #4
 8000b76:	b2d2      	uxtb	r2, r2
 8000b78:	440b      	add	r3, r1
 8000b7a:	761a      	strb	r2, [r3, #24]
}
 8000b7c:	bf00      	nop
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	e000e100 	.word	0xe000e100
 8000b8c:	e000ed00 	.word	0xe000ed00

08000b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b089      	sub	sp, #36	; 0x24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	f003 0307 	and.w	r3, r3, #7
 8000ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba4:	69fb      	ldr	r3, [r7, #28]
 8000ba6:	f1c3 0307 	rsb	r3, r3, #7
 8000baa:	2b04      	cmp	r3, #4
 8000bac:	bf28      	it	cs
 8000bae:	2304      	movcs	r3, #4
 8000bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	3304      	adds	r3, #4
 8000bb6:	2b06      	cmp	r3, #6
 8000bb8:	d902      	bls.n	8000bc0 <NVIC_EncodePriority+0x30>
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	3b03      	subs	r3, #3
 8000bbe:	e000      	b.n	8000bc2 <NVIC_EncodePriority+0x32>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000bc8:	69bb      	ldr	r3, [r7, #24]
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	43da      	mvns	r2, r3
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	401a      	ands	r2, r3
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	fa01 f303 	lsl.w	r3, r1, r3
 8000be2:	43d9      	mvns	r1, r3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be8:	4313      	orrs	r3, r2
         );
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3724      	adds	r7, #36	; 0x24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
	...

08000bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c08:	d301      	bcc.n	8000c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00f      	b.n	8000c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <SysTick_Config+0x40>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c16:	210f      	movs	r1, #15
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1c:	f7ff ff8e 	bl	8000b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <SysTick_Config+0x40>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c26:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <SysTick_Config+0x40>)
 8000c28:	2207      	movs	r2, #7
 8000c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	e000e010 	.word	0xe000e010

08000c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f7ff ff29 	bl	8000a9c <__NVIC_SetPriorityGrouping>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b086      	sub	sp, #24
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	4603      	mov	r3, r0
 8000c5a:	60b9      	str	r1, [r7, #8]
 8000c5c:	607a      	str	r2, [r7, #4]
 8000c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c64:	f7ff ff3e 	bl	8000ae4 <__NVIC_GetPriorityGrouping>
 8000c68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	68b9      	ldr	r1, [r7, #8]
 8000c6e:	6978      	ldr	r0, [r7, #20]
 8000c70:	f7ff ff8e 	bl	8000b90 <NVIC_EncodePriority>
 8000c74:	4602      	mov	r2, r0
 8000c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c7a:	4611      	mov	r1, r2
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff5d 	bl	8000b3c <__NVIC_SetPriority>
}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	4603      	mov	r3, r0
 8000c92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff ff31 	bl	8000b00 <__NVIC_EnableIRQ>
}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b082      	sub	sp, #8
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cae:	6878      	ldr	r0, [r7, #4]
 8000cb0:	f7ff ffa2 	bl	8000bf8 <SysTick_Config>
 8000cb4:	4603      	mov	r3, r0
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ccc:	2b02      	cmp	r3, #2
 8000cce:	d008      	beq.n	8000ce2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2204      	movs	r2, #4
 8000cd4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e020      	b.n	8000d24 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f022 020e 	bic.w	r2, r2, #14
 8000cf0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f022 0201 	bic.w	r2, r2, #1
 8000d00:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d10:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2201      	movs	r2, #1
 8000d16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000d22:	2300      	movs	r3, #0
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d005      	beq.n	8000d52 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2204      	movs	r2, #4
 8000d4a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	73fb      	strb	r3, [r7, #15]
 8000d50:	e027      	b.n	8000da2 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f022 020e 	bic.w	r2, r2, #14
 8000d60:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f022 0201 	bic.w	r2, r2, #1
 8000d70:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d80:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2201      	movs	r2, #1
 8000d86:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d003      	beq.n	8000da2 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	4798      	blx	r3
    } 
  }
  return status;
 8000da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b087      	sub	sp, #28
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dba:	e160      	b.n	800107e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc8:	4013      	ands	r3, r2
 8000dca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f000 8152 	beq.w	8001078 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f003 0303 	and.w	r3, r3, #3
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d005      	beq.n	8000dec <HAL_GPIO_Init+0x40>
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f003 0303 	and.w	r3, r3, #3
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d130      	bne.n	8000e4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	2203      	movs	r2, #3
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	4013      	ands	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	68da      	ldr	r2, [r3, #12]
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	693a      	ldr	r2, [r7, #16]
 8000e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e22:	2201      	movs	r2, #1
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	693a      	ldr	r2, [r7, #16]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	091b      	lsrs	r3, r3, #4
 8000e38:	f003 0201 	and.w	r2, r3, #1
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f003 0303 	and.w	r3, r3, #3
 8000e56:	2b03      	cmp	r3, #3
 8000e58:	d017      	beq.n	8000e8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	2203      	movs	r2, #3
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43db      	mvns	r3, r3
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	689a      	ldr	r2, [r3, #8]
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f003 0303 	and.w	r3, r3, #3
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d123      	bne.n	8000ede <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	08da      	lsrs	r2, r3, #3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	3208      	adds	r2, #8
 8000e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	220f      	movs	r2, #15
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	691a      	ldr	r2, [r3, #16]
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	f003 0307 	and.w	r3, r3, #7
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	08da      	lsrs	r2, r3, #3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	3208      	adds	r2, #8
 8000ed8:	6939      	ldr	r1, [r7, #16]
 8000eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	2203      	movs	r2, #3
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f003 0203 	and.w	r2, r3, #3
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	f000 80ac 	beq.w	8001078 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f20:	4b5e      	ldr	r3, [pc, #376]	; (800109c <HAL_GPIO_Init+0x2f0>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	4a5d      	ldr	r2, [pc, #372]	; (800109c <HAL_GPIO_Init+0x2f0>)
 8000f26:	f043 0301 	orr.w	r3, r3, #1
 8000f2a:	6193      	str	r3, [r2, #24]
 8000f2c:	4b5b      	ldr	r3, [pc, #364]	; (800109c <HAL_GPIO_Init+0x2f0>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	f003 0301 	and.w	r3, r3, #1
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f38:	4a59      	ldr	r2, [pc, #356]	; (80010a0 <HAL_GPIO_Init+0x2f4>)
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	089b      	lsrs	r3, r3, #2
 8000f3e:	3302      	adds	r3, #2
 8000f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	f003 0303 	and.w	r3, r3, #3
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	220f      	movs	r2, #15
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f62:	d025      	beq.n	8000fb0 <HAL_GPIO_Init+0x204>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4a4f      	ldr	r2, [pc, #316]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d01f      	beq.n	8000fac <HAL_GPIO_Init+0x200>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	4a4e      	ldr	r2, [pc, #312]	; (80010a8 <HAL_GPIO_Init+0x2fc>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d019      	beq.n	8000fa8 <HAL_GPIO_Init+0x1fc>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a4d      	ldr	r2, [pc, #308]	; (80010ac <HAL_GPIO_Init+0x300>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d013      	beq.n	8000fa4 <HAL_GPIO_Init+0x1f8>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a4c      	ldr	r2, [pc, #304]	; (80010b0 <HAL_GPIO_Init+0x304>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d00d      	beq.n	8000fa0 <HAL_GPIO_Init+0x1f4>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4a4b      	ldr	r2, [pc, #300]	; (80010b4 <HAL_GPIO_Init+0x308>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d007      	beq.n	8000f9c <HAL_GPIO_Init+0x1f0>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4a4a      	ldr	r2, [pc, #296]	; (80010b8 <HAL_GPIO_Init+0x30c>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d101      	bne.n	8000f98 <HAL_GPIO_Init+0x1ec>
 8000f94:	2306      	movs	r3, #6
 8000f96:	e00c      	b.n	8000fb2 <HAL_GPIO_Init+0x206>
 8000f98:	2307      	movs	r3, #7
 8000f9a:	e00a      	b.n	8000fb2 <HAL_GPIO_Init+0x206>
 8000f9c:	2305      	movs	r3, #5
 8000f9e:	e008      	b.n	8000fb2 <HAL_GPIO_Init+0x206>
 8000fa0:	2304      	movs	r3, #4
 8000fa2:	e006      	b.n	8000fb2 <HAL_GPIO_Init+0x206>
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e004      	b.n	8000fb2 <HAL_GPIO_Init+0x206>
 8000fa8:	2302      	movs	r3, #2
 8000faa:	e002      	b.n	8000fb2 <HAL_GPIO_Init+0x206>
 8000fac:	2301      	movs	r3, #1
 8000fae:	e000      	b.n	8000fb2 <HAL_GPIO_Init+0x206>
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	697a      	ldr	r2, [r7, #20]
 8000fb4:	f002 0203 	and.w	r2, r2, #3
 8000fb8:	0092      	lsls	r2, r2, #2
 8000fba:	4093      	lsls	r3, r2
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fc2:	4937      	ldr	r1, [pc, #220]	; (80010a0 <HAL_GPIO_Init+0x2f4>)
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	089b      	lsrs	r3, r3, #2
 8000fc8:	3302      	adds	r3, #2
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fd0:	4b3a      	ldr	r3, [pc, #232]	; (80010bc <HAL_GPIO_Init+0x310>)
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d003      	beq.n	8000ff4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ff4:	4a31      	ldr	r2, [pc, #196]	; (80010bc <HAL_GPIO_Init+0x310>)
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ffa:	4b30      	ldr	r3, [pc, #192]	; (80010bc <HAL_GPIO_Init+0x310>)
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	43db      	mvns	r3, r3
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	4013      	ands	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001012:	2b00      	cmp	r3, #0
 8001014:	d003      	beq.n	800101e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	4313      	orrs	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800101e:	4a27      	ldr	r2, [pc, #156]	; (80010bc <HAL_GPIO_Init+0x310>)
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001024:	4b25      	ldr	r3, [pc, #148]	; (80010bc <HAL_GPIO_Init+0x310>)
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	43db      	mvns	r3, r3
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4013      	ands	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d003      	beq.n	8001048 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4313      	orrs	r3, r2
 8001046:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001048:	4a1c      	ldr	r2, [pc, #112]	; (80010bc <HAL_GPIO_Init+0x310>)
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800104e:	4b1b      	ldr	r3, [pc, #108]	; (80010bc <HAL_GPIO_Init+0x310>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	43db      	mvns	r3, r3
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	4313      	orrs	r3, r2
 8001070:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001072:	4a12      	ldr	r2, [pc, #72]	; (80010bc <HAL_GPIO_Init+0x310>)
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	3301      	adds	r3, #1
 800107c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	fa22 f303 	lsr.w	r3, r2, r3
 8001088:	2b00      	cmp	r3, #0
 800108a:	f47f ae97 	bne.w	8000dbc <HAL_GPIO_Init+0x10>
  }
}
 800108e:	bf00      	nop
 8001090:	bf00      	nop
 8001092:	371c      	adds	r7, #28
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	40021000 	.word	0x40021000
 80010a0:	40010000 	.word	0x40010000
 80010a4:	48000400 	.word	0x48000400
 80010a8:	48000800 	.word	0x48000800
 80010ac:	48000c00 	.word	0x48000c00
 80010b0:	48001000 	.word	0x48001000
 80010b4:	48001400 	.word	0x48001400
 80010b8:	48001800 	.word	0x48001800
 80010bc:	40010400 	.word	0x40010400

080010c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	460b      	mov	r3, r1
 80010ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	691a      	ldr	r2, [r3, #16]
 80010d0:	887b      	ldrh	r3, [r7, #2]
 80010d2:	4013      	ands	r3, r2
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d002      	beq.n	80010de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80010d8:	2301      	movs	r3, #1
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e001      	b.n	80010e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010de:	2300      	movs	r3, #0
 80010e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3714      	adds	r7, #20
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80010fc:	695a      	ldr	r2, [r3, #20]
 80010fe:	88fb      	ldrh	r3, [r7, #6]
 8001100:	4013      	ands	r3, r2
 8001102:	2b00      	cmp	r3, #0
 8001104:	d006      	beq.n	8001114 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001106:	4a05      	ldr	r2, [pc, #20]	; (800111c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001108:	88fb      	ldrh	r3, [r7, #6]
 800110a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800110c:	88fb      	ldrh	r3, [r7, #6]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fa16 	bl	8000540 <HAL_GPIO_EXTI_Callback>
  }
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40010400 	.word	0x40010400

08001120 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001126:	af00      	add	r7, sp, #0
 8001128:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800112c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001130:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001132:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001136:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d102      	bne.n	8001146 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001140:	2301      	movs	r3, #1
 8001142:	f001 b83a 	b.w	80021ba <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001146:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800114a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	2b00      	cmp	r3, #0
 8001158:	f000 816f 	beq.w	800143a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800115c:	4bb5      	ldr	r3, [pc, #724]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f003 030c 	and.w	r3, r3, #12
 8001164:	2b04      	cmp	r3, #4
 8001166:	d00c      	beq.n	8001182 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001168:	4bb2      	ldr	r3, [pc, #712]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f003 030c 	and.w	r3, r3, #12
 8001170:	2b08      	cmp	r3, #8
 8001172:	d15c      	bne.n	800122e <HAL_RCC_OscConfig+0x10e>
 8001174:	4baf      	ldr	r3, [pc, #700]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800117c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001180:	d155      	bne.n	800122e <HAL_RCC_OscConfig+0x10e>
 8001182:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001186:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800118e:	fa93 f3a3 	rbit	r3, r3
 8001192:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001196:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800119a:	fab3 f383 	clz	r3, r3
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	095b      	lsrs	r3, r3, #5
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d102      	bne.n	80011b4 <HAL_RCC_OscConfig+0x94>
 80011ae:	4ba1      	ldr	r3, [pc, #644]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	e015      	b.n	80011e0 <HAL_RCC_OscConfig+0xc0>
 80011b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011b8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011bc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80011c0:	fa93 f3a3 	rbit	r3, r3
 80011c4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80011c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011cc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80011d0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80011d4:	fa93 f3a3 	rbit	r3, r3
 80011d8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80011dc:	4b95      	ldr	r3, [pc, #596]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 80011de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80011e4:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80011e8:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80011ec:	fa92 f2a2 	rbit	r2, r2
 80011f0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80011f4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80011f8:	fab2 f282 	clz	r2, r2
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	f042 0220 	orr.w	r2, r2, #32
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	f002 021f 	and.w	r2, r2, #31
 8001208:	2101      	movs	r1, #1
 800120a:	fa01 f202 	lsl.w	r2, r1, r2
 800120e:	4013      	ands	r3, r2
 8001210:	2b00      	cmp	r3, #0
 8001212:	f000 8111 	beq.w	8001438 <HAL_RCC_OscConfig+0x318>
 8001216:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800121a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	f040 8108 	bne.w	8001438 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	f000 bfc6 	b.w	80021ba <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800122e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001232:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800123e:	d106      	bne.n	800124e <HAL_RCC_OscConfig+0x12e>
 8001240:	4b7c      	ldr	r3, [pc, #496]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a7b      	ldr	r2, [pc, #492]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 8001246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800124a:	6013      	str	r3, [r2, #0]
 800124c:	e036      	b.n	80012bc <HAL_RCC_OscConfig+0x19c>
 800124e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001252:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d10c      	bne.n	8001278 <HAL_RCC_OscConfig+0x158>
 800125e:	4b75      	ldr	r3, [pc, #468]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a74      	ldr	r2, [pc, #464]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 8001264:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	4b72      	ldr	r3, [pc, #456]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a71      	ldr	r2, [pc, #452]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 8001270:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001274:	6013      	str	r3, [r2, #0]
 8001276:	e021      	b.n	80012bc <HAL_RCC_OscConfig+0x19c>
 8001278:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800127c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001288:	d10c      	bne.n	80012a4 <HAL_RCC_OscConfig+0x184>
 800128a:	4b6a      	ldr	r3, [pc, #424]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a69      	ldr	r2, [pc, #420]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 8001290:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001294:	6013      	str	r3, [r2, #0]
 8001296:	4b67      	ldr	r3, [pc, #412]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a66      	ldr	r2, [pc, #408]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 800129c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012a0:	6013      	str	r3, [r2, #0]
 80012a2:	e00b      	b.n	80012bc <HAL_RCC_OscConfig+0x19c>
 80012a4:	4b63      	ldr	r3, [pc, #396]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a62      	ldr	r2, [pc, #392]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 80012aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	4b60      	ldr	r3, [pc, #384]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a5f      	ldr	r2, [pc, #380]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 80012b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ba:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80012c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d059      	beq.n	8001380 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012cc:	f7ff fbb6 	bl	8000a3c <HAL_GetTick>
 80012d0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012d4:	e00a      	b.n	80012ec <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012d6:	f7ff fbb1 	bl	8000a3c <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b64      	cmp	r3, #100	; 0x64
 80012e4:	d902      	bls.n	80012ec <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	f000 bf67 	b.w	80021ba <HAL_RCC_OscConfig+0x109a>
 80012ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012f0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80012f8:	fa93 f3a3 	rbit	r3, r3
 80012fc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001300:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001304:	fab3 f383 	clz	r3, r3
 8001308:	b2db      	uxtb	r3, r3
 800130a:	095b      	lsrs	r3, r3, #5
 800130c:	b2db      	uxtb	r3, r3
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2b01      	cmp	r3, #1
 8001316:	d102      	bne.n	800131e <HAL_RCC_OscConfig+0x1fe>
 8001318:	4b46      	ldr	r3, [pc, #280]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	e015      	b.n	800134a <HAL_RCC_OscConfig+0x22a>
 800131e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001322:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001326:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800132a:	fa93 f3a3 	rbit	r3, r3
 800132e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001332:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001336:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800133a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800133e:	fa93 f3a3 	rbit	r3, r3
 8001342:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001346:	4b3b      	ldr	r3, [pc, #236]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 8001348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800134e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001352:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001356:	fa92 f2a2 	rbit	r2, r2
 800135a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800135e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001362:	fab2 f282 	clz	r2, r2
 8001366:	b2d2      	uxtb	r2, r2
 8001368:	f042 0220 	orr.w	r2, r2, #32
 800136c:	b2d2      	uxtb	r2, r2
 800136e:	f002 021f 	and.w	r2, r2, #31
 8001372:	2101      	movs	r1, #1
 8001374:	fa01 f202 	lsl.w	r2, r1, r2
 8001378:	4013      	ands	r3, r2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0ab      	beq.n	80012d6 <HAL_RCC_OscConfig+0x1b6>
 800137e:	e05c      	b.n	800143a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fb5c 	bl	8000a3c <HAL_GetTick>
 8001384:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001388:	e00a      	b.n	80013a0 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800138a:	f7ff fb57 	bl	8000a3c <HAL_GetTick>
 800138e:	4602      	mov	r2, r0
 8001390:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b64      	cmp	r3, #100	; 0x64
 8001398:	d902      	bls.n	80013a0 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	f000 bf0d 	b.w	80021ba <HAL_RCC_OscConfig+0x109a>
 80013a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013a4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80013ac:	fa93 f3a3 	rbit	r3, r3
 80013b0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80013b4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013b8:	fab3 f383 	clz	r3, r3
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	095b      	lsrs	r3, r3, #5
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d102      	bne.n	80013d2 <HAL_RCC_OscConfig+0x2b2>
 80013cc:	4b19      	ldr	r3, [pc, #100]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	e015      	b.n	80013fe <HAL_RCC_OscConfig+0x2de>
 80013d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013d6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013da:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80013de:	fa93 f3a3 	rbit	r3, r3
 80013e2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80013e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013ea:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80013ee:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80013f2:	fa93 f3a3 	rbit	r3, r3
 80013f6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80013fa:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <HAL_RCC_OscConfig+0x314>)
 80013fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001402:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001406:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800140a:	fa92 f2a2 	rbit	r2, r2
 800140e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001412:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001416:	fab2 f282 	clz	r2, r2
 800141a:	b2d2      	uxtb	r2, r2
 800141c:	f042 0220 	orr.w	r2, r2, #32
 8001420:	b2d2      	uxtb	r2, r2
 8001422:	f002 021f 	and.w	r2, r2, #31
 8001426:	2101      	movs	r1, #1
 8001428:	fa01 f202 	lsl.w	r2, r1, r2
 800142c:	4013      	ands	r3, r2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1ab      	bne.n	800138a <HAL_RCC_OscConfig+0x26a>
 8001432:	e002      	b.n	800143a <HAL_RCC_OscConfig+0x31a>
 8001434:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001438:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800143a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800143e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	f000 817f 	beq.w	800174e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001450:	4ba7      	ldr	r3, [pc, #668]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f003 030c 	and.w	r3, r3, #12
 8001458:	2b00      	cmp	r3, #0
 800145a:	d00c      	beq.n	8001476 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800145c:	4ba4      	ldr	r3, [pc, #656]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f003 030c 	and.w	r3, r3, #12
 8001464:	2b08      	cmp	r3, #8
 8001466:	d173      	bne.n	8001550 <HAL_RCC_OscConfig+0x430>
 8001468:	4ba1      	ldr	r3, [pc, #644]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001470:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001474:	d16c      	bne.n	8001550 <HAL_RCC_OscConfig+0x430>
 8001476:	2302      	movs	r3, #2
 8001478:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001480:	fa93 f3a3 	rbit	r3, r3
 8001484:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001488:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800148c:	fab3 f383 	clz	r3, r3
 8001490:	b2db      	uxtb	r3, r3
 8001492:	095b      	lsrs	r3, r3, #5
 8001494:	b2db      	uxtb	r3, r3
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2b01      	cmp	r3, #1
 800149e:	d102      	bne.n	80014a6 <HAL_RCC_OscConfig+0x386>
 80014a0:	4b93      	ldr	r3, [pc, #588]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	e013      	b.n	80014ce <HAL_RCC_OscConfig+0x3ae>
 80014a6:	2302      	movs	r3, #2
 80014a8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ac:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80014b0:	fa93 f3a3 	rbit	r3, r3
 80014b4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80014b8:	2302      	movs	r3, #2
 80014ba:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80014be:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80014c2:	fa93 f3a3 	rbit	r3, r3
 80014c6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80014ca:	4b89      	ldr	r3, [pc, #548]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 80014cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ce:	2202      	movs	r2, #2
 80014d0:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80014d4:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80014d8:	fa92 f2a2 	rbit	r2, r2
 80014dc:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80014e0:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80014e4:	fab2 f282 	clz	r2, r2
 80014e8:	b2d2      	uxtb	r2, r2
 80014ea:	f042 0220 	orr.w	r2, r2, #32
 80014ee:	b2d2      	uxtb	r2, r2
 80014f0:	f002 021f 	and.w	r2, r2, #31
 80014f4:	2101      	movs	r1, #1
 80014f6:	fa01 f202 	lsl.w	r2, r1, r2
 80014fa:	4013      	ands	r3, r2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d00a      	beq.n	8001516 <HAL_RCC_OscConfig+0x3f6>
 8001500:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001504:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d002      	beq.n	8001516 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	f000 be52 	b.w	80021ba <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001516:	4b76      	ldr	r3, [pc, #472]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800151e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001522:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	21f8      	movs	r1, #248	; 0xf8
 800152c:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001530:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001534:	fa91 f1a1 	rbit	r1, r1
 8001538:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800153c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001540:	fab1 f181 	clz	r1, r1
 8001544:	b2c9      	uxtb	r1, r1
 8001546:	408b      	lsls	r3, r1
 8001548:	4969      	ldr	r1, [pc, #420]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 800154a:	4313      	orrs	r3, r2
 800154c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800154e:	e0fe      	b.n	800174e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001550:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001554:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	2b00      	cmp	r3, #0
 800155e:	f000 8088 	beq.w	8001672 <HAL_RCC_OscConfig+0x552>
 8001562:	2301      	movs	r3, #1
 8001564:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001568:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800156c:	fa93 f3a3 	rbit	r3, r3
 8001570:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001574:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001578:	fab3 f383 	clz	r3, r3
 800157c:	b2db      	uxtb	r3, r3
 800157e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001582:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	461a      	mov	r2, r3
 800158a:	2301      	movs	r3, #1
 800158c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158e:	f7ff fa55 	bl	8000a3c <HAL_GetTick>
 8001592:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001596:	e00a      	b.n	80015ae <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001598:	f7ff fa50 	bl	8000a3c <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d902      	bls.n	80015ae <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	f000 be06 	b.w	80021ba <HAL_RCC_OscConfig+0x109a>
 80015ae:	2302      	movs	r3, #2
 80015b0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80015b8:	fa93 f3a3 	rbit	r3, r3
 80015bc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80015c0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c4:	fab3 f383 	clz	r3, r3
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	095b      	lsrs	r3, r3, #5
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d102      	bne.n	80015de <HAL_RCC_OscConfig+0x4be>
 80015d8:	4b45      	ldr	r3, [pc, #276]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	e013      	b.n	8001606 <HAL_RCC_OscConfig+0x4e6>
 80015de:	2302      	movs	r3, #2
 80015e0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80015e8:	fa93 f3a3 	rbit	r3, r3
 80015ec:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80015f0:	2302      	movs	r3, #2
 80015f2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80015f6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80015fa:	fa93 f3a3 	rbit	r3, r3
 80015fe:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001602:	4b3b      	ldr	r3, [pc, #236]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 8001604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001606:	2202      	movs	r2, #2
 8001608:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800160c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001610:	fa92 f2a2 	rbit	r2, r2
 8001614:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001618:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800161c:	fab2 f282 	clz	r2, r2
 8001620:	b2d2      	uxtb	r2, r2
 8001622:	f042 0220 	orr.w	r2, r2, #32
 8001626:	b2d2      	uxtb	r2, r2
 8001628:	f002 021f 	and.w	r2, r2, #31
 800162c:	2101      	movs	r1, #1
 800162e:	fa01 f202 	lsl.w	r2, r1, r2
 8001632:	4013      	ands	r3, r2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0af      	beq.n	8001598 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001638:	4b2d      	ldr	r3, [pc, #180]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001640:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001644:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	691b      	ldr	r3, [r3, #16]
 800164c:	21f8      	movs	r1, #248	; 0xf8
 800164e:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001652:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001656:	fa91 f1a1 	rbit	r1, r1
 800165a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 800165e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001662:	fab1 f181 	clz	r1, r1
 8001666:	b2c9      	uxtb	r1, r1
 8001668:	408b      	lsls	r3, r1
 800166a:	4921      	ldr	r1, [pc, #132]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 800166c:	4313      	orrs	r3, r2
 800166e:	600b      	str	r3, [r1, #0]
 8001670:	e06d      	b.n	800174e <HAL_RCC_OscConfig+0x62e>
 8001672:	2301      	movs	r3, #1
 8001674:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001678:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800167c:	fa93 f3a3 	rbit	r3, r3
 8001680:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001684:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001688:	fab3 f383 	clz	r3, r3
 800168c:	b2db      	uxtb	r3, r3
 800168e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001692:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	461a      	mov	r2, r3
 800169a:	2300      	movs	r3, #0
 800169c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169e:	f7ff f9cd 	bl	8000a3c <HAL_GetTick>
 80016a2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016a6:	e00a      	b.n	80016be <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016a8:	f7ff f9c8 	bl	8000a3c <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d902      	bls.n	80016be <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80016b8:	2303      	movs	r3, #3
 80016ba:	f000 bd7e 	b.w	80021ba <HAL_RCC_OscConfig+0x109a>
 80016be:	2302      	movs	r3, #2
 80016c0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80016c8:	fa93 f3a3 	rbit	r3, r3
 80016cc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80016d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016d4:	fab3 f383 	clz	r3, r3
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	f043 0301 	orr.w	r3, r3, #1
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d105      	bne.n	80016f4 <HAL_RCC_OscConfig+0x5d4>
 80016e8:	4b01      	ldr	r3, [pc, #4]	; (80016f0 <HAL_RCC_OscConfig+0x5d0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	e016      	b.n	800171c <HAL_RCC_OscConfig+0x5fc>
 80016ee:	bf00      	nop
 80016f0:	40021000 	.word	0x40021000
 80016f4:	2302      	movs	r3, #2
 80016f6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80016fe:	fa93 f3a3 	rbit	r3, r3
 8001702:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001706:	2302      	movs	r3, #2
 8001708:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800170c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001710:	fa93 f3a3 	rbit	r3, r3
 8001714:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001718:	4bbf      	ldr	r3, [pc, #764]	; (8001a18 <HAL_RCC_OscConfig+0x8f8>)
 800171a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171c:	2202      	movs	r2, #2
 800171e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001722:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001726:	fa92 f2a2 	rbit	r2, r2
 800172a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800172e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001732:	fab2 f282 	clz	r2, r2
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	f042 0220 	orr.w	r2, r2, #32
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	f002 021f 	and.w	r2, r2, #31
 8001742:	2101      	movs	r1, #1
 8001744:	fa01 f202 	lsl.w	r2, r1, r2
 8001748:	4013      	ands	r3, r2
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1ac      	bne.n	80016a8 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800174e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001752:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0308 	and.w	r3, r3, #8
 800175e:	2b00      	cmp	r3, #0
 8001760:	f000 8113 	beq.w	800198a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001764:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001768:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	695b      	ldr	r3, [r3, #20]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d07c      	beq.n	800186e <HAL_RCC_OscConfig+0x74e>
 8001774:	2301      	movs	r3, #1
 8001776:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800177e:	fa93 f3a3 	rbit	r3, r3
 8001782:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001786:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800178a:	fab3 f383 	clz	r3, r3
 800178e:	b2db      	uxtb	r3, r3
 8001790:	461a      	mov	r2, r3
 8001792:	4ba2      	ldr	r3, [pc, #648]	; (8001a1c <HAL_RCC_OscConfig+0x8fc>)
 8001794:	4413      	add	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	461a      	mov	r2, r3
 800179a:	2301      	movs	r3, #1
 800179c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800179e:	f7ff f94d 	bl	8000a3c <HAL_GetTick>
 80017a2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017a6:	e00a      	b.n	80017be <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017a8:	f7ff f948 	bl	8000a3c <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d902      	bls.n	80017be <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	f000 bcfe 	b.w	80021ba <HAL_RCC_OscConfig+0x109a>
 80017be:	2302      	movs	r3, #2
 80017c0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80017c8:	fa93 f2a3 	rbit	r2, r3
 80017cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017d0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80017de:	2202      	movs	r2, #2
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017e6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	fa93 f2a3 	rbit	r2, r3
 80017f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017fe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001802:	2202      	movs	r2, #2
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800180a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	fa93 f2a3 	rbit	r2, r3
 8001814:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001818:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800181c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800181e:	4b7e      	ldr	r3, [pc, #504]	; (8001a18 <HAL_RCC_OscConfig+0x8f8>)
 8001820:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001822:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001826:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800182a:	2102      	movs	r1, #2
 800182c:	6019      	str	r1, [r3, #0]
 800182e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001832:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	fa93 f1a3 	rbit	r1, r3
 800183c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001840:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001844:	6019      	str	r1, [r3, #0]
  return result;
 8001846:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800184a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	fab3 f383 	clz	r3, r3
 8001854:	b2db      	uxtb	r3, r3
 8001856:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800185a:	b2db      	uxtb	r3, r3
 800185c:	f003 031f 	and.w	r3, r3, #31
 8001860:	2101      	movs	r1, #1
 8001862:	fa01 f303 	lsl.w	r3, r1, r3
 8001866:	4013      	ands	r3, r2
 8001868:	2b00      	cmp	r3, #0
 800186a:	d09d      	beq.n	80017a8 <HAL_RCC_OscConfig+0x688>
 800186c:	e08d      	b.n	800198a <HAL_RCC_OscConfig+0x86a>
 800186e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001872:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001876:	2201      	movs	r2, #1
 8001878:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800187a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800187e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	fa93 f2a3 	rbit	r2, r3
 8001888:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800188c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001890:	601a      	str	r2, [r3, #0]
  return result;
 8001892:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001896:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800189a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800189c:	fab3 f383 	clz	r3, r3
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	461a      	mov	r2, r3
 80018a4:	4b5d      	ldr	r3, [pc, #372]	; (8001a1c <HAL_RCC_OscConfig+0x8fc>)
 80018a6:	4413      	add	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	461a      	mov	r2, r3
 80018ac:	2300      	movs	r3, #0
 80018ae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b0:	f7ff f8c4 	bl	8000a3c <HAL_GetTick>
 80018b4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018b8:	e00a      	b.n	80018d0 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018ba:	f7ff f8bf 	bl	8000a3c <HAL_GetTick>
 80018be:	4602      	mov	r2, r0
 80018c0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d902      	bls.n	80018d0 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	f000 bc75 	b.w	80021ba <HAL_RCC_OscConfig+0x109a>
 80018d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018d4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80018d8:	2202      	movs	r2, #2
 80018da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018e0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	fa93 f2a3 	rbit	r2, r3
 80018ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018ee:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80018fc:	2202      	movs	r2, #2
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001904:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	fa93 f2a3 	rbit	r2, r3
 800190e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001912:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800191c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001920:	2202      	movs	r2, #2
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001928:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	fa93 f2a3 	rbit	r2, r3
 8001932:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001936:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800193a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800193c:	4b36      	ldr	r3, [pc, #216]	; (8001a18 <HAL_RCC_OscConfig+0x8f8>)
 800193e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001940:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001944:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001948:	2102      	movs	r1, #2
 800194a:	6019      	str	r1, [r3, #0]
 800194c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001950:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	fa93 f1a3 	rbit	r1, r3
 800195a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800195e:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001962:	6019      	str	r1, [r3, #0]
  return result;
 8001964:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001968:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	fab3 f383 	clz	r3, r3
 8001972:	b2db      	uxtb	r3, r3
 8001974:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001978:	b2db      	uxtb	r3, r3
 800197a:	f003 031f 	and.w	r3, r3, #31
 800197e:	2101      	movs	r1, #1
 8001980:	fa01 f303 	lsl.w	r3, r1, r3
 8001984:	4013      	ands	r3, r2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d197      	bne.n	80018ba <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800198a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800198e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	2b00      	cmp	r3, #0
 800199c:	f000 81a5 	beq.w	8001cea <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019a0:	2300      	movs	r3, #0
 80019a2:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019a6:	4b1c      	ldr	r3, [pc, #112]	; (8001a18 <HAL_RCC_OscConfig+0x8f8>)
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d116      	bne.n	80019e0 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b2:	4b19      	ldr	r3, [pc, #100]	; (8001a18 <HAL_RCC_OscConfig+0x8f8>)
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	4a18      	ldr	r2, [pc, #96]	; (8001a18 <HAL_RCC_OscConfig+0x8f8>)
 80019b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019bc:	61d3      	str	r3, [r2, #28]
 80019be:	4b16      	ldr	r3, [pc, #88]	; (8001a18 <HAL_RCC_OscConfig+0x8f8>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80019c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019d8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80019da:	2301      	movs	r3, #1
 80019dc:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e0:	4b0f      	ldr	r3, [pc, #60]	; (8001a20 <HAL_RCC_OscConfig+0x900>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d121      	bne.n	8001a30 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019ec:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <HAL_RCC_OscConfig+0x900>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a0b      	ldr	r2, [pc, #44]	; (8001a20 <HAL_RCC_OscConfig+0x900>)
 80019f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019f6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019f8:	f7ff f820 	bl	8000a3c <HAL_GetTick>
 80019fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a00:	e010      	b.n	8001a24 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a02:	f7ff f81b 	bl	8000a3c <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b64      	cmp	r3, #100	; 0x64
 8001a10:	d908      	bls.n	8001a24 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e3d1      	b.n	80021ba <HAL_RCC_OscConfig+0x109a>
 8001a16:	bf00      	nop
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	10908120 	.word	0x10908120
 8001a20:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a24:	4b8d      	ldr	r3, [pc, #564]	; (8001c5c <HAL_RCC_OscConfig+0xb3c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d0e8      	beq.n	8001a02 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a34:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d106      	bne.n	8001a4e <HAL_RCC_OscConfig+0x92e>
 8001a40:	4b87      	ldr	r3, [pc, #540]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a42:	6a1b      	ldr	r3, [r3, #32]
 8001a44:	4a86      	ldr	r2, [pc, #536]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	6213      	str	r3, [r2, #32]
 8001a4c:	e035      	b.n	8001aba <HAL_RCC_OscConfig+0x99a>
 8001a4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a52:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10c      	bne.n	8001a78 <HAL_RCC_OscConfig+0x958>
 8001a5e:	4b80      	ldr	r3, [pc, #512]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	4a7f      	ldr	r2, [pc, #508]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a64:	f023 0301 	bic.w	r3, r3, #1
 8001a68:	6213      	str	r3, [r2, #32]
 8001a6a:	4b7d      	ldr	r3, [pc, #500]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	4a7c      	ldr	r2, [pc, #496]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a70:	f023 0304 	bic.w	r3, r3, #4
 8001a74:	6213      	str	r3, [r2, #32]
 8001a76:	e020      	b.n	8001aba <HAL_RCC_OscConfig+0x99a>
 8001a78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a7c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	2b05      	cmp	r3, #5
 8001a86:	d10c      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x982>
 8001a88:	4b75      	ldr	r3, [pc, #468]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	4a74      	ldr	r2, [pc, #464]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a8e:	f043 0304 	orr.w	r3, r3, #4
 8001a92:	6213      	str	r3, [r2, #32]
 8001a94:	4b72      	ldr	r3, [pc, #456]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	4a71      	ldr	r2, [pc, #452]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	6213      	str	r3, [r2, #32]
 8001aa0:	e00b      	b.n	8001aba <HAL_RCC_OscConfig+0x99a>
 8001aa2:	4b6f      	ldr	r3, [pc, #444]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	4a6e      	ldr	r2, [pc, #440]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001aa8:	f023 0301 	bic.w	r3, r3, #1
 8001aac:	6213      	str	r3, [r2, #32]
 8001aae:	4b6c      	ldr	r3, [pc, #432]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	4a6b      	ldr	r2, [pc, #428]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001ab4:	f023 0304 	bic.w	r3, r3, #4
 8001ab8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001abe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 8081 	beq.w	8001bce <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001acc:	f7fe ffb6 	bl	8000a3c <HAL_GetTick>
 8001ad0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad4:	e00b      	b.n	8001aee <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ad6:	f7fe ffb1 	bl	8000a3c <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e365      	b.n	80021ba <HAL_RCC_OscConfig+0x109a>
 8001aee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001af2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001af6:	2202      	movs	r2, #2
 8001af8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001afe:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	fa93 f2a3 	rbit	r2, r3
 8001b08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b0c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b16:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001b1a:	2202      	movs	r2, #2
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b22:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	fa93 f2a3 	rbit	r2, r3
 8001b2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b30:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001b34:	601a      	str	r2, [r3, #0]
  return result;
 8001b36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b3a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001b3e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b40:	fab3 f383 	clz	r3, r3
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	095b      	lsrs	r3, r3, #5
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	f043 0302 	orr.w	r3, r3, #2
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d102      	bne.n	8001b5a <HAL_RCC_OscConfig+0xa3a>
 8001b54:	4b42      	ldr	r3, [pc, #264]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	e013      	b.n	8001b82 <HAL_RCC_OscConfig+0xa62>
 8001b5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b5e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001b62:	2202      	movs	r2, #2
 8001b64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b66:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b6a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	fa93 f2a3 	rbit	r2, r3
 8001b74:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b78:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	4b38      	ldr	r3, [pc, #224]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b82:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001b86:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001b8a:	2102      	movs	r1, #2
 8001b8c:	6011      	str	r1, [r2, #0]
 8001b8e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001b92:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001b96:	6812      	ldr	r2, [r2, #0]
 8001b98:	fa92 f1a2 	rbit	r1, r2
 8001b9c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001ba0:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8001ba4:	6011      	str	r1, [r2, #0]
  return result;
 8001ba6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001baa:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8001bae:	6812      	ldr	r2, [r2, #0]
 8001bb0:	fab2 f282 	clz	r2, r2
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bba:	b2d2      	uxtb	r2, r2
 8001bbc:	f002 021f 	and.w	r2, r2, #31
 8001bc0:	2101      	movs	r1, #1
 8001bc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d084      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x9b6>
 8001bcc:	e083      	b.n	8001cd6 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bce:	f7fe ff35 	bl	8000a3c <HAL_GetTick>
 8001bd2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd6:	e00b      	b.n	8001bf0 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bd8:	f7fe ff30 	bl	8000a3c <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e2e4      	b.n	80021ba <HAL_RCC_OscConfig+0x109a>
 8001bf0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bf4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001bf8:	2202      	movs	r2, #2
 8001bfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c00:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	fa93 f2a3 	rbit	r2, r3
 8001c0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c0e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c18:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001c1c:	2202      	movs	r2, #2
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c24:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	fa93 f2a3 	rbit	r2, r3
 8001c2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c32:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001c36:	601a      	str	r2, [r3, #0]
  return result;
 8001c38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c3c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001c40:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c42:	fab3 f383 	clz	r3, r3
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	095b      	lsrs	r3, r3, #5
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	f043 0302 	orr.w	r3, r3, #2
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d106      	bne.n	8001c64 <HAL_RCC_OscConfig+0xb44>
 8001c56:	4b02      	ldr	r3, [pc, #8]	; (8001c60 <HAL_RCC_OscConfig+0xb40>)
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	e017      	b.n	8001c8c <HAL_RCC_OscConfig+0xb6c>
 8001c5c:	40007000 	.word	0x40007000
 8001c60:	40021000 	.word	0x40021000
 8001c64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c68:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c74:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	fa93 f2a3 	rbit	r2, r3
 8001c7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c82:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	4bb3      	ldr	r3, [pc, #716]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001c90:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001c94:	2102      	movs	r1, #2
 8001c96:	6011      	str	r1, [r2, #0]
 8001c98:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001c9c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001ca0:	6812      	ldr	r2, [r2, #0]
 8001ca2:	fa92 f1a2 	rbit	r1, r2
 8001ca6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001caa:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8001cae:	6011      	str	r1, [r2, #0]
  return result;
 8001cb0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001cb4:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8001cb8:	6812      	ldr	r2, [r2, #0]
 8001cba:	fab2 f282 	clz	r2, r2
 8001cbe:	b2d2      	uxtb	r2, r2
 8001cc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cc4:	b2d2      	uxtb	r2, r2
 8001cc6:	f002 021f 	and.w	r2, r2, #31
 8001cca:	2101      	movs	r1, #1
 8001ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d180      	bne.n	8001bd8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001cd6:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d105      	bne.n	8001cea <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cde:	4b9e      	ldr	r3, [pc, #632]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	4a9d      	ldr	r2, [pc, #628]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001ce4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ce8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 825e 	beq.w	80021b8 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cfc:	4b96      	ldr	r3, [pc, #600]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f003 030c 	and.w	r3, r3, #12
 8001d04:	2b08      	cmp	r3, #8
 8001d06:	f000 821f 	beq.w	8002148 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d0e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	699b      	ldr	r3, [r3, #24]
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	f040 8170 	bne.w	8001ffc <HAL_RCC_OscConfig+0xedc>
 8001d1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d20:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001d24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d2e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	fa93 f2a3 	rbit	r2, r3
 8001d38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d3c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001d40:	601a      	str	r2, [r3, #0]
  return result;
 8001d42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d46:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001d4a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d4c:	fab3 f383 	clz	r3, r3
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d56:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	2300      	movs	r3, #0
 8001d60:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d62:	f7fe fe6b 	bl	8000a3c <HAL_GetTick>
 8001d66:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d6a:	e009      	b.n	8001d80 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d6c:	f7fe fe66 	bl	8000a3c <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e21c      	b.n	80021ba <HAL_RCC_OscConfig+0x109a>
 8001d80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d84:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001d88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d92:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	fa93 f2a3 	rbit	r2, r3
 8001d9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001da0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001da4:	601a      	str	r2, [r3, #0]
  return result;
 8001da6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001daa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001dae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001db0:	fab3 f383 	clz	r3, r3
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	095b      	lsrs	r3, r3, #5
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	f043 0301 	orr.w	r3, r3, #1
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d102      	bne.n	8001dca <HAL_RCC_OscConfig+0xcaa>
 8001dc4:	4b64      	ldr	r3, [pc, #400]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	e027      	b.n	8001e1a <HAL_RCC_OscConfig+0xcfa>
 8001dca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dce:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001dd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ddc:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	fa93 f2a3 	rbit	r2, r3
 8001de6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dea:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001df4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001df8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e02:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	fa93 f2a3 	rbit	r2, r3
 8001e0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e10:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	4b50      	ldr	r3, [pc, #320]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e1e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001e22:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e26:	6011      	str	r1, [r2, #0]
 8001e28:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e2c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001e30:	6812      	ldr	r2, [r2, #0]
 8001e32:	fa92 f1a2 	rbit	r1, r2
 8001e36:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e3a:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001e3e:	6011      	str	r1, [r2, #0]
  return result;
 8001e40:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e44:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001e48:	6812      	ldr	r2, [r2, #0]
 8001e4a:	fab2 f282 	clz	r2, r2
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	f042 0220 	orr.w	r2, r2, #32
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	f002 021f 	and.w	r2, r2, #31
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e60:	4013      	ands	r3, r2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d182      	bne.n	8001d6c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e66:	4b3c      	ldr	r3, [pc, #240]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6a:	f023 020f 	bic.w	r2, r3, #15
 8001e6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e72:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7a:	4937      	ldr	r1, [pc, #220]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001e80:	4b35      	ldr	r3, [pc, #212]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001e88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e8c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6a19      	ldr	r1, [r3, #32]
 8001e94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e98:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	69db      	ldr	r3, [r3, #28]
 8001ea0:	430b      	orrs	r3, r1
 8001ea2:	492d      	ldr	r1, [pc, #180]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	604b      	str	r3, [r1, #4]
 8001ea8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eac:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001eb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001eb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eba:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	fa93 f2a3 	rbit	r2, r3
 8001ec4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ec8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001ecc:	601a      	str	r2, [r3, #0]
  return result;
 8001ece:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ed2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001ed6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ed8:	fab3 f383 	clz	r3, r3
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ee2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	461a      	mov	r2, r3
 8001eea:	2301      	movs	r3, #1
 8001eec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eee:	f7fe fda5 	bl	8000a3c <HAL_GetTick>
 8001ef2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ef6:	e009      	b.n	8001f0c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ef8:	f7fe fda0 	bl	8000a3c <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e156      	b.n	80021ba <HAL_RCC_OscConfig+0x109a>
 8001f0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f10:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001f14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f1e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	fa93 f2a3 	rbit	r2, r3
 8001f28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f2c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001f30:	601a      	str	r2, [r3, #0]
  return result;
 8001f32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f36:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001f3a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f3c:	fab3 f383 	clz	r3, r3
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	095b      	lsrs	r3, r3, #5
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	f043 0301 	orr.w	r3, r3, #1
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d105      	bne.n	8001f5c <HAL_RCC_OscConfig+0xe3c>
 8001f50:	4b01      	ldr	r3, [pc, #4]	; (8001f58 <HAL_RCC_OscConfig+0xe38>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	e02a      	b.n	8001fac <HAL_RCC_OscConfig+0xe8c>
 8001f56:	bf00      	nop
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f60:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001f64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f6e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	fa93 f2a3 	rbit	r2, r3
 8001f78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f7c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f86:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001f8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f94:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	fa93 f2a3 	rbit	r2, r3
 8001f9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fa2:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	4b86      	ldr	r3, [pc, #536]	; (80021c4 <HAL_RCC_OscConfig+0x10a4>)
 8001faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fac:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001fb0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001fb4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001fb8:	6011      	str	r1, [r2, #0]
 8001fba:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001fbe:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	fa92 f1a2 	rbit	r1, r2
 8001fc8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001fcc:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8001fd0:	6011      	str	r1, [r2, #0]
  return result;
 8001fd2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001fd6:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8001fda:	6812      	ldr	r2, [r2, #0]
 8001fdc:	fab2 f282 	clz	r2, r2
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	f042 0220 	orr.w	r2, r2, #32
 8001fe6:	b2d2      	uxtb	r2, r2
 8001fe8:	f002 021f 	and.w	r2, r2, #31
 8001fec:	2101      	movs	r1, #1
 8001fee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	f43f af7f 	beq.w	8001ef8 <HAL_RCC_OscConfig+0xdd8>
 8001ffa:	e0dd      	b.n	80021b8 <HAL_RCC_OscConfig+0x1098>
 8001ffc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002000:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002004:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002008:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800200e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	fa93 f2a3 	rbit	r2, r3
 8002018:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800201c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002020:	601a      	str	r2, [r3, #0]
  return result;
 8002022:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002026:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800202a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800202c:	fab3 f383 	clz	r3, r3
 8002030:	b2db      	uxtb	r3, r3
 8002032:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002036:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	461a      	mov	r2, r3
 800203e:	2300      	movs	r3, #0
 8002040:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002042:	f7fe fcfb 	bl	8000a3c <HAL_GetTick>
 8002046:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800204a:	e009      	b.n	8002060 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800204c:	f7fe fcf6 	bl	8000a3c <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d901      	bls.n	8002060 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e0ac      	b.n	80021ba <HAL_RCC_OscConfig+0x109a>
 8002060:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002064:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002068:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800206c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002072:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	fa93 f2a3 	rbit	r2, r3
 800207c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002080:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002084:	601a      	str	r2, [r3, #0]
  return result;
 8002086:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800208a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800208e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002090:	fab3 f383 	clz	r3, r3
 8002094:	b2db      	uxtb	r3, r3
 8002096:	095b      	lsrs	r3, r3, #5
 8002098:	b2db      	uxtb	r3, r3
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d102      	bne.n	80020aa <HAL_RCC_OscConfig+0xf8a>
 80020a4:	4b47      	ldr	r3, [pc, #284]	; (80021c4 <HAL_RCC_OscConfig+0x10a4>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	e027      	b.n	80020fa <HAL_RCC_OscConfig+0xfda>
 80020aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020ae:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80020b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020bc:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	fa93 f2a3 	rbit	r2, r3
 80020c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020ca:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020d4:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80020d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020e2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	fa93 f2a3 	rbit	r2, r3
 80020ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020f0:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	4b33      	ldr	r3, [pc, #204]	; (80021c4 <HAL_RCC_OscConfig+0x10a4>)
 80020f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80020fe:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002102:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002106:	6011      	str	r1, [r2, #0]
 8002108:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800210c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002110:	6812      	ldr	r2, [r2, #0]
 8002112:	fa92 f1a2 	rbit	r1, r2
 8002116:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800211a:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800211e:	6011      	str	r1, [r2, #0]
  return result;
 8002120:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002124:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8002128:	6812      	ldr	r2, [r2, #0]
 800212a:	fab2 f282 	clz	r2, r2
 800212e:	b2d2      	uxtb	r2, r2
 8002130:	f042 0220 	orr.w	r2, r2, #32
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	f002 021f 	and.w	r2, r2, #31
 800213a:	2101      	movs	r1, #1
 800213c:	fa01 f202 	lsl.w	r2, r1, r2
 8002140:	4013      	ands	r3, r2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d182      	bne.n	800204c <HAL_RCC_OscConfig+0xf2c>
 8002146:	e037      	b.n	80021b8 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002148:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800214c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d101      	bne.n	800215c <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e02e      	b.n	80021ba <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <HAL_RCC_OscConfig+0x10a4>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002164:	4b17      	ldr	r3, [pc, #92]	; (80021c4 <HAL_RCC_OscConfig+0x10a4>)
 8002166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002168:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800216c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002170:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002174:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002178:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	69db      	ldr	r3, [r3, #28]
 8002180:	429a      	cmp	r2, r3
 8002182:	d117      	bne.n	80021b4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002184:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002188:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800218c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002190:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002198:	429a      	cmp	r2, r3
 800219a:	d10b      	bne.n	80021b4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800219c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021a0:	f003 020f 	and.w	r2, r3, #15
 80021a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d001      	beq.n	80021b8 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e000      	b.n	80021ba <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40021000 	.word	0x40021000

080021c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b09e      	sub	sp, #120	; 0x78
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021d2:	2300      	movs	r3, #0
 80021d4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e162      	b.n	80024a6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021e0:	4b90      	ldr	r3, [pc, #576]	; (8002424 <HAL_RCC_ClockConfig+0x25c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0307 	and.w	r3, r3, #7
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d910      	bls.n	8002210 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ee:	4b8d      	ldr	r3, [pc, #564]	; (8002424 <HAL_RCC_ClockConfig+0x25c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f023 0207 	bic.w	r2, r3, #7
 80021f6:	498b      	ldr	r1, [pc, #556]	; (8002424 <HAL_RCC_ClockConfig+0x25c>)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021fe:	4b89      	ldr	r3, [pc, #548]	; (8002424 <HAL_RCC_ClockConfig+0x25c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0307 	and.w	r3, r3, #7
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	429a      	cmp	r2, r3
 800220a:	d001      	beq.n	8002210 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e14a      	b.n	80024a6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0302 	and.w	r3, r3, #2
 8002218:	2b00      	cmp	r3, #0
 800221a:	d008      	beq.n	800222e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800221c:	4b82      	ldr	r3, [pc, #520]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	497f      	ldr	r1, [pc, #508]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 800222a:	4313      	orrs	r3, r2
 800222c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 80dc 	beq.w	80023f4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d13c      	bne.n	80022be <HAL_RCC_ClockConfig+0xf6>
 8002244:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002248:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800224c:	fa93 f3a3 	rbit	r3, r3
 8002250:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002254:	fab3 f383 	clz	r3, r3
 8002258:	b2db      	uxtb	r3, r3
 800225a:	095b      	lsrs	r3, r3, #5
 800225c:	b2db      	uxtb	r3, r3
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	b2db      	uxtb	r3, r3
 8002264:	2b01      	cmp	r3, #1
 8002266:	d102      	bne.n	800226e <HAL_RCC_ClockConfig+0xa6>
 8002268:	4b6f      	ldr	r3, [pc, #444]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	e00f      	b.n	800228e <HAL_RCC_ClockConfig+0xc6>
 800226e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002272:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002274:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002276:	fa93 f3a3 	rbit	r3, r3
 800227a:	667b      	str	r3, [r7, #100]	; 0x64
 800227c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002280:	663b      	str	r3, [r7, #96]	; 0x60
 8002282:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002284:	fa93 f3a3 	rbit	r3, r3
 8002288:	65fb      	str	r3, [r7, #92]	; 0x5c
 800228a:	4b67      	ldr	r3, [pc, #412]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 800228c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002292:	65ba      	str	r2, [r7, #88]	; 0x58
 8002294:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002296:	fa92 f2a2 	rbit	r2, r2
 800229a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800229c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800229e:	fab2 f282 	clz	r2, r2
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	f042 0220 	orr.w	r2, r2, #32
 80022a8:	b2d2      	uxtb	r2, r2
 80022aa:	f002 021f 	and.w	r2, r2, #31
 80022ae:	2101      	movs	r1, #1
 80022b0:	fa01 f202 	lsl.w	r2, r1, r2
 80022b4:	4013      	ands	r3, r2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d17b      	bne.n	80023b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e0f3      	b.n	80024a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d13c      	bne.n	8002340 <HAL_RCC_ClockConfig+0x178>
 80022c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022ca:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022ce:	fa93 f3a3 	rbit	r3, r3
 80022d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80022d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d6:	fab3 f383 	clz	r3, r3
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	095b      	lsrs	r3, r3, #5
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d102      	bne.n	80022f0 <HAL_RCC_ClockConfig+0x128>
 80022ea:	4b4f      	ldr	r3, [pc, #316]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	e00f      	b.n	8002310 <HAL_RCC_ClockConfig+0x148>
 80022f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022f4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022f8:	fa93 f3a3 	rbit	r3, r3
 80022fc:	647b      	str	r3, [r7, #68]	; 0x44
 80022fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002302:	643b      	str	r3, [r7, #64]	; 0x40
 8002304:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002306:	fa93 f3a3 	rbit	r3, r3
 800230a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800230c:	4b46      	ldr	r3, [pc, #280]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 800230e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002310:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002314:	63ba      	str	r2, [r7, #56]	; 0x38
 8002316:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002318:	fa92 f2a2 	rbit	r2, r2
 800231c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800231e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002320:	fab2 f282 	clz	r2, r2
 8002324:	b2d2      	uxtb	r2, r2
 8002326:	f042 0220 	orr.w	r2, r2, #32
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	f002 021f 	and.w	r2, r2, #31
 8002330:	2101      	movs	r1, #1
 8002332:	fa01 f202 	lsl.w	r2, r1, r2
 8002336:	4013      	ands	r3, r2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d13a      	bne.n	80023b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0b2      	b.n	80024a6 <HAL_RCC_ClockConfig+0x2de>
 8002340:	2302      	movs	r3, #2
 8002342:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002346:	fa93 f3a3 	rbit	r3, r3
 800234a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800234c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234e:	fab3 f383 	clz	r3, r3
 8002352:	b2db      	uxtb	r3, r3
 8002354:	095b      	lsrs	r3, r3, #5
 8002356:	b2db      	uxtb	r3, r3
 8002358:	f043 0301 	orr.w	r3, r3, #1
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b01      	cmp	r3, #1
 8002360:	d102      	bne.n	8002368 <HAL_RCC_ClockConfig+0x1a0>
 8002362:	4b31      	ldr	r3, [pc, #196]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	e00d      	b.n	8002384 <HAL_RCC_ClockConfig+0x1bc>
 8002368:	2302      	movs	r3, #2
 800236a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800236e:	fa93 f3a3 	rbit	r3, r3
 8002372:	627b      	str	r3, [r7, #36]	; 0x24
 8002374:	2302      	movs	r3, #2
 8002376:	623b      	str	r3, [r7, #32]
 8002378:	6a3b      	ldr	r3, [r7, #32]
 800237a:	fa93 f3a3 	rbit	r3, r3
 800237e:	61fb      	str	r3, [r7, #28]
 8002380:	4b29      	ldr	r3, [pc, #164]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 8002382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002384:	2202      	movs	r2, #2
 8002386:	61ba      	str	r2, [r7, #24]
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	fa92 f2a2 	rbit	r2, r2
 800238e:	617a      	str	r2, [r7, #20]
  return result;
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	fab2 f282 	clz	r2, r2
 8002396:	b2d2      	uxtb	r2, r2
 8002398:	f042 0220 	orr.w	r2, r2, #32
 800239c:	b2d2      	uxtb	r2, r2
 800239e:	f002 021f 	and.w	r2, r2, #31
 80023a2:	2101      	movs	r1, #1
 80023a4:	fa01 f202 	lsl.w	r2, r1, r2
 80023a8:	4013      	ands	r3, r2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e079      	b.n	80024a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023b2:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f023 0203 	bic.w	r2, r3, #3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	491a      	ldr	r1, [pc, #104]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023c4:	f7fe fb3a 	bl	8000a3c <HAL_GetTick>
 80023c8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ca:	e00a      	b.n	80023e2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023cc:	f7fe fb36 	bl	8000a3c <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023da:	4293      	cmp	r3, r2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e061      	b.n	80024a6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023e2:	4b11      	ldr	r3, [pc, #68]	; (8002428 <HAL_RCC_ClockConfig+0x260>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f003 020c 	and.w	r2, r3, #12
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d1eb      	bne.n	80023cc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023f4:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <HAL_RCC_ClockConfig+0x25c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	683a      	ldr	r2, [r7, #0]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d214      	bcs.n	800242c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002402:	4b08      	ldr	r3, [pc, #32]	; (8002424 <HAL_RCC_ClockConfig+0x25c>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f023 0207 	bic.w	r2, r3, #7
 800240a:	4906      	ldr	r1, [pc, #24]	; (8002424 <HAL_RCC_ClockConfig+0x25c>)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	4313      	orrs	r3, r2
 8002410:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002412:	4b04      	ldr	r3, [pc, #16]	; (8002424 <HAL_RCC_ClockConfig+0x25c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0307 	and.w	r3, r3, #7
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	429a      	cmp	r2, r3
 800241e:	d005      	beq.n	800242c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e040      	b.n	80024a6 <HAL_RCC_ClockConfig+0x2de>
 8002424:	40022000 	.word	0x40022000
 8002428:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	2b00      	cmp	r3, #0
 8002436:	d008      	beq.n	800244a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002438:	4b1d      	ldr	r3, [pc, #116]	; (80024b0 <HAL_RCC_ClockConfig+0x2e8>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	491a      	ldr	r1, [pc, #104]	; (80024b0 <HAL_RCC_ClockConfig+0x2e8>)
 8002446:	4313      	orrs	r3, r2
 8002448:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d009      	beq.n	800246a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002456:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <HAL_RCC_ClockConfig+0x2e8>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	4912      	ldr	r1, [pc, #72]	; (80024b0 <HAL_RCC_ClockConfig+0x2e8>)
 8002466:	4313      	orrs	r3, r2
 8002468:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800246a:	f000 f829 	bl	80024c0 <HAL_RCC_GetSysClockFreq>
 800246e:	4601      	mov	r1, r0
 8002470:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <HAL_RCC_ClockConfig+0x2e8>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002478:	22f0      	movs	r2, #240	; 0xf0
 800247a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	fa92 f2a2 	rbit	r2, r2
 8002482:	60fa      	str	r2, [r7, #12]
  return result;
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	fab2 f282 	clz	r2, r2
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	40d3      	lsrs	r3, r2
 800248e:	4a09      	ldr	r2, [pc, #36]	; (80024b4 <HAL_RCC_ClockConfig+0x2ec>)
 8002490:	5cd3      	ldrb	r3, [r2, r3]
 8002492:	fa21 f303 	lsr.w	r3, r1, r3
 8002496:	4a08      	ldr	r2, [pc, #32]	; (80024b8 <HAL_RCC_ClockConfig+0x2f0>)
 8002498:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800249a:	4b08      	ldr	r3, [pc, #32]	; (80024bc <HAL_RCC_ClockConfig+0x2f4>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4618      	mov	r0, r3
 80024a0:	f7fe fa88 	bl	80009b4 <HAL_InitTick>
  
  return HAL_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3778      	adds	r7, #120	; 0x78
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40021000 	.word	0x40021000
 80024b4:	080040f8 	.word	0x080040f8
 80024b8:	20000000 	.word	0x20000000
 80024bc:	20000004 	.word	0x20000004

080024c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b08b      	sub	sp, #44	; 0x2c
 80024c4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	61fb      	str	r3, [r7, #28]
 80024ca:	2300      	movs	r3, #0
 80024cc:	61bb      	str	r3, [r7, #24]
 80024ce:	2300      	movs	r3, #0
 80024d0:	627b      	str	r3, [r7, #36]	; 0x24
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80024da:	4b2a      	ldr	r3, [pc, #168]	; (8002584 <HAL_RCC_GetSysClockFreq+0xc4>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	f003 030c 	and.w	r3, r3, #12
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	d002      	beq.n	80024f0 <HAL_RCC_GetSysClockFreq+0x30>
 80024ea:	2b08      	cmp	r3, #8
 80024ec:	d003      	beq.n	80024f6 <HAL_RCC_GetSysClockFreq+0x36>
 80024ee:	e03f      	b.n	8002570 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024f0:	4b25      	ldr	r3, [pc, #148]	; (8002588 <HAL_RCC_GetSysClockFreq+0xc8>)
 80024f2:	623b      	str	r3, [r7, #32]
      break;
 80024f4:	e03f      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80024fc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002500:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	68ba      	ldr	r2, [r7, #8]
 8002504:	fa92 f2a2 	rbit	r2, r2
 8002508:	607a      	str	r2, [r7, #4]
  return result;
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	fab2 f282 	clz	r2, r2
 8002510:	b2d2      	uxtb	r2, r2
 8002512:	40d3      	lsrs	r3, r2
 8002514:	4a1d      	ldr	r2, [pc, #116]	; (800258c <HAL_RCC_GetSysClockFreq+0xcc>)
 8002516:	5cd3      	ldrb	r3, [r2, r3]
 8002518:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800251a:	4b1a      	ldr	r3, [pc, #104]	; (8002584 <HAL_RCC_GetSysClockFreq+0xc4>)
 800251c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	220f      	movs	r2, #15
 8002524:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	fa92 f2a2 	rbit	r2, r2
 800252c:	60fa      	str	r2, [r7, #12]
  return result;
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	fab2 f282 	clz	r2, r2
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	40d3      	lsrs	r3, r2
 8002538:	4a15      	ldr	r2, [pc, #84]	; (8002590 <HAL_RCC_GetSysClockFreq+0xd0>)
 800253a:	5cd3      	ldrb	r3, [r2, r3]
 800253c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d008      	beq.n	800255a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002548:	4a0f      	ldr	r2, [pc, #60]	; (8002588 <HAL_RCC_GetSysClockFreq+0xc8>)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	fb02 f303 	mul.w	r3, r2, r3
 8002556:	627b      	str	r3, [r7, #36]	; 0x24
 8002558:	e007      	b.n	800256a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800255a:	4a0b      	ldr	r2, [pc, #44]	; (8002588 <HAL_RCC_GetSysClockFreq+0xc8>)
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	fb02 f303 	mul.w	r3, r2, r3
 8002568:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800256a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256c:	623b      	str	r3, [r7, #32]
      break;
 800256e:	e002      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002570:	4b05      	ldr	r3, [pc, #20]	; (8002588 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002572:	623b      	str	r3, [r7, #32]
      break;
 8002574:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002576:	6a3b      	ldr	r3, [r7, #32]
}
 8002578:	4618      	mov	r0, r3
 800257a:	372c      	adds	r7, #44	; 0x2c
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	40021000 	.word	0x40021000
 8002588:	007a1200 	.word	0x007a1200
 800258c:	08004110 	.word	0x08004110
 8002590:	08004120 	.word	0x08004120

08002594 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002598:	4b03      	ldr	r3, [pc, #12]	; (80025a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800259a:	681b      	ldr	r3, [r3, #0]
}
 800259c:	4618      	mov	r0, r3
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	20000000 	.word	0x20000000

080025ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80025b2:	f7ff ffef 	bl	8002594 <HAL_RCC_GetHCLKFreq>
 80025b6:	4601      	mov	r1, r0
 80025b8:	4b0b      	ldr	r3, [pc, #44]	; (80025e8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80025c0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80025c4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	fa92 f2a2 	rbit	r2, r2
 80025cc:	603a      	str	r2, [r7, #0]
  return result;
 80025ce:	683a      	ldr	r2, [r7, #0]
 80025d0:	fab2 f282 	clz	r2, r2
 80025d4:	b2d2      	uxtb	r2, r2
 80025d6:	40d3      	lsrs	r3, r2
 80025d8:	4a04      	ldr	r2, [pc, #16]	; (80025ec <HAL_RCC_GetPCLK1Freq+0x40>)
 80025da:	5cd3      	ldrb	r3, [r2, r3]
 80025dc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80025e0:	4618      	mov	r0, r3
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40021000 	.word	0x40021000
 80025ec:	08004108 	.word	0x08004108

080025f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80025f6:	f7ff ffcd 	bl	8002594 <HAL_RCC_GetHCLKFreq>
 80025fa:	4601      	mov	r1, r0
 80025fc:	4b0b      	ldr	r3, [pc, #44]	; (800262c <HAL_RCC_GetPCLK2Freq+0x3c>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002604:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002608:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	fa92 f2a2 	rbit	r2, r2
 8002610:	603a      	str	r2, [r7, #0]
  return result;
 8002612:	683a      	ldr	r2, [r7, #0]
 8002614:	fab2 f282 	clz	r2, r2
 8002618:	b2d2      	uxtb	r2, r2
 800261a:	40d3      	lsrs	r3, r2
 800261c:	4a04      	ldr	r2, [pc, #16]	; (8002630 <HAL_RCC_GetPCLK2Freq+0x40>)
 800261e:	5cd3      	ldrb	r3, [r2, r3]
 8002620:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002624:	4618      	mov	r0, r3
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40021000 	.word	0x40021000
 8002630:	08004108 	.word	0x08004108

08002634 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b092      	sub	sp, #72	; 0x48
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002640:	2300      	movs	r3, #0
 8002642:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002644:	2300      	movs	r3, #0
 8002646:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002652:	2b00      	cmp	r3, #0
 8002654:	f000 80d4 	beq.w	8002800 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002658:	4b4e      	ldr	r3, [pc, #312]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800265a:	69db      	ldr	r3, [r3, #28]
 800265c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d10e      	bne.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002664:	4b4b      	ldr	r3, [pc, #300]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002666:	69db      	ldr	r3, [r3, #28]
 8002668:	4a4a      	ldr	r2, [pc, #296]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800266a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800266e:	61d3      	str	r3, [r2, #28]
 8002670:	4b48      	ldr	r3, [pc, #288]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002672:	69db      	ldr	r3, [r3, #28]
 8002674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800267c:	2301      	movs	r3, #1
 800267e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002682:	4b45      	ldr	r3, [pc, #276]	; (8002798 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800268a:	2b00      	cmp	r3, #0
 800268c:	d118      	bne.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800268e:	4b42      	ldr	r3, [pc, #264]	; (8002798 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a41      	ldr	r2, [pc, #260]	; (8002798 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002694:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002698:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800269a:	f7fe f9cf 	bl	8000a3c <HAL_GetTick>
 800269e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a0:	e008      	b.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026a2:	f7fe f9cb 	bl	8000a3c <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b64      	cmp	r3, #100	; 0x64
 80026ae:	d901      	bls.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e1d6      	b.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b4:	4b38      	ldr	r3, [pc, #224]	; (8002798 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d0f0      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80026c0:	4b34      	ldr	r3, [pc, #208]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80026ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f000 8084 	beq.w	80027da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80026dc:	429a      	cmp	r2, r3
 80026de:	d07c      	beq.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026e0:	4b2c      	ldr	r3, [pc, #176]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f2:	fa93 f3a3 	rbit	r3, r3
 80026f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80026f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026fa:	fab3 f383 	clz	r3, r3
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	461a      	mov	r2, r3
 8002702:	4b26      	ldr	r3, [pc, #152]	; (800279c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002704:	4413      	add	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	461a      	mov	r2, r3
 800270a:	2301      	movs	r3, #1
 800270c:	6013      	str	r3, [r2, #0]
 800270e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002712:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002716:	fa93 f3a3 	rbit	r3, r3
 800271a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800271c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800271e:	fab3 f383 	clz	r3, r3
 8002722:	b2db      	uxtb	r3, r3
 8002724:	461a      	mov	r2, r3
 8002726:	4b1d      	ldr	r3, [pc, #116]	; (800279c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002728:	4413      	add	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	461a      	mov	r2, r3
 800272e:	2300      	movs	r3, #0
 8002730:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002732:	4a18      	ldr	r2, [pc, #96]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002734:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002736:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	2b00      	cmp	r3, #0
 8002740:	d04b      	beq.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002742:	f7fe f97b 	bl	8000a3c <HAL_GetTick>
 8002746:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002748:	e00a      	b.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800274a:	f7fe f977 	bl	8000a3c <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	f241 3288 	movw	r2, #5000	; 0x1388
 8002758:	4293      	cmp	r3, r2
 800275a:	d901      	bls.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e180      	b.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002760:	2302      	movs	r3, #2
 8002762:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002766:	fa93 f3a3 	rbit	r3, r3
 800276a:	627b      	str	r3, [r7, #36]	; 0x24
 800276c:	2302      	movs	r3, #2
 800276e:	623b      	str	r3, [r7, #32]
 8002770:	6a3b      	ldr	r3, [r7, #32]
 8002772:	fa93 f3a3 	rbit	r3, r3
 8002776:	61fb      	str	r3, [r7, #28]
  return result;
 8002778:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800277a:	fab3 f383 	clz	r3, r3
 800277e:	b2db      	uxtb	r3, r3
 8002780:	095b      	lsrs	r3, r3, #5
 8002782:	b2db      	uxtb	r3, r3
 8002784:	f043 0302 	orr.w	r3, r3, #2
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d108      	bne.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800278e:	4b01      	ldr	r3, [pc, #4]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002790:	6a1b      	ldr	r3, [r3, #32]
 8002792:	e00d      	b.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002794:	40021000 	.word	0x40021000
 8002798:	40007000 	.word	0x40007000
 800279c:	10908100 	.word	0x10908100
 80027a0:	2302      	movs	r3, #2
 80027a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	fa93 f3a3 	rbit	r3, r3
 80027aa:	617b      	str	r3, [r7, #20]
 80027ac:	4b9a      	ldr	r3, [pc, #616]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b0:	2202      	movs	r2, #2
 80027b2:	613a      	str	r2, [r7, #16]
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	fa92 f2a2 	rbit	r2, r2
 80027ba:	60fa      	str	r2, [r7, #12]
  return result;
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	fab2 f282 	clz	r2, r2
 80027c2:	b2d2      	uxtb	r2, r2
 80027c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	f002 021f 	and.w	r2, r2, #31
 80027ce:	2101      	movs	r1, #1
 80027d0:	fa01 f202 	lsl.w	r2, r1, r2
 80027d4:	4013      	ands	r3, r2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d0b7      	beq.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80027da:	4b8f      	ldr	r3, [pc, #572]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	498c      	ldr	r1, [pc, #560]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027ec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d105      	bne.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027f4:	4b88      	ldr	r3, [pc, #544]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027f6:	69db      	ldr	r3, [r3, #28]
 80027f8:	4a87      	ldr	r2, [pc, #540]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	2b00      	cmp	r3, #0
 800280a:	d008      	beq.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800280c:	4b82      	ldr	r3, [pc, #520]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800280e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002810:	f023 0203 	bic.w	r2, r3, #3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	497f      	ldr	r1, [pc, #508]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800281a:	4313      	orrs	r3, r2
 800281c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d008      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800282a:	4b7b      	ldr	r3, [pc, #492]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	4978      	ldr	r1, [pc, #480]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002838:	4313      	orrs	r3, r2
 800283a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002848:	4b73      	ldr	r3, [pc, #460]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800284a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	691b      	ldr	r3, [r3, #16]
 8002854:	4970      	ldr	r1, [pc, #448]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002856:	4313      	orrs	r3, r2
 8002858:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0320 	and.w	r3, r3, #32
 8002862:	2b00      	cmp	r3, #0
 8002864:	d008      	beq.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002866:	4b6c      	ldr	r3, [pc, #432]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286a:	f023 0210 	bic.w	r2, r3, #16
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	4969      	ldr	r1, [pc, #420]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002874:	4313      	orrs	r3, r2
 8002876:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002884:	4b64      	ldr	r3, [pc, #400]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002890:	4961      	ldr	r1, [pc, #388]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d008      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028a2:	4b5d      	ldr	r3, [pc, #372]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	f023 0220 	bic.w	r2, r3, #32
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	495a      	ldr	r1, [pc, #360]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d008      	beq.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80028c0:	4b55      	ldr	r3, [pc, #340]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028cc:	4952      	ldr	r1, [pc, #328]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d008      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028de:	4b4e      	ldr	r3, [pc, #312]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	494b      	ldr	r1, [pc, #300]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0310 	and.w	r3, r3, #16
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d008      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028fc:	4b46      	ldr	r3, [pc, #280]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80028fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002900:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	4943      	ldr	r1, [pc, #268]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800290a:	4313      	orrs	r3, r2
 800290c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002916:	2b00      	cmp	r3, #0
 8002918:	d008      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800291a:	4b3f      	ldr	r3, [pc, #252]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	493c      	ldr	r1, [pc, #240]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002928:	4313      	orrs	r3, r2
 800292a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002934:	2b00      	cmp	r3, #0
 8002936:	d008      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002938:	4b37      	ldr	r3, [pc, #220]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800293a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800293c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002944:	4934      	ldr	r1, [pc, #208]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002946:	4313      	orrs	r3, r2
 8002948:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002952:	2b00      	cmp	r3, #0
 8002954:	d008      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002956:	4b30      	ldr	r3, [pc, #192]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002962:	492d      	ldr	r1, [pc, #180]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002964:	4313      	orrs	r3, r2
 8002966:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d008      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002974:	4b28      	ldr	r3, [pc, #160]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002978:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002980:	4925      	ldr	r1, [pc, #148]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002982:	4313      	orrs	r3, r2
 8002984:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d008      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002992:	4b21      	ldr	r3, [pc, #132]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	491e      	ldr	r1, [pc, #120]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d008      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80029b0:	4b19      	ldr	r3, [pc, #100]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029bc:	4916      	ldr	r1, [pc, #88]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d008      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80029ce:	4b12      	ldr	r3, [pc, #72]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029da:	490f      	ldr	r1, [pc, #60]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d008      	beq.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80029ec:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f8:	4907      	ldr	r1, [pc, #28]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00c      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002a0a:	4b03      	ldr	r3, [pc, #12]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	e002      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8002a16:	bf00      	nop
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a1e:	4913      	ldr	r1, [pc, #76]	; (8002a6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002a30:	4b0e      	ldr	r3, [pc, #56]	; (8002a6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a34:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a3c:	490b      	ldr	r1, [pc, #44]	; (8002a6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d008      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002a4e:	4b07      	ldr	r3, [pc, #28]	; (8002a6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a5a:	4904      	ldr	r1, [pc, #16]	; (8002a6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3748      	adds	r7, #72	; 0x48
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	40021000 	.word	0x40021000

08002a70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e049      	b.n	8002b16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d106      	bne.n	8002a9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7fd fe2e 	bl	80006f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3304      	adds	r3, #4
 8002aac:	4619      	mov	r1, r3
 8002aae:	4610      	mov	r0, r2
 8002ab0:	f000 fa1c 	bl	8002eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
	...

08002b20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d001      	beq.n	8002b38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e04f      	b.n	8002bd8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0201 	orr.w	r2, r2, #1
 8002b4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a23      	ldr	r2, [pc, #140]	; (8002be4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d01d      	beq.n	8002b96 <HAL_TIM_Base_Start_IT+0x76>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b62:	d018      	beq.n	8002b96 <HAL_TIM_Base_Start_IT+0x76>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a1f      	ldr	r2, [pc, #124]	; (8002be8 <HAL_TIM_Base_Start_IT+0xc8>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d013      	beq.n	8002b96 <HAL_TIM_Base_Start_IT+0x76>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a1e      	ldr	r2, [pc, #120]	; (8002bec <HAL_TIM_Base_Start_IT+0xcc>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d00e      	beq.n	8002b96 <HAL_TIM_Base_Start_IT+0x76>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a1c      	ldr	r2, [pc, #112]	; (8002bf0 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d009      	beq.n	8002b96 <HAL_TIM_Base_Start_IT+0x76>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a1b      	ldr	r2, [pc, #108]	; (8002bf4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d004      	beq.n	8002b96 <HAL_TIM_Base_Start_IT+0x76>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a19      	ldr	r2, [pc, #100]	; (8002bf8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d115      	bne.n	8002bc2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	4b17      	ldr	r3, [pc, #92]	; (8002bfc <HAL_TIM_Base_Start_IT+0xdc>)
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2b06      	cmp	r3, #6
 8002ba6:	d015      	beq.n	8002bd4 <HAL_TIM_Base_Start_IT+0xb4>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bae:	d011      	beq.n	8002bd4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f042 0201 	orr.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bc0:	e008      	b.n	8002bd4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f042 0201 	orr.w	r2, r2, #1
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	e000      	b.n	8002bd6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bd4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3714      	adds	r7, #20
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr
 8002be4:	40012c00 	.word	0x40012c00
 8002be8:	40000400 	.word	0x40000400
 8002bec:	40000800 	.word	0x40000800
 8002bf0:	40013400 	.word	0x40013400
 8002bf4:	40014000 	.word	0x40014000
 8002bf8:	40015000 	.word	0x40015000
 8002bfc:	00010007 	.word	0x00010007

08002c00 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0201 	bic.w	r2, r2, #1
 8002c16:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6a1a      	ldr	r2, [r3, #32]
 8002c1e:	f241 1311 	movw	r3, #4369	; 0x1111
 8002c22:	4013      	ands	r3, r2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d10f      	bne.n	8002c48 <HAL_TIM_Base_Stop_IT+0x48>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6a1a      	ldr	r2, [r3, #32]
 8002c2e:	f240 4344 	movw	r3, #1092	; 0x444
 8002c32:	4013      	ands	r3, r2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d107      	bne.n	8002c48 <HAL_TIM_Base_Stop_IT+0x48>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 0201 	bic.w	r2, r2, #1
 8002c46:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr

08002c5e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b082      	sub	sp, #8
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d122      	bne.n	8002cba <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d11b      	bne.n	8002cba <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f06f 0202 	mvn.w	r2, #2
 8002c8a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 f905 	bl	8002eb0 <HAL_TIM_IC_CaptureCallback>
 8002ca6:	e005      	b.n	8002cb4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f000 f8f7 	bl	8002e9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f908 	bl	8002ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b04      	cmp	r3, #4
 8002cc6:	d122      	bne.n	8002d0e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f003 0304 	and.w	r3, r3, #4
 8002cd2:	2b04      	cmp	r3, #4
 8002cd4:	d11b      	bne.n	8002d0e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f06f 0204 	mvn.w	r2, #4
 8002cde:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d003      	beq.n	8002cfc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f000 f8db 	bl	8002eb0 <HAL_TIM_IC_CaptureCallback>
 8002cfa:	e005      	b.n	8002d08 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f000 f8cd 	bl	8002e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f8de 	bl	8002ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	691b      	ldr	r3, [r3, #16]
 8002d14:	f003 0308 	and.w	r3, r3, #8
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d122      	bne.n	8002d62 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	2b08      	cmp	r3, #8
 8002d28:	d11b      	bne.n	8002d62 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f06f 0208 	mvn.w	r2, #8
 8002d32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2204      	movs	r2, #4
 8002d38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f000 f8b1 	bl	8002eb0 <HAL_TIM_IC_CaptureCallback>
 8002d4e:	e005      	b.n	8002d5c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f000 f8a3 	bl	8002e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f8b4 	bl	8002ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	f003 0310 	and.w	r3, r3, #16
 8002d6c:	2b10      	cmp	r3, #16
 8002d6e:	d122      	bne.n	8002db6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f003 0310 	and.w	r3, r3, #16
 8002d7a:	2b10      	cmp	r3, #16
 8002d7c:	d11b      	bne.n	8002db6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f06f 0210 	mvn.w	r2, #16
 8002d86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2208      	movs	r2, #8
 8002d8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	69db      	ldr	r3, [r3, #28]
 8002d94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d003      	beq.n	8002da4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 f887 	bl	8002eb0 <HAL_TIM_IC_CaptureCallback>
 8002da2:	e005      	b.n	8002db0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f000 f879 	bl	8002e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 f88a 	bl	8002ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d10e      	bne.n	8002de2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d107      	bne.n	8002de2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f06f 0201 	mvn.w	r2, #1
 8002dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f7fd fc01 	bl	80005e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dec:	2b80      	cmp	r3, #128	; 0x80
 8002dee:	d10e      	bne.n	8002e0e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfa:	2b80      	cmp	r3, #128	; 0x80
 8002dfc:	d107      	bne.n	8002e0e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 f917 	bl	800303c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e1c:	d10e      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e28:	2b80      	cmp	r3, #128	; 0x80
 8002e2a:	d107      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f90a 	bl	8003050 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e46:	2b40      	cmp	r3, #64	; 0x40
 8002e48:	d10e      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e54:	2b40      	cmp	r3, #64	; 0x40
 8002e56:	d107      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f000 f838 	bl	8002ed8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	f003 0320 	and.w	r3, r3, #32
 8002e72:	2b20      	cmp	r3, #32
 8002e74:	d10e      	bne.n	8002e94 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	f003 0320 	and.w	r3, r3, #32
 8002e80:	2b20      	cmp	r3, #32
 8002e82:	d107      	bne.n	8002e94 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f06f 0220 	mvn.w	r2, #32
 8002e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f8ca 	bl	8003028 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e94:	bf00      	nop
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a42      	ldr	r2, [pc, #264]	; (8003008 <TIM_Base_SetConfig+0x11c>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d013      	beq.n	8002f2c <TIM_Base_SetConfig+0x40>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f0a:	d00f      	beq.n	8002f2c <TIM_Base_SetConfig+0x40>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a3f      	ldr	r2, [pc, #252]	; (800300c <TIM_Base_SetConfig+0x120>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d00b      	beq.n	8002f2c <TIM_Base_SetConfig+0x40>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a3e      	ldr	r2, [pc, #248]	; (8003010 <TIM_Base_SetConfig+0x124>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d007      	beq.n	8002f2c <TIM_Base_SetConfig+0x40>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a3d      	ldr	r2, [pc, #244]	; (8003014 <TIM_Base_SetConfig+0x128>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d003      	beq.n	8002f2c <TIM_Base_SetConfig+0x40>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a3c      	ldr	r2, [pc, #240]	; (8003018 <TIM_Base_SetConfig+0x12c>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d108      	bne.n	8002f3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a31      	ldr	r2, [pc, #196]	; (8003008 <TIM_Base_SetConfig+0x11c>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d01f      	beq.n	8002f86 <TIM_Base_SetConfig+0x9a>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f4c:	d01b      	beq.n	8002f86 <TIM_Base_SetConfig+0x9a>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a2e      	ldr	r2, [pc, #184]	; (800300c <TIM_Base_SetConfig+0x120>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d017      	beq.n	8002f86 <TIM_Base_SetConfig+0x9a>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a2d      	ldr	r2, [pc, #180]	; (8003010 <TIM_Base_SetConfig+0x124>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d013      	beq.n	8002f86 <TIM_Base_SetConfig+0x9a>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a2c      	ldr	r2, [pc, #176]	; (8003014 <TIM_Base_SetConfig+0x128>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d00f      	beq.n	8002f86 <TIM_Base_SetConfig+0x9a>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a2c      	ldr	r2, [pc, #176]	; (800301c <TIM_Base_SetConfig+0x130>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d00b      	beq.n	8002f86 <TIM_Base_SetConfig+0x9a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a2b      	ldr	r2, [pc, #172]	; (8003020 <TIM_Base_SetConfig+0x134>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d007      	beq.n	8002f86 <TIM_Base_SetConfig+0x9a>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a2a      	ldr	r2, [pc, #168]	; (8003024 <TIM_Base_SetConfig+0x138>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d003      	beq.n	8002f86 <TIM_Base_SetConfig+0x9a>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a25      	ldr	r2, [pc, #148]	; (8003018 <TIM_Base_SetConfig+0x12c>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d108      	bne.n	8002f98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	68fa      	ldr	r2, [r7, #12]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a12      	ldr	r2, [pc, #72]	; (8003008 <TIM_Base_SetConfig+0x11c>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d013      	beq.n	8002fec <TIM_Base_SetConfig+0x100>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a13      	ldr	r2, [pc, #76]	; (8003014 <TIM_Base_SetConfig+0x128>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d00f      	beq.n	8002fec <TIM_Base_SetConfig+0x100>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a13      	ldr	r2, [pc, #76]	; (800301c <TIM_Base_SetConfig+0x130>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d00b      	beq.n	8002fec <TIM_Base_SetConfig+0x100>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a12      	ldr	r2, [pc, #72]	; (8003020 <TIM_Base_SetConfig+0x134>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d007      	beq.n	8002fec <TIM_Base_SetConfig+0x100>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a11      	ldr	r2, [pc, #68]	; (8003024 <TIM_Base_SetConfig+0x138>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d003      	beq.n	8002fec <TIM_Base_SetConfig+0x100>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a0c      	ldr	r2, [pc, #48]	; (8003018 <TIM_Base_SetConfig+0x12c>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d103      	bne.n	8002ff4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	691a      	ldr	r2, [r3, #16]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	615a      	str	r2, [r3, #20]
}
 8002ffa:	bf00      	nop
 8002ffc:	3714      	adds	r7, #20
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	40012c00 	.word	0x40012c00
 800300c:	40000400 	.word	0x40000400
 8003010:	40000800 	.word	0x40000800
 8003014:	40013400 	.word	0x40013400
 8003018:	40015000 	.word	0x40015000
 800301c:	40014000 	.word	0x40014000
 8003020:	40014400 	.word	0x40014400
 8003024:	40014800 	.word	0x40014800

08003028 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e040      	b.n	80030f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800307a:	2b00      	cmp	r3, #0
 800307c:	d106      	bne.n	800308c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7fd fb5c 	bl	8000744 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2224      	movs	r2, #36	; 0x24
 8003090:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0201 	bic.w	r2, r2, #1
 80030a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 fbbc 	bl	8003820 <UART_SetConfig>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d101      	bne.n	80030b2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e022      	b.n	80030f8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d002      	beq.n	80030c0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 fd84 	bl	8003bc8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	685a      	ldr	r2, [r3, #4]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80030ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80030de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f042 0201 	orr.w	r2, r2, #1
 80030ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f000 fe0b 	bl	8003d0c <UART_CheckIdleState>
 80030f6:	4603      	mov	r3, r0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08a      	sub	sp, #40	; 0x28
 8003104:	af02      	add	r7, sp, #8
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	603b      	str	r3, [r7, #0]
 800310c:	4613      	mov	r3, r2
 800310e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003114:	2b20      	cmp	r3, #32
 8003116:	d178      	bne.n	800320a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d002      	beq.n	8003124 <HAL_UART_Transmit+0x24>
 800311e:	88fb      	ldrh	r3, [r7, #6]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d101      	bne.n	8003128 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e071      	b.n	800320c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2221      	movs	r2, #33	; 0x21
 8003134:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003136:	f7fd fc81 	bl	8000a3c <HAL_GetTick>
 800313a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	88fa      	ldrh	r2, [r7, #6]
 8003140:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	88fa      	ldrh	r2, [r7, #6]
 8003148:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003154:	d108      	bne.n	8003168 <HAL_UART_Transmit+0x68>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d104      	bne.n	8003168 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800315e:	2300      	movs	r3, #0
 8003160:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	61bb      	str	r3, [r7, #24]
 8003166:	e003      	b.n	8003170 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800316c:	2300      	movs	r3, #0
 800316e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003170:	e030      	b.n	80031d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	2200      	movs	r2, #0
 800317a:	2180      	movs	r1, #128	; 0x80
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f000 fe6d 	bl	8003e5c <UART_WaitOnFlagUntilTimeout>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d004      	beq.n	8003192 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2220      	movs	r2, #32
 800318c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e03c      	b.n	800320c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d10b      	bne.n	80031b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	881a      	ldrh	r2, [r3, #0]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031a4:	b292      	uxth	r2, r2
 80031a6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	3302      	adds	r3, #2
 80031ac:	61bb      	str	r3, [r7, #24]
 80031ae:	e008      	b.n	80031c2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	781a      	ldrb	r2, [r3, #0]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	b292      	uxth	r2, r2
 80031ba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	3301      	adds	r3, #1
 80031c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	3b01      	subs	r3, #1
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80031da:	b29b      	uxth	r3, r3
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1c8      	bne.n	8003172 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	2200      	movs	r2, #0
 80031e8:	2140      	movs	r1, #64	; 0x40
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 fe36 	bl	8003e5c <UART_WaitOnFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d004      	beq.n	8003200 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2220      	movs	r2, #32
 80031fa:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e005      	b.n	800320c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2220      	movs	r2, #32
 8003204:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003206:	2300      	movs	r3, #0
 8003208:	e000      	b.n	800320c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800320a:	2302      	movs	r3, #2
  }
}
 800320c:	4618      	mov	r0, r3
 800320e:	3720      	adds	r7, #32
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b0ba      	sub	sp, #232	; 0xe8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800323a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800323e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003242:	4013      	ands	r3, r2
 8003244:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003248:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800324c:	2b00      	cmp	r3, #0
 800324e:	d115      	bne.n	800327c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00f      	beq.n	800327c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800325c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003260:	f003 0320 	and.w	r3, r3, #32
 8003264:	2b00      	cmp	r3, #0
 8003266:	d009      	beq.n	800327c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 82ab 	beq.w	80037c8 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	4798      	blx	r3
      }
      return;
 800327a:	e2a5      	b.n	80037c8 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800327c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 8117 	beq.w	80034b4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003286:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d106      	bne.n	80032a0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003292:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003296:	4b85      	ldr	r3, [pc, #532]	; (80034ac <HAL_UART_IRQHandler+0x298>)
 8003298:	4013      	ands	r3, r2
 800329a:	2b00      	cmp	r3, #0
 800329c:	f000 810a 	beq.w	80034b4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80032a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d011      	beq.n	80032d0 <HAL_UART_IRQHandler+0xbc>
 80032ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00b      	beq.n	80032d0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2201      	movs	r2, #1
 80032be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032c6:	f043 0201 	orr.w	r2, r3, #1
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80032d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d011      	beq.n	8003300 <HAL_UART_IRQHandler+0xec>
 80032dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80032e0:	f003 0301 	and.w	r3, r3, #1
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00b      	beq.n	8003300 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2202      	movs	r2, #2
 80032ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032f6:	f043 0204 	orr.w	r2, r3, #4
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	d011      	beq.n	8003330 <HAL_UART_IRQHandler+0x11c>
 800330c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00b      	beq.n	8003330 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2204      	movs	r2, #4
 800331e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003326:	f043 0202 	orr.w	r2, r3, #2
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003334:	f003 0308 	and.w	r3, r3, #8
 8003338:	2b00      	cmp	r3, #0
 800333a:	d017      	beq.n	800336c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800333c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003340:	f003 0320 	and.w	r3, r3, #32
 8003344:	2b00      	cmp	r3, #0
 8003346:	d105      	bne.n	8003354 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003348:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800334c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00b      	beq.n	800336c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2208      	movs	r2, #8
 800335a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003362:	f043 0208 	orr.w	r2, r3, #8
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800336c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003370:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003374:	2b00      	cmp	r3, #0
 8003376:	d012      	beq.n	800339e <HAL_UART_IRQHandler+0x18a>
 8003378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800337c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00c      	beq.n	800339e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800338c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003394:	f043 0220 	orr.w	r2, r3, #32
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f000 8211 	beq.w	80037cc <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80033aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033ae:	f003 0320 	and.w	r3, r3, #32
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d00d      	beq.n	80033d2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80033b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033ba:	f003 0320 	and.w	r3, r3, #32
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d007      	beq.n	80033d2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d003      	beq.n	80033d2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033d8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e6:	2b40      	cmp	r3, #64	; 0x40
 80033e8:	d005      	beq.n	80033f6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80033ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80033ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d04f      	beq.n	8003496 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 fd97 	bl	8003f2a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003406:	2b40      	cmp	r3, #64	; 0x40
 8003408:	d141      	bne.n	800348e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	3308      	adds	r3, #8
 8003410:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003414:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003418:	e853 3f00 	ldrex	r3, [r3]
 800341c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003420:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003424:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003428:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	3308      	adds	r3, #8
 8003432:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003436:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800343a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800343e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003442:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003446:	e841 2300 	strex	r3, r2, [r1]
 800344a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800344e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d1d9      	bne.n	800340a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800345a:	2b00      	cmp	r3, #0
 800345c:	d013      	beq.n	8003486 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003462:	4a13      	ldr	r2, [pc, #76]	; (80034b0 <HAL_UART_IRQHandler+0x29c>)
 8003464:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800346a:	4618      	mov	r0, r3
 800346c:	f7fd fc60 	bl	8000d30 <HAL_DMA_Abort_IT>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d017      	beq.n	80034a6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800347a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003480:	4610      	mov	r0, r2
 8003482:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003484:	e00f      	b.n	80034a6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f9b4 	bl	80037f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800348c:	e00b      	b.n	80034a6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f9b0 	bl	80037f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003494:	e007      	b.n	80034a6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f9ac 	bl	80037f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80034a4:	e192      	b.n	80037cc <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034a6:	bf00      	nop
    return;
 80034a8:	e190      	b.n	80037cc <HAL_UART_IRQHandler+0x5b8>
 80034aa:	bf00      	nop
 80034ac:	04000120 	.word	0x04000120
 80034b0:	08003ff3 	.word	0x08003ff3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	f040 814b 	bne.w	8003754 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80034be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034c2:	f003 0310 	and.w	r3, r3, #16
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 8144 	beq.w	8003754 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80034cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034d0:	f003 0310 	and.w	r3, r3, #16
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f000 813d 	beq.w	8003754 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2210      	movs	r2, #16
 80034e0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ec:	2b40      	cmp	r3, #64	; 0x40
 80034ee:	f040 80b5 	bne.w	800365c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80034fe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003502:	2b00      	cmp	r3, #0
 8003504:	f000 8164 	beq.w	80037d0 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800350e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003512:	429a      	cmp	r2, r3
 8003514:	f080 815c 	bcs.w	80037d0 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800351e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	2b20      	cmp	r3, #32
 800352a:	f000 8086 	beq.w	800363a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003536:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800353a:	e853 3f00 	ldrex	r3, [r3]
 800353e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003542:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003546:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800354a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003558:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800355c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003560:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003564:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003568:	e841 2300 	strex	r3, r2, [r1]
 800356c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003570:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1da      	bne.n	800352e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	3308      	adds	r3, #8
 800357e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003580:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003582:	e853 3f00 	ldrex	r3, [r3]
 8003586:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003588:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800358a:	f023 0301 	bic.w	r3, r3, #1
 800358e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	3308      	adds	r3, #8
 8003598:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800359c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80035a0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80035a4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80035a8:	e841 2300 	strex	r3, r2, [r1]
 80035ac:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80035ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d1e1      	bne.n	8003578 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	3308      	adds	r3, #8
 80035ba:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035be:	e853 3f00 	ldrex	r3, [r3]
 80035c2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80035c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	3308      	adds	r3, #8
 80035d4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80035d8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80035da:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035dc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80035de:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80035e0:	e841 2300 	strex	r3, r2, [r1]
 80035e4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80035e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1e3      	bne.n	80035b4 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2220      	movs	r2, #32
 80035f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003602:	e853 3f00 	ldrex	r3, [r3]
 8003606:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003608:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800360a:	f023 0310 	bic.w	r3, r3, #16
 800360e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	461a      	mov	r2, r3
 8003618:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800361c:	65bb      	str	r3, [r7, #88]	; 0x58
 800361e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003620:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003622:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003624:	e841 2300 	strex	r3, r2, [r1]
 8003628:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800362a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1e4      	bne.n	80035fa <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003634:	4618      	mov	r0, r3
 8003636:	f7fd fb42 	bl	8000cbe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2202      	movs	r2, #2
 800363e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800364c:	b29b      	uxth	r3, r3
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	b29b      	uxth	r3, r3
 8003652:	4619      	mov	r1, r3
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 f8d7 	bl	8003808 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800365a:	e0b9      	b.n	80037d0 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003668:	b29b      	uxth	r3, r3
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003676:	b29b      	uxth	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	f000 80ab 	beq.w	80037d4 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800367e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003682:	2b00      	cmp	r3, #0
 8003684:	f000 80a6 	beq.w	80037d4 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003690:	e853 3f00 	ldrex	r3, [r3]
 8003694:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003698:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800369c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	461a      	mov	r2, r3
 80036a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80036aa:	647b      	str	r3, [r7, #68]	; 0x44
 80036ac:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80036b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80036b2:	e841 2300 	strex	r3, r2, [r1]
 80036b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80036b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d1e4      	bne.n	8003688 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	3308      	adds	r3, #8
 80036c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c8:	e853 3f00 	ldrex	r3, [r3]
 80036cc:	623b      	str	r3, [r7, #32]
   return(result);
 80036ce:	6a3b      	ldr	r3, [r7, #32]
 80036d0:	f023 0301 	bic.w	r3, r3, #1
 80036d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	3308      	adds	r3, #8
 80036de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80036e2:	633a      	str	r2, [r7, #48]	; 0x30
 80036e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80036e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036ea:	e841 2300 	strex	r3, r2, [r1]
 80036ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80036f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1e3      	bne.n	80036be <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2220      	movs	r2, #32
 80036fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	e853 3f00 	ldrex	r3, [r3]
 8003716:	60fb      	str	r3, [r7, #12]
   return(result);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 0310 	bic.w	r3, r3, #16
 800371e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	461a      	mov	r2, r3
 8003728:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800372c:	61fb      	str	r3, [r7, #28]
 800372e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003730:	69b9      	ldr	r1, [r7, #24]
 8003732:	69fa      	ldr	r2, [r7, #28]
 8003734:	e841 2300 	strex	r3, r2, [r1]
 8003738:	617b      	str	r3, [r7, #20]
   return(result);
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1e4      	bne.n	800370a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003746:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800374a:	4619      	mov	r1, r3
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 f85b 	bl	8003808 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003752:	e03f      	b.n	80037d4 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003758:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00e      	beq.n	800377e <HAL_UART_IRQHandler+0x56a>
 8003760:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003764:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d008      	beq.n	800377e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003774:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 fc7b 	bl	8004072 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800377c:	e02d      	b.n	80037da <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800377e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00e      	beq.n	80037a8 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800378a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800378e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003792:	2b00      	cmp	r3, #0
 8003794:	d008      	beq.n	80037a8 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800379a:	2b00      	cmp	r3, #0
 800379c:	d01c      	beq.n	80037d8 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	4798      	blx	r3
    }
    return;
 80037a6:	e017      	b.n	80037d8 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80037a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d012      	beq.n	80037da <HAL_UART_IRQHandler+0x5c6>
 80037b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d00c      	beq.n	80037da <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 fc2c 	bl	800401e <UART_EndTransmit_IT>
    return;
 80037c6:	e008      	b.n	80037da <HAL_UART_IRQHandler+0x5c6>
      return;
 80037c8:	bf00      	nop
 80037ca:	e006      	b.n	80037da <HAL_UART_IRQHandler+0x5c6>
    return;
 80037cc:	bf00      	nop
 80037ce:	e004      	b.n	80037da <HAL_UART_IRQHandler+0x5c6>
      return;
 80037d0:	bf00      	nop
 80037d2:	e002      	b.n	80037da <HAL_UART_IRQHandler+0x5c6>
      return;
 80037d4:	bf00      	nop
 80037d6:	e000      	b.n	80037da <HAL_UART_IRQHandler+0x5c6>
    return;
 80037d8:	bf00      	nop
  }

}
 80037da:	37e8      	adds	r7, #232	; 0xe8
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	460b      	mov	r3, r1
 8003812:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003814:	bf00      	nop
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b088      	sub	sp, #32
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003828:	2300      	movs	r3, #0
 800382a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	431a      	orrs	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	431a      	orrs	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	4313      	orrs	r3, r2
 8003842:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	4b92      	ldr	r3, [pc, #584]	; (8003a94 <UART_SetConfig+0x274>)
 800384c:	4013      	ands	r3, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6812      	ldr	r2, [r2, #0]
 8003852:	6979      	ldr	r1, [r7, #20]
 8003854:	430b      	orrs	r3, r1
 8003856:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	68da      	ldr	r2, [r3, #12]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	430a      	orrs	r2, r1
 800386c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	697a      	ldr	r2, [r7, #20]
 800387a:	4313      	orrs	r3, r2
 800387c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	430a      	orrs	r2, r1
 8003890:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a80      	ldr	r2, [pc, #512]	; (8003a98 <UART_SetConfig+0x278>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d120      	bne.n	80038de <UART_SetConfig+0xbe>
 800389c:	4b7f      	ldr	r3, [pc, #508]	; (8003a9c <UART_SetConfig+0x27c>)
 800389e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a0:	f003 0303 	and.w	r3, r3, #3
 80038a4:	2b03      	cmp	r3, #3
 80038a6:	d817      	bhi.n	80038d8 <UART_SetConfig+0xb8>
 80038a8:	a201      	add	r2, pc, #4	; (adr r2, 80038b0 <UART_SetConfig+0x90>)
 80038aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ae:	bf00      	nop
 80038b0:	080038c1 	.word	0x080038c1
 80038b4:	080038cd 	.word	0x080038cd
 80038b8:	080038d3 	.word	0x080038d3
 80038bc:	080038c7 	.word	0x080038c7
 80038c0:	2301      	movs	r3, #1
 80038c2:	77fb      	strb	r3, [r7, #31]
 80038c4:	e0b5      	b.n	8003a32 <UART_SetConfig+0x212>
 80038c6:	2302      	movs	r3, #2
 80038c8:	77fb      	strb	r3, [r7, #31]
 80038ca:	e0b2      	b.n	8003a32 <UART_SetConfig+0x212>
 80038cc:	2304      	movs	r3, #4
 80038ce:	77fb      	strb	r3, [r7, #31]
 80038d0:	e0af      	b.n	8003a32 <UART_SetConfig+0x212>
 80038d2:	2308      	movs	r3, #8
 80038d4:	77fb      	strb	r3, [r7, #31]
 80038d6:	e0ac      	b.n	8003a32 <UART_SetConfig+0x212>
 80038d8:	2310      	movs	r3, #16
 80038da:	77fb      	strb	r3, [r7, #31]
 80038dc:	e0a9      	b.n	8003a32 <UART_SetConfig+0x212>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a6f      	ldr	r2, [pc, #444]	; (8003aa0 <UART_SetConfig+0x280>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d124      	bne.n	8003932 <UART_SetConfig+0x112>
 80038e8:	4b6c      	ldr	r3, [pc, #432]	; (8003a9c <UART_SetConfig+0x27c>)
 80038ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038f0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80038f4:	d011      	beq.n	800391a <UART_SetConfig+0xfa>
 80038f6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80038fa:	d817      	bhi.n	800392c <UART_SetConfig+0x10c>
 80038fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003900:	d011      	beq.n	8003926 <UART_SetConfig+0x106>
 8003902:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003906:	d811      	bhi.n	800392c <UART_SetConfig+0x10c>
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <UART_SetConfig+0xf4>
 800390c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003910:	d006      	beq.n	8003920 <UART_SetConfig+0x100>
 8003912:	e00b      	b.n	800392c <UART_SetConfig+0x10c>
 8003914:	2300      	movs	r3, #0
 8003916:	77fb      	strb	r3, [r7, #31]
 8003918:	e08b      	b.n	8003a32 <UART_SetConfig+0x212>
 800391a:	2302      	movs	r3, #2
 800391c:	77fb      	strb	r3, [r7, #31]
 800391e:	e088      	b.n	8003a32 <UART_SetConfig+0x212>
 8003920:	2304      	movs	r3, #4
 8003922:	77fb      	strb	r3, [r7, #31]
 8003924:	e085      	b.n	8003a32 <UART_SetConfig+0x212>
 8003926:	2308      	movs	r3, #8
 8003928:	77fb      	strb	r3, [r7, #31]
 800392a:	e082      	b.n	8003a32 <UART_SetConfig+0x212>
 800392c:	2310      	movs	r3, #16
 800392e:	77fb      	strb	r3, [r7, #31]
 8003930:	e07f      	b.n	8003a32 <UART_SetConfig+0x212>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a5b      	ldr	r2, [pc, #364]	; (8003aa4 <UART_SetConfig+0x284>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d124      	bne.n	8003986 <UART_SetConfig+0x166>
 800393c:	4b57      	ldr	r3, [pc, #348]	; (8003a9c <UART_SetConfig+0x27c>)
 800393e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003940:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003944:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003948:	d011      	beq.n	800396e <UART_SetConfig+0x14e>
 800394a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800394e:	d817      	bhi.n	8003980 <UART_SetConfig+0x160>
 8003950:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003954:	d011      	beq.n	800397a <UART_SetConfig+0x15a>
 8003956:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800395a:	d811      	bhi.n	8003980 <UART_SetConfig+0x160>
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <UART_SetConfig+0x148>
 8003960:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003964:	d006      	beq.n	8003974 <UART_SetConfig+0x154>
 8003966:	e00b      	b.n	8003980 <UART_SetConfig+0x160>
 8003968:	2300      	movs	r3, #0
 800396a:	77fb      	strb	r3, [r7, #31]
 800396c:	e061      	b.n	8003a32 <UART_SetConfig+0x212>
 800396e:	2302      	movs	r3, #2
 8003970:	77fb      	strb	r3, [r7, #31]
 8003972:	e05e      	b.n	8003a32 <UART_SetConfig+0x212>
 8003974:	2304      	movs	r3, #4
 8003976:	77fb      	strb	r3, [r7, #31]
 8003978:	e05b      	b.n	8003a32 <UART_SetConfig+0x212>
 800397a:	2308      	movs	r3, #8
 800397c:	77fb      	strb	r3, [r7, #31]
 800397e:	e058      	b.n	8003a32 <UART_SetConfig+0x212>
 8003980:	2310      	movs	r3, #16
 8003982:	77fb      	strb	r3, [r7, #31]
 8003984:	e055      	b.n	8003a32 <UART_SetConfig+0x212>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a47      	ldr	r2, [pc, #284]	; (8003aa8 <UART_SetConfig+0x288>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d124      	bne.n	80039da <UART_SetConfig+0x1ba>
 8003990:	4b42      	ldr	r3, [pc, #264]	; (8003a9c <UART_SetConfig+0x27c>)
 8003992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003994:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003998:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800399c:	d011      	beq.n	80039c2 <UART_SetConfig+0x1a2>
 800399e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80039a2:	d817      	bhi.n	80039d4 <UART_SetConfig+0x1b4>
 80039a4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80039a8:	d011      	beq.n	80039ce <UART_SetConfig+0x1ae>
 80039aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80039ae:	d811      	bhi.n	80039d4 <UART_SetConfig+0x1b4>
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <UART_SetConfig+0x19c>
 80039b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039b8:	d006      	beq.n	80039c8 <UART_SetConfig+0x1a8>
 80039ba:	e00b      	b.n	80039d4 <UART_SetConfig+0x1b4>
 80039bc:	2300      	movs	r3, #0
 80039be:	77fb      	strb	r3, [r7, #31]
 80039c0:	e037      	b.n	8003a32 <UART_SetConfig+0x212>
 80039c2:	2302      	movs	r3, #2
 80039c4:	77fb      	strb	r3, [r7, #31]
 80039c6:	e034      	b.n	8003a32 <UART_SetConfig+0x212>
 80039c8:	2304      	movs	r3, #4
 80039ca:	77fb      	strb	r3, [r7, #31]
 80039cc:	e031      	b.n	8003a32 <UART_SetConfig+0x212>
 80039ce:	2308      	movs	r3, #8
 80039d0:	77fb      	strb	r3, [r7, #31]
 80039d2:	e02e      	b.n	8003a32 <UART_SetConfig+0x212>
 80039d4:	2310      	movs	r3, #16
 80039d6:	77fb      	strb	r3, [r7, #31]
 80039d8:	e02b      	b.n	8003a32 <UART_SetConfig+0x212>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a33      	ldr	r2, [pc, #204]	; (8003aac <UART_SetConfig+0x28c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d124      	bne.n	8003a2e <UART_SetConfig+0x20e>
 80039e4:	4b2d      	ldr	r3, [pc, #180]	; (8003a9c <UART_SetConfig+0x27c>)
 80039e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80039ec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039f0:	d011      	beq.n	8003a16 <UART_SetConfig+0x1f6>
 80039f2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039f6:	d817      	bhi.n	8003a28 <UART_SetConfig+0x208>
 80039f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039fc:	d011      	beq.n	8003a22 <UART_SetConfig+0x202>
 80039fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a02:	d811      	bhi.n	8003a28 <UART_SetConfig+0x208>
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <UART_SetConfig+0x1f0>
 8003a08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a0c:	d006      	beq.n	8003a1c <UART_SetConfig+0x1fc>
 8003a0e:	e00b      	b.n	8003a28 <UART_SetConfig+0x208>
 8003a10:	2300      	movs	r3, #0
 8003a12:	77fb      	strb	r3, [r7, #31]
 8003a14:	e00d      	b.n	8003a32 <UART_SetConfig+0x212>
 8003a16:	2302      	movs	r3, #2
 8003a18:	77fb      	strb	r3, [r7, #31]
 8003a1a:	e00a      	b.n	8003a32 <UART_SetConfig+0x212>
 8003a1c:	2304      	movs	r3, #4
 8003a1e:	77fb      	strb	r3, [r7, #31]
 8003a20:	e007      	b.n	8003a32 <UART_SetConfig+0x212>
 8003a22:	2308      	movs	r3, #8
 8003a24:	77fb      	strb	r3, [r7, #31]
 8003a26:	e004      	b.n	8003a32 <UART_SetConfig+0x212>
 8003a28:	2310      	movs	r3, #16
 8003a2a:	77fb      	strb	r3, [r7, #31]
 8003a2c:	e001      	b.n	8003a32 <UART_SetConfig+0x212>
 8003a2e:	2310      	movs	r3, #16
 8003a30:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a3a:	d16b      	bne.n	8003b14 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003a3c:	7ffb      	ldrb	r3, [r7, #31]
 8003a3e:	2b08      	cmp	r3, #8
 8003a40:	d838      	bhi.n	8003ab4 <UART_SetConfig+0x294>
 8003a42:	a201      	add	r2, pc, #4	; (adr r2, 8003a48 <UART_SetConfig+0x228>)
 8003a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a48:	08003a6d 	.word	0x08003a6d
 8003a4c:	08003a75 	.word	0x08003a75
 8003a50:	08003a7d 	.word	0x08003a7d
 8003a54:	08003ab5 	.word	0x08003ab5
 8003a58:	08003a83 	.word	0x08003a83
 8003a5c:	08003ab5 	.word	0x08003ab5
 8003a60:	08003ab5 	.word	0x08003ab5
 8003a64:	08003ab5 	.word	0x08003ab5
 8003a68:	08003a8b 	.word	0x08003a8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a6c:	f7fe fd9e 	bl	80025ac <HAL_RCC_GetPCLK1Freq>
 8003a70:	61b8      	str	r0, [r7, #24]
        break;
 8003a72:	e024      	b.n	8003abe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a74:	f7fe fdbc 	bl	80025f0 <HAL_RCC_GetPCLK2Freq>
 8003a78:	61b8      	str	r0, [r7, #24]
        break;
 8003a7a:	e020      	b.n	8003abe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a7c:	4b0c      	ldr	r3, [pc, #48]	; (8003ab0 <UART_SetConfig+0x290>)
 8003a7e:	61bb      	str	r3, [r7, #24]
        break;
 8003a80:	e01d      	b.n	8003abe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a82:	f7fe fd1d 	bl	80024c0 <HAL_RCC_GetSysClockFreq>
 8003a86:	61b8      	str	r0, [r7, #24]
        break;
 8003a88:	e019      	b.n	8003abe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a8e:	61bb      	str	r3, [r7, #24]
        break;
 8003a90:	e015      	b.n	8003abe <UART_SetConfig+0x29e>
 8003a92:	bf00      	nop
 8003a94:	efff69f3 	.word	0xefff69f3
 8003a98:	40013800 	.word	0x40013800
 8003a9c:	40021000 	.word	0x40021000
 8003aa0:	40004400 	.word	0x40004400
 8003aa4:	40004800 	.word	0x40004800
 8003aa8:	40004c00 	.word	0x40004c00
 8003aac:	40005000 	.word	0x40005000
 8003ab0:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	77bb      	strb	r3, [r7, #30]
        break;
 8003abc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d073      	beq.n	8003bac <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	005a      	lsls	r2, r3, #1
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	085b      	lsrs	r3, r3, #1
 8003ace:	441a      	add	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	2b0f      	cmp	r3, #15
 8003ade:	d916      	bls.n	8003b0e <UART_SetConfig+0x2ee>
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ae6:	d212      	bcs.n	8003b0e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	f023 030f 	bic.w	r3, r3, #15
 8003af0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	085b      	lsrs	r3, r3, #1
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	f003 0307 	and.w	r3, r3, #7
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	89fb      	ldrh	r3, [r7, #14]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	89fa      	ldrh	r2, [r7, #14]
 8003b0a:	60da      	str	r2, [r3, #12]
 8003b0c:	e04e      	b.n	8003bac <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	77bb      	strb	r3, [r7, #30]
 8003b12:	e04b      	b.n	8003bac <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003b14:	7ffb      	ldrb	r3, [r7, #31]
 8003b16:	2b08      	cmp	r3, #8
 8003b18:	d827      	bhi.n	8003b6a <UART_SetConfig+0x34a>
 8003b1a:	a201      	add	r2, pc, #4	; (adr r2, 8003b20 <UART_SetConfig+0x300>)
 8003b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b20:	08003b45 	.word	0x08003b45
 8003b24:	08003b4d 	.word	0x08003b4d
 8003b28:	08003b55 	.word	0x08003b55
 8003b2c:	08003b6b 	.word	0x08003b6b
 8003b30:	08003b5b 	.word	0x08003b5b
 8003b34:	08003b6b 	.word	0x08003b6b
 8003b38:	08003b6b 	.word	0x08003b6b
 8003b3c:	08003b6b 	.word	0x08003b6b
 8003b40:	08003b63 	.word	0x08003b63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b44:	f7fe fd32 	bl	80025ac <HAL_RCC_GetPCLK1Freq>
 8003b48:	61b8      	str	r0, [r7, #24]
        break;
 8003b4a:	e013      	b.n	8003b74 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b4c:	f7fe fd50 	bl	80025f0 <HAL_RCC_GetPCLK2Freq>
 8003b50:	61b8      	str	r0, [r7, #24]
        break;
 8003b52:	e00f      	b.n	8003b74 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b54:	4b1b      	ldr	r3, [pc, #108]	; (8003bc4 <UART_SetConfig+0x3a4>)
 8003b56:	61bb      	str	r3, [r7, #24]
        break;
 8003b58:	e00c      	b.n	8003b74 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b5a:	f7fe fcb1 	bl	80024c0 <HAL_RCC_GetSysClockFreq>
 8003b5e:	61b8      	str	r0, [r7, #24]
        break;
 8003b60:	e008      	b.n	8003b74 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b66:	61bb      	str	r3, [r7, #24]
        break;
 8003b68:	e004      	b.n	8003b74 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	77bb      	strb	r3, [r7, #30]
        break;
 8003b72:	bf00      	nop
    }

    if (pclk != 0U)
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d018      	beq.n	8003bac <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	085a      	lsrs	r2, r3, #1
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	441a      	add	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	2b0f      	cmp	r3, #15
 8003b92:	d909      	bls.n	8003ba8 <UART_SetConfig+0x388>
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b9a:	d205      	bcs.n	8003ba8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	60da      	str	r2, [r3, #12]
 8003ba6:	e001      	b.n	8003bac <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003bb8:	7fbb      	ldrb	r3, [r7, #30]
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3720      	adds	r7, #32
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	007a1200 	.word	0x007a1200

08003bc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd4:	f003 0301 	and.w	r3, r3, #1
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00a      	beq.n	8003bf2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00a      	beq.n	8003c14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	430a      	orrs	r2, r1
 8003c12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c18:	f003 0304 	and.w	r3, r3, #4
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00a      	beq.n	8003c36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	f003 0308 	and.w	r3, r3, #8
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00a      	beq.n	8003c58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5c:	f003 0310 	and.w	r3, r3, #16
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00a      	beq.n	8003c7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	430a      	orrs	r2, r1
 8003c78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	f003 0320 	and.w	r3, r3, #32
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00a      	beq.n	8003c9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d01a      	beq.n	8003cde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cc6:	d10a      	bne.n	8003cde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00a      	beq.n	8003d00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	605a      	str	r2, [r3, #4]
  }
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b098      	sub	sp, #96	; 0x60
 8003d10:	af02      	add	r7, sp, #8
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d1c:	f7fc fe8e 	bl	8000a3c <HAL_GetTick>
 8003d20:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d12e      	bne.n	8003d8e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f88c 	bl	8003e5c <UART_WaitOnFlagUntilTimeout>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d021      	beq.n	8003d8e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d52:	e853 3f00 	ldrex	r3, [r3]
 8003d56:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d5e:	653b      	str	r3, [r7, #80]	; 0x50
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	461a      	mov	r2, r3
 8003d66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d68:	647b      	str	r3, [r7, #68]	; 0x44
 8003d6a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d70:	e841 2300 	strex	r3, r2, [r1]
 8003d74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1e6      	bne.n	8003d4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2220      	movs	r2, #32
 8003d80:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e062      	b.n	8003e54 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0304 	and.w	r3, r3, #4
 8003d98:	2b04      	cmp	r3, #4
 8003d9a:	d149      	bne.n	8003e30 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003da4:	2200      	movs	r2, #0
 8003da6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f856 	bl	8003e5c <UART_WaitOnFlagUntilTimeout>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d03c      	beq.n	8003e30 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbe:	e853 3f00 	ldrex	r3, [r3]
 8003dc2:	623b      	str	r3, [r7, #32]
   return(result);
 8003dc4:	6a3b      	ldr	r3, [r7, #32]
 8003dc6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003dca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dd4:	633b      	str	r3, [r7, #48]	; 0x30
 8003dd6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003dda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ddc:	e841 2300 	strex	r3, r2, [r1]
 8003de0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1e6      	bne.n	8003db6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	3308      	adds	r3, #8
 8003dee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	e853 3f00 	ldrex	r3, [r3]
 8003df6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f023 0301 	bic.w	r3, r3, #1
 8003dfe:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	3308      	adds	r3, #8
 8003e06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003e08:	61fa      	str	r2, [r7, #28]
 8003e0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0c:	69b9      	ldr	r1, [r7, #24]
 8003e0e:	69fa      	ldr	r2, [r7, #28]
 8003e10:	e841 2300 	strex	r3, r2, [r1]
 8003e14:	617b      	str	r3, [r7, #20]
   return(result);
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d1e5      	bne.n	8003de8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2220      	movs	r2, #32
 8003e20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e011      	b.n	8003e54 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2220      	movs	r2, #32
 8003e34:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2220      	movs	r2, #32
 8003e3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3758      	adds	r7, #88	; 0x58
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	603b      	str	r3, [r7, #0]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e6c:	e049      	b.n	8003f02 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e74:	d045      	beq.n	8003f02 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e76:	f7fc fde1 	bl	8000a3c <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	69ba      	ldr	r2, [r7, #24]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d302      	bcc.n	8003e8c <UART_WaitOnFlagUntilTimeout+0x30>
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e048      	b.n	8003f22 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0304 	and.w	r3, r3, #4
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d031      	beq.n	8003f02 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	69db      	ldr	r3, [r3, #28]
 8003ea4:	f003 0308 	and.w	r3, r3, #8
 8003ea8:	2b08      	cmp	r3, #8
 8003eaa:	d110      	bne.n	8003ece <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2208      	movs	r2, #8
 8003eb2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f000 f838 	bl	8003f2a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2208      	movs	r2, #8
 8003ebe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e029      	b.n	8003f22 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	69db      	ldr	r3, [r3, #28]
 8003ed4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ed8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003edc:	d111      	bne.n	8003f02 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ee6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 f81e 	bl	8003f2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2220      	movs	r2, #32
 8003ef2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e00f      	b.n	8003f22 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	69da      	ldr	r2, [r3, #28]
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	68ba      	ldr	r2, [r7, #8]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	bf0c      	ite	eq
 8003f12:	2301      	moveq	r3, #1
 8003f14:	2300      	movne	r3, #0
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	461a      	mov	r2, r3
 8003f1a:	79fb      	ldrb	r3, [r7, #7]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d0a6      	beq.n	8003e6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3710      	adds	r7, #16
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b095      	sub	sp, #84	; 0x54
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f3a:	e853 3f00 	ldrex	r3, [r3]
 8003f3e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f50:	643b      	str	r3, [r7, #64]	; 0x40
 8003f52:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003f56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f58:	e841 2300 	strex	r3, r2, [r1]
 8003f5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1e6      	bne.n	8003f32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3308      	adds	r3, #8
 8003f6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6c:	6a3b      	ldr	r3, [r7, #32]
 8003f6e:	e853 3f00 	ldrex	r3, [r3]
 8003f72:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	f023 0301 	bic.w	r3, r3, #1
 8003f7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	3308      	adds	r3, #8
 8003f82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f84:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f8c:	e841 2300 	strex	r3, r2, [r1]
 8003f90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1e5      	bne.n	8003f64 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d118      	bne.n	8003fd2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	e853 3f00 	ldrex	r3, [r3]
 8003fac:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	f023 0310 	bic.w	r3, r3, #16
 8003fb4:	647b      	str	r3, [r7, #68]	; 0x44
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	461a      	mov	r2, r3
 8003fbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fbe:	61bb      	str	r3, [r7, #24]
 8003fc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc2:	6979      	ldr	r1, [r7, #20]
 8003fc4:	69ba      	ldr	r2, [r7, #24]
 8003fc6:	e841 2300 	strex	r3, r2, [r1]
 8003fca:	613b      	str	r3, [r7, #16]
   return(result);
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1e6      	bne.n	8003fa0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003fe6:	bf00      	nop
 8003fe8:	3754      	adds	r7, #84	; 0x54
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b084      	sub	sp, #16
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2200      	movs	r2, #0
 8004004:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f7ff fbef 	bl	80037f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004016:	bf00      	nop
 8004018:	3710      	adds	r7, #16
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b088      	sub	sp, #32
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	e853 3f00 	ldrex	r3, [r3]
 8004032:	60bb      	str	r3, [r7, #8]
   return(result);
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	461a      	mov	r2, r3
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	61bb      	str	r3, [r7, #24]
 8004046:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004048:	6979      	ldr	r1, [r7, #20]
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	e841 2300 	strex	r3, r2, [r1]
 8004050:	613b      	str	r3, [r7, #16]
   return(result);
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d1e6      	bne.n	8004026 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2220      	movs	r2, #32
 800405c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f7ff fbbb 	bl	80037e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800406a:	bf00      	nop
 800406c:	3720      	adds	r7, #32
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}

08004072 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004072:	b480      	push	{r7}
 8004074:	b083      	sub	sp, #12
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr

08004086 <memset>:
 8004086:	4402      	add	r2, r0
 8004088:	4603      	mov	r3, r0
 800408a:	4293      	cmp	r3, r2
 800408c:	d100      	bne.n	8004090 <memset+0xa>
 800408e:	4770      	bx	lr
 8004090:	f803 1b01 	strb.w	r1, [r3], #1
 8004094:	e7f9      	b.n	800408a <memset+0x4>
	...

08004098 <__libc_init_array>:
 8004098:	b570      	push	{r4, r5, r6, lr}
 800409a:	4d0d      	ldr	r5, [pc, #52]	; (80040d0 <__libc_init_array+0x38>)
 800409c:	4c0d      	ldr	r4, [pc, #52]	; (80040d4 <__libc_init_array+0x3c>)
 800409e:	1b64      	subs	r4, r4, r5
 80040a0:	10a4      	asrs	r4, r4, #2
 80040a2:	2600      	movs	r6, #0
 80040a4:	42a6      	cmp	r6, r4
 80040a6:	d109      	bne.n	80040bc <__libc_init_array+0x24>
 80040a8:	4d0b      	ldr	r5, [pc, #44]	; (80040d8 <__libc_init_array+0x40>)
 80040aa:	4c0c      	ldr	r4, [pc, #48]	; (80040dc <__libc_init_array+0x44>)
 80040ac:	f000 f818 	bl	80040e0 <_init>
 80040b0:	1b64      	subs	r4, r4, r5
 80040b2:	10a4      	asrs	r4, r4, #2
 80040b4:	2600      	movs	r6, #0
 80040b6:	42a6      	cmp	r6, r4
 80040b8:	d105      	bne.n	80040c6 <__libc_init_array+0x2e>
 80040ba:	bd70      	pop	{r4, r5, r6, pc}
 80040bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80040c0:	4798      	blx	r3
 80040c2:	3601      	adds	r6, #1
 80040c4:	e7ee      	b.n	80040a4 <__libc_init_array+0xc>
 80040c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80040ca:	4798      	blx	r3
 80040cc:	3601      	adds	r6, #1
 80040ce:	e7f2      	b.n	80040b6 <__libc_init_array+0x1e>
 80040d0:	08004130 	.word	0x08004130
 80040d4:	08004130 	.word	0x08004130
 80040d8:	08004130 	.word	0x08004130
 80040dc:	08004134 	.word	0x08004134

080040e0 <_init>:
 80040e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e2:	bf00      	nop
 80040e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040e6:	bc08      	pop	{r3}
 80040e8:	469e      	mov	lr, r3
 80040ea:	4770      	bx	lr

080040ec <_fini>:
 80040ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ee:	bf00      	nop
 80040f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040f2:	bc08      	pop	{r3}
 80040f4:	469e      	mov	lr, r3
 80040f6:	4770      	bx	lr
