<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="im_load" solutionName="solution1" date="2023-10-04T15:12:56.739+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="im_load" solutionName="solution1" date="2023-10-04T15:12:49.918+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 1d18e95d4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1664.965 ; gain = 82.090&#xD;&#xA;Post Restoration Checksum: NetGraph: ecfbf109 NumContArr: e492a4cb Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 1d18e95d4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1687.773 ; gain = 104.898&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1d18e95d4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1687.773 ; gain = 104.898&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1d18e95d4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1687.773 ; gain = 104.898&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 1ce49d1c8&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1687.773 ; gain = 104.898" projectName="im_load" solutionName="solution1" date="2023-10-04T15:12:49.910+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mem_V_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mem_V_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="im_load" solutionName="solution1" date="2023-10-04T15:12:19.892+0200" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
