Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 11 14:27:53 2022
| Host         : LAPTOP-9GJB53N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ParCoGli_timing_summary_routed.rpt -pb ParCoGli_timing_summary_routed.pb -rpx ParCoGli_timing_summary_routed.rpx -warn_on_violation
| Design       : ParCoGli
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-18  Warning   Missing input or output delay     13          
TIMING-20  Warning   Non-clocked latch                 53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1696)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1696)
---------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[0]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[10]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[11]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[12]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[13]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[14]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[15]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[16]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[17]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[18]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[19]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[1]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[20]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[21]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[22]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[23]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[24]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[25]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[26]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[27]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[28]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[29]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[2]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[30]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[31]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[4]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[5]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[6]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[7]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[8]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.456        0.000                      0                  914        0.054        0.000                      0                  914        4.500        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.456        0.000                      0                  914        0.054        0.000                      0                  914        4.500        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 1.596ns (25.472%)  route 4.670ns (74.528%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          1.100    11.525    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y107        FDRE                                         r  tiempoinyectoGlucosa_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613    14.954    clk_IBUF_BUFG
    SLICE_X18Y107        FDRE                                         r  tiempoinyectoGlucosa_reg[24]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X18Y107        FDRE (Setup_fdre_C_CE)      -0.205    14.981    tiempoinyectoGlucosa_reg[24]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 1.596ns (25.472%)  route 4.670ns (74.528%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          1.100    11.525    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y107        FDRE                                         r  tiempoinyectoGlucosa_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613    14.954    clk_IBUF_BUFG
    SLICE_X18Y107        FDRE                                         r  tiempoinyectoGlucosa_reg[25]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X18Y107        FDRE (Setup_fdre_C_CE)      -0.205    14.981    tiempoinyectoGlucosa_reg[25]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 1.596ns (25.472%)  route 4.670ns (74.528%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          1.100    11.525    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y107        FDRE                                         r  tiempoinyectoGlucosa_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613    14.954    clk_IBUF_BUFG
    SLICE_X18Y107        FDRE                                         r  tiempoinyectoGlucosa_reg[26]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X18Y107        FDRE (Setup_fdre_C_CE)      -0.205    14.981    tiempoinyectoGlucosa_reg[26]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 1.596ns (25.472%)  route 4.670ns (74.528%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          1.100    11.525    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y107        FDRE                                         r  tiempoinyectoGlucosa_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613    14.954    clk_IBUF_BUFG
    SLICE_X18Y107        FDRE                                         r  tiempoinyectoGlucosa_reg[27]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X18Y107        FDRE (Setup_fdre_C_CE)      -0.205    14.981    tiempoinyectoGlucosa_reg[27]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.596ns (26.053%)  route 4.530ns (73.947%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.960    11.385    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y106        FDRE                                         r  tiempoinyectoGlucosa_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.614    14.955    clk_IBUF_BUFG
    SLICE_X18Y106        FDRE                                         r  tiempoinyectoGlucosa_reg[20]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X18Y106        FDRE (Setup_fdre_C_CE)      -0.205    14.982    tiempoinyectoGlucosa_reg[20]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.596ns (26.053%)  route 4.530ns (73.947%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.960    11.385    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y106        FDRE                                         r  tiempoinyectoGlucosa_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.614    14.955    clk_IBUF_BUFG
    SLICE_X18Y106        FDRE                                         r  tiempoinyectoGlucosa_reg[21]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X18Y106        FDRE (Setup_fdre_C_CE)      -0.205    14.982    tiempoinyectoGlucosa_reg[21]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.596ns (26.053%)  route 4.530ns (73.947%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.960    11.385    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y106        FDRE                                         r  tiempoinyectoGlucosa_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.614    14.955    clk_IBUF_BUFG
    SLICE_X18Y106        FDRE                                         r  tiempoinyectoGlucosa_reg[22]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X18Y106        FDRE (Setup_fdre_C_CE)      -0.205    14.982    tiempoinyectoGlucosa_reg[22]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.596ns (26.053%)  route 4.530ns (73.947%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.960    11.385    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y106        FDRE                                         r  tiempoinyectoGlucosa_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.614    14.955    clk_IBUF_BUFG
    SLICE_X18Y106        FDRE                                         r  tiempoinyectoGlucosa_reg[23]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X18Y106        FDRE (Setup_fdre_C_CE)      -0.205    14.982    tiempoinyectoGlucosa_reg[23]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.596ns (26.114%)  route 4.516ns (73.886%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.946    11.371    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y108        FDRE                                         r  tiempoinyectoGlucosa_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613    14.954    clk_IBUF_BUFG
    SLICE_X18Y108        FDRE                                         r  tiempoinyectoGlucosa_reg[28]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X18Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.981    tiempoinyectoGlucosa_reg[28]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.596ns (26.114%)  route 4.516ns (73.886%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.456     5.715 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.825     6.541    divisor_reg[3]
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.665 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.665    divisor[0]_i_33_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.215    divisor_reg[0]_i_20_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.329    divisor_reg[0]_i_13_n_0
    SLICE_X25Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.443    divisor_reg[0]_i_3_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=106, routed)         2.744    10.301    leoGlucosaOInsulina0
    SLICE_X19Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.425 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.946    11.371    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X18Y108        FDRE                                         r  tiempoinyectoGlucosa_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613    14.954    clk_IBUF_BUFG
    SLICE_X18Y108        FDRE                                         r  tiempoinyectoGlucosa_reg[29]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X18Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.981    tiempoinyectoGlucosa_reg[29]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Buzzy/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buzzy/divisor_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    Buzzy/CLK
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Buzzy/divisor_reg[20]/Q
                         net (fo=3, routed)           0.117     1.707    Buzzy/divisor_reg[20]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  Buzzy/divisor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Buzzy/divisor_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  Buzzy/divisor_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    Buzzy/divisor_reg[24]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[24]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    Buzzy/divisor_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Buzzy/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buzzy/divisor_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    Buzzy/CLK
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Buzzy/divisor_reg[20]/Q
                         net (fo=3, routed)           0.117     1.707    Buzzy/divisor_reg[20]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  Buzzy/divisor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Buzzy/divisor_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  Buzzy/divisor_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.969    Buzzy/divisor_reg[24]_i_1_n_5
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[26]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    Buzzy/divisor_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X28Y98         FDRE                                         r  InyectorGlucosa/divisor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[14]/Q
                         net (fo=3, routed)           0.133     1.719    InyectorGlucosa/divisor_reg[14]
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.879 r  InyectorGlucosa/divisor_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.879    InyectorGlucosa/divisor_reg[12]_i_1__2_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.918 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.918    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.972 r  InyectorGlucosa/divisor_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.972    InyectorGlucosa/divisor_reg[20]_i_1__2_n_7
    SLICE_X28Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.918     2.046    InyectorGlucosa/CLK
    SLICE_X28Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[20]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    InyectorGlucosa/divisor_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X28Y98         FDRE                                         r  InyectorGlucosa/divisor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[14]/Q
                         net (fo=3, routed)           0.133     1.719    InyectorGlucosa/divisor_reg[14]
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.879 r  InyectorGlucosa/divisor_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.879    InyectorGlucosa/divisor_reg[12]_i_1__2_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.918 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.918    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.983 r  InyectorGlucosa/divisor_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.983    InyectorGlucosa/divisor_reg[20]_i_1__2_n_5
    SLICE_X28Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.918     2.046    InyectorGlucosa/CLK
    SLICE_X28Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[22]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    InyectorGlucosa/divisor_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Buzzy/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buzzy/divisor_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    Buzzy/CLK
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Buzzy/divisor_reg[20]/Q
                         net (fo=3, routed)           0.117     1.707    Buzzy/divisor_reg[20]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  Buzzy/divisor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Buzzy/divisor_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  Buzzy/divisor_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    Buzzy/divisor_reg[24]_i_1_n_6
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[25]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    Buzzy/divisor_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Buzzy/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buzzy/divisor_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    Buzzy/CLK
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Buzzy/divisor_reg[20]/Q
                         net (fo=3, routed)           0.117     1.707    Buzzy/divisor_reg[20]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  Buzzy/divisor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Buzzy/divisor_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.994 r  Buzzy/divisor_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    Buzzy/divisor_reg[24]_i_1_n_4
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[27]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    Buzzy/divisor_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Buzzy/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buzzy/divisor_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    Buzzy/CLK
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Buzzy/divisor_reg[20]/Q
                         net (fo=3, routed)           0.117     1.707    Buzzy/divisor_reg[20]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  Buzzy/divisor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Buzzy/divisor_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  Buzzy/divisor_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.943    Buzzy/divisor_reg[24]_i_1_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  Buzzy/divisor_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    Buzzy/divisor_reg[28]_i_1_n_7
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[28]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.105     1.905    Buzzy/divisor_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Buzzy/divisor_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buzzy/divisor_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    Buzzy/CLK
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Buzzy/divisor_reg[20]/Q
                         net (fo=3, routed)           0.117     1.707    Buzzy/divisor_reg[20]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  Buzzy/divisor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Buzzy/divisor_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  Buzzy/divisor_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.943    Buzzy/divisor_reg[24]_i_1_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  Buzzy/divisor_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    Buzzy/divisor_reg[28]_i_1_n_5
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[30]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.105     1.905    Buzzy/divisor_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X28Y98         FDRE                                         r  InyectorGlucosa/divisor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[14]/Q
                         net (fo=3, routed)           0.133     1.719    InyectorGlucosa/divisor_reg[14]
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.879 r  InyectorGlucosa/divisor_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.879    InyectorGlucosa/divisor_reg[12]_i_1__2_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.918 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.918    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.008 r  InyectorGlucosa/divisor_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.008    InyectorGlucosa/divisor_reg[20]_i_1__2_n_6
    SLICE_X28Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.918     2.046    InyectorGlucosa/CLK
    SLICE_X28Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[21]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    InyectorGlucosa/divisor_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X28Y98         FDRE                                         r  InyectorGlucosa/divisor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[14]/Q
                         net (fo=3, routed)           0.133     1.719    InyectorGlucosa/divisor_reg[14]
    SLICE_X28Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.879 r  InyectorGlucosa/divisor_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.879    InyectorGlucosa/divisor_reg[12]_i_1__2_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.918 r  InyectorGlucosa/divisor_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.918    InyectorGlucosa/divisor_reg[16]_i_1__2_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.008 r  InyectorGlucosa/divisor_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.008    InyectorGlucosa/divisor_reg[20]_i_1__2_n_4
    SLICE_X28Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.918     2.046    InyectorGlucosa/CLK
    SLICE_X28Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[23]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    InyectorGlucosa/divisor_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      uut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X24Y103  divisor_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X24Y105  divisor_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X24Y105  divisor_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X24Y106  divisor_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X24Y106  divisor_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X24Y106  divisor_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X24Y106  divisor_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X24Y107  divisor_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y103  divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y103  divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y105  divisor_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y105  divisor_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y105  divisor_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y105  divisor_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y106  divisor_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y106  divisor_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y106  divisor_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y106  divisor_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y103  divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y103  divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y105  divisor_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y105  divisor_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y105  divisor_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y105  divisor_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y106  divisor_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y106  divisor_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y106  divisor_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X24Y106  divisor_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 5.326ns (63.072%)  route 3.118ns (36.928%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.392     2.857    sNGlucosa_IBUF
    SLICE_X0Y25          LUT3 (Prop_lut3_I0_O)        0.152     3.009 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.726     4.734    ledRGB_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         3.710     8.444 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.444    ledRGB[1]
    M18                                                               r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 5.125ns (62.525%)  route 3.072ns (37.475%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.385     2.849    sNGlucosa_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.973 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.686     4.660    ledRGB_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537     8.197 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.197    ledRGB[0]
    K17                                                               r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlargina
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 5.058ns (63.016%)  route 2.969ns (36.984%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  sNGlargina (IN)
                         net (fo=0)                   0.000     0.000    sNGlargina
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  sNGlargina_IBUF_inst/O
                         net (fo=2, routed)           1.272     2.714    sNGlargina_IBUF
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124     2.838 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.697     4.535    ledRGB_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         3.492     8.027 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.027    ledRGB[2]
    N17                                                               r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumB1_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            SumA2_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 1.713ns (29.593%)  route 4.075ns (70.407%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         LDCE                         0.000     0.000 r  SumB1_reg[8]/G
    SLICE_X15Y99         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  SumB1_reg[8]/Q
                         net (fo=3, routed)           1.008     1.769    SumB1[8]
    SLICE_X14Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.893 r  SumA2_reg[11]_i_2/O
                         net (fo=3, routed)           0.803     2.697    SumadorSistema1/CarryInt_2
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.146     2.843 r  SumA2_reg[13]_i_2/O
                         net (fo=3, routed)           0.747     3.589    SumadorSistema1/CarryInt_4
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.354     3.943 r  SumA2_reg[15]_i_3/O
                         net (fo=2, routed)           0.855     4.799    SumadorSistema1/CarryInt_6
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.328     5.127 r  SumA2_reg[14]_i_1/O
                         net (fo=1, routed)           0.662     5.788    R[7]
    SLICE_X12Y101        LDCE                                         r  SumA2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumB1_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            SumA2_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 1.737ns (30.062%)  route 4.041ns (69.938%))
  Logic Levels:           5  (LDCE=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         LDCE                         0.000     0.000 r  SumB1_reg[8]/G
    SLICE_X15Y99         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  SumB1_reg[8]/Q
                         net (fo=3, routed)           1.008     1.769    SumB1[8]
    SLICE_X14Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.893 r  SumA2_reg[11]_i_2/O
                         net (fo=3, routed)           0.803     2.697    SumadorSistema1/CarryInt_2
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.146     2.843 r  SumA2_reg[13]_i_2/O
                         net (fo=3, routed)           0.747     3.589    SumadorSistema1/CarryInt_4
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.354     3.943 r  SumA2_reg[15]_i_3/O
                         net (fo=2, routed)           0.855     4.799    SumadorSistema1/CarryInt_6
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.352     5.151 r  SumA2_reg[15]_i_1/O
                         net (fo=1, routed)           0.627     5.778    R[8]
    SLICE_X12Y101        LDCE                                         r  SumA2_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA2_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            SumA1_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 1.351ns (23.918%)  route 4.298ns (76.082%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         LDCE                         0.000     0.000 r  SumA2_reg[9]/G
    SLICE_X14Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SumA2_reg[9]/Q
                         net (fo=2, routed)           0.961     1.586    SumA2[9]
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  nivelGlucosa_reg[9]_i_2/O
                         net (fo=5, routed)           0.619     2.328    nivelGlucosa_reg[9]_i_2_n_0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.452 r  nivelGlucosa_reg[11]_i_2/O
                         net (fo=4, routed)           1.332     3.784    nivelGlucosa_reg[11]_i_2_n_0
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.150     3.934 r  nivelGlucosa_reg[13]_i_3/O
                         net (fo=4, routed)           0.866     4.800    SumadorSistema2/CarryInt_6
    SLICE_X14Y101        LUT6 (Prop_lut6_I2_O)        0.328     5.128 r  SumA1_reg[15]_i_1/O
                         net (fo=1, routed)           0.520     5.649    SumA1_reg[15]_i_1_n_0
    SLICE_X14Y102        LDCE                                         r  SumA1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA2_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            SumA1_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.420ns  (logic 1.145ns (21.125%)  route 4.275ns (78.875%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         LDCE                         0.000     0.000 r  SumA2_reg[9]/G
    SLICE_X14Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SumA2_reg[9]/Q
                         net (fo=2, routed)           0.961     1.586    SumA2[9]
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  nivelGlucosa_reg[9]_i_2/O
                         net (fo=5, routed)           0.619     2.328    nivelGlucosa_reg[9]_i_2_n_0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.452 r  nivelGlucosa_reg[11]_i_2/O
                         net (fo=4, routed)           1.332     3.784    nivelGlucosa_reg[11]_i_2_n_0
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  nivelGlucosa_reg[11]_i_1/O
                         net (fo=3, routed)           0.676     4.584    ResulSum2[13]
    SLICE_X14Y102        LUT4 (Prop_lut4_I0_O)        0.148     4.732 r  SumA1_reg[13]_i_1/O
                         net (fo=1, routed)           0.688     5.420    SumA1_reg[13]_i_1_n_0
    SLICE_X12Y103        LDCE                                         r  SumA1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA2_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosa_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.345ns  (logic 1.344ns (25.146%)  route 4.001ns (74.854%))
  Logic Levels:           5  (LDCE=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         LDCE                         0.000     0.000 r  SumA2_reg[9]/G
    SLICE_X14Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SumA2_reg[9]/Q
                         net (fo=2, routed)           0.961     1.586    SumA2[9]
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  nivelGlucosa_reg[9]_i_2/O
                         net (fo=5, routed)           0.619     2.328    nivelGlucosa_reg[9]_i_2_n_0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.452 r  nivelGlucosa_reg[11]_i_2/O
                         net (fo=4, routed)           1.332     3.784    nivelGlucosa_reg[11]_i_2_n_0
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.150     3.934 r  nivelGlucosa_reg[13]_i_3/O
                         net (fo=4, routed)           0.463     4.397    SumadorSistema2/CarryInt_6
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.321     4.718 r  nivelGlucosa_reg[13]_i_1/O
                         net (fo=2, routed)           0.626     5.345    ResulSum2[15]
    SLICE_X19Y100        LDCE                                         r  nivelGlucosa_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA2_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            nivelInsulina_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.211ns  (logic 1.344ns (25.793%)  route 3.867ns (74.207%))
  Logic Levels:           5  (LDCE=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         LDCE                         0.000     0.000 r  SumA2_reg[9]/G
    SLICE_X14Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SumA2_reg[9]/Q
                         net (fo=2, routed)           0.961     1.586    SumA2[9]
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  nivelGlucosa_reg[9]_i_2/O
                         net (fo=5, routed)           0.619     2.328    nivelGlucosa_reg[9]_i_2_n_0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.452 r  nivelGlucosa_reg[11]_i_2/O
                         net (fo=4, routed)           1.332     3.784    nivelGlucosa_reg[11]_i_2_n_0
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.150     3.934 r  nivelGlucosa_reg[13]_i_3/O
                         net (fo=4, routed)           0.463     4.397    SumadorSistema2/CarryInt_6
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.321     4.718 r  nivelGlucosa_reg[13]_i_1/O
                         net (fo=2, routed)           0.492     5.211    ResulSum2[15]
    SLICE_X16Y100        LDCE                                         r  nivelInsulina_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA2_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            SumA1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.194ns  (logic 1.351ns (26.011%)  route 3.843ns (73.989%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         LDCE                         0.000     0.000 r  SumA2_reg[9]/G
    SLICE_X14Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SumA2_reg[9]/Q
                         net (fo=2, routed)           0.961     1.586    SumA2[9]
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  nivelGlucosa_reg[9]_i_2/O
                         net (fo=5, routed)           0.619     2.328    nivelGlucosa_reg[9]_i_2_n_0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.452 r  nivelGlucosa_reg[11]_i_2/O
                         net (fo=4, routed)           1.332     3.784    nivelGlucosa_reg[11]_i_2_n_0
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.150     3.934 r  nivelGlucosa_reg[13]_i_3/O
                         net (fo=4, routed)           0.468     4.402    SumadorSistema2/CarryInt_6
    SLICE_X14Y101        LUT6 (Prop_lut6_I2_O)        0.328     4.730 r  SumA1_reg[14]_i_1/O
                         net (fo=1, routed)           0.464     5.194    SumA1_reg[14]_i_1_n_0
    SLICE_X12Y100        LDCE                                         r  SumA1_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SumA2_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            nivelInsulina_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.203ns (41.509%)  route 0.286ns (58.491%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        LDCE                         0.000     0.000 r  SumA2_reg[13]/G
    SLICE_X15Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA2_reg[13]/Q
                         net (fo=2, routed)           0.141     0.299    SumA2[13]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.344 r  nivelGlucosa_reg[11]_i_1/O
                         net (fo=3, routed)           0.145     0.489    ResulSum2[13]
    SLICE_X16Y100        LDCE                                         r  nivelInsulina_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumB2_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SumA1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.203ns (40.562%)  route 0.297ns (59.438%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        LDCE                         0.000     0.000 r  SumB2_reg[7]/G
    SLICE_X15Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumB2_reg[7]/Q
                         net (fo=4, routed)           0.242     0.400    SumB2[7]
    SLICE_X15Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.445 r  SumA1_reg[7]_i_1/O
                         net (fo=1, routed)           0.055     0.500    SumA1_reg[7]_i_1_n_0
    SLICE_X14Y100        LDCE                                         r  SumA1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumB1_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            SumA2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.265ns (51.021%)  route 0.254ns (48.979%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         LDCE                         0.000     0.000 r  SumB1_reg[10]/G
    SLICE_X15Y99         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  SumB1_reg[10]/Q
                         net (fo=3, routed)           0.142     0.362    SumB1[10]
    SLICE_X12Y100        LUT5 (Prop_lut5_I2_O)        0.045     0.407 r  SumA2_reg[11]_i_1/O
                         net (fo=1, routed)           0.112     0.519    R[4]
    SLICE_X12Y101        LDCE                                         r  SumA2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA2_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosa_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.203ns (38.515%)  route 0.324ns (61.485%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        LDCE                         0.000     0.000 r  SumA2_reg[13]/G
    SLICE_X15Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumA2_reg[13]/Q
                         net (fo=2, routed)           0.141     0.299    SumA2[13]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.344 r  nivelGlucosa_reg[11]_i_1/O
                         net (fo=3, routed)           0.183     0.527    ResulSum2[13]
    SLICE_X19Y100        LDCE                                         r  nivelGlucosa_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumB1_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            SumA2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.265ns (50.270%)  route 0.262ns (49.730%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         LDCE                         0.000     0.000 r  SumB1_reg[10]/G
    SLICE_X15Y99         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  SumB1_reg[10]/Q
                         net (fo=3, routed)           0.146     0.366    SumB1[10]
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.045     0.411 r  SumA2_reg[10]_i_1/O
                         net (fo=1, routed)           0.116     0.527    R[3]
    SLICE_X12Y102        LDCE                                         r  SumA2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA2_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            SumA1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.223ns (42.203%)  route 0.305ns (57.797%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        LDCE                         0.000     0.000 r  SumA2_reg[15]/G
    SLICE_X12Y101        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  SumA2_reg[15]/Q
                         net (fo=2, routed)           0.135     0.313    SumA2[15]
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.358 r  SumA1_reg[15]_i_1/O
                         net (fo=1, routed)           0.170     0.528    SumA1_reg[15]_i_1_n_0
    SLICE_X14Y102        LDCE                                         r  SumA1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA1_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            SumA2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.285ns (53.904%)  route 0.244ns (46.096%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        LDCE                         0.000     0.000 r  SumA1_reg[13]/G
    SLICE_X12Y103        LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  SumA1_reg[13]/Q
                         net (fo=2, routed)           0.144     0.384    SumA1[13]
    SLICE_X12Y103        LUT5 (Prop_lut5_I3_O)        0.045     0.429 r  SumA2_reg[13]_i_1/O
                         net (fo=1, routed)           0.100     0.529    R[6]
    SLICE_X15Y102        LDCE                                         r  SumA2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumB2_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            nivelInsulina_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.206ns (38.860%)  route 0.324ns (61.140%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        LDCE                         0.000     0.000 r  SumB2_reg[10]/G
    SLICE_X15Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SumB2_reg[10]/Q
                         net (fo=5, routed)           0.156     0.314    SumB2[10]
    SLICE_X12Y101        LUT5 (Prop_lut5_I2_O)        0.048     0.362 r  nivelGlucosa_reg[9]_i_1/O
                         net (fo=2, routed)           0.168     0.530    ResulSum2[11]
    SLICE_X15Y101        LDCE                                         r  nivelInsulina_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumB2_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            SumA1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.223ns (41.885%)  route 0.309ns (58.115%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        LDCE                         0.000     0.000 r  SumB2_reg[12]/G
    SLICE_X14Y101        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  SumB2_reg[12]/Q
                         net (fo=4, routed)           0.146     0.324    SumB2[12]
    SLICE_X12Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.369 r  SumA1_reg[12]_i_1/O
                         net (fo=1, routed)           0.164     0.532    SumA1_reg[12]_i_1_n_0
    SLICE_X12Y103        LDCE                                         r  SumA1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SumA2_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucosa_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.223ns (41.479%)  route 0.315ns (58.521%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        LDCE                         0.000     0.000 r  SumA2_reg[12]/G
    SLICE_X12Y102        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  SumA2_reg[12]/Q
                         net (fo=4, routed)           0.114     0.292    SumA2[12]
    SLICE_X15Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.337 r  nivelGlucosa_reg[10]_i_1/O
                         net (fo=2, routed)           0.201     0.538    ResulSum2[12]
    SLICE_X19Y101        LDCE                                         r  nivelGlucosa_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Buzzy/buzz_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 4.025ns (56.770%)  route 3.065ns (43.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    Buzzy/CLK
    SLICE_X12Y99         FDRE                                         r  Buzzy/buzz_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Buzzy/buzz_int_reg/Q
                         net (fo=2, routed)           3.065     8.662    buzzer_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.507    12.169 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    12.169    buzzer
    G3                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 3.959ns (65.305%)  route 2.103ns (34.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsLispro/CLK
    SLICE_X0Y124         FDRE                                         r  InyectorbombaInsLispro/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  InyectorbombaInsLispro/estado_reg[0]/Q
                         net (fo=2, routed)           2.103     7.870    bombaInsLispro_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.373 r  bombaInsLispro_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.373    bombaInsLispro[0]
    A15                                                               r  bombaInsLispro[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.976ns (65.837%)  route 2.063ns (34.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.792     5.313    InyectorbombaInsGlargina/CLK
    SLICE_X0Y127         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  InyectorbombaInsGlargina/estado_reg[0]/Q
                         net (fo=2, routed)           2.063     7.832    bombaInsGlargina_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.352 r  bombaInsGlargina_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.352    bombaInsGlargina[0]
    A14                                                               r  bombaInsGlargina[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.956ns  (logic 4.102ns (68.871%)  route 1.854ns (31.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsLispro/CLK
    SLICE_X0Y124         FDRE                                         r  InyectorbombaInsLispro/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  InyectorbombaInsLispro/estado_reg[1]/Q
                         net (fo=2, routed)           1.854     7.583    bombaInsLispro_OBUF[1]
    A17                  OBUF (Prop_obuf_I_O)         3.683    11.266 r  bombaInsLispro_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.266    bombaInsLispro[1]
    A17                                                               r  bombaInsLispro[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 4.106ns (69.075%)  route 1.838ns (30.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.792     5.313    InyectorbombaInsGlargina/CLK
    SLICE_X0Y127         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.419     5.732 r  InyectorbombaInsGlargina/estado_reg[1]/Q
                         net (fo=2, routed)           1.838     7.570    bombaInsGlargina_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.687    11.257 r  bombaInsGlargina_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.257    bombaInsGlargina[1]
    A16                                                               r  bombaInsGlargina[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 4.165ns (68.846%)  route 1.885ns (31.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.626     5.147    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  InyectorGlucosa/estado_reg[1]/Q
                         net (fo=2, routed)           1.885     7.510    bombaGlucosa_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.687    11.197 r  bombaGlucosa_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.197    bombaGlucosa[1]
    L2                                                                r  bombaGlucosa[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 3.961ns (67.402%)  route 1.916ns (32.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsLispro/CLK
    SLICE_X0Y124         FDRE                                         r  InyectorbombaInsLispro/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  InyectorbombaInsLispro/estado_reg[2]/Q
                         net (fo=2, routed)           1.916     7.682    bombaInsLispro_OBUF[2]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.187 r  bombaInsLispro_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.187    bombaInsLispro[2]
    C15                                                               r  bombaInsLispro[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 4.094ns (69.726%)  route 1.778ns (30.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.792     5.313    InyectorbombaInsGlargina/CLK
    SLICE_X0Y127         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.419     5.732 r  InyectorbombaInsGlargina/estado_reg[3]/Q
                         net (fo=2, routed)           1.778     7.510    bombaInsGlargina_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.675    11.185 r  bombaInsGlargina_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.185    bombaInsGlargina[3]
    B16                                                               r  bombaInsGlargina[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 4.083ns (70.230%)  route 1.731ns (29.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsLispro/CLK
    SLICE_X0Y124         FDRE                                         r  InyectorbombaInsLispro/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  InyectorbombaInsLispro/estado_reg[3]/Q
                         net (fo=2, routed)           1.731     7.460    bombaInsLispro_OBUF[3]
    C16                  OBUF (Prop_obuf_I_O)         3.664    11.124 r  bombaInsLispro_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.124    bombaInsLispro[3]
    C16                                                               r  bombaInsLispro[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 4.145ns (69.451%)  route 1.823ns (30.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.626     5.147    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  InyectorGlucosa/estado_reg[3]/Q
                         net (fo=2, routed)           1.823     7.448    bombaGlucosa_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.667    11.115 r  bombaGlucosa_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.115    bombaGlucosa[3]
    G2                                                                r  bombaGlucosa[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.186ns (30.856%)  route 0.417ns (69.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.647     1.531    clk_IBUF_BUFG
    SLICE_X17Y100        FDRE                                         r  leoGlucosaOInsulina_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  leoGlucosaOInsulina_reg[3]/Q
                         net (fo=18, routed)          0.304     1.976    leoGlucosaOInsulina_reg[3]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.045     2.021 r  SumA1_reg[10]_i_1/O
                         net (fo=1, routed)           0.112     2.133    SumA1_reg[10]_i_1_n_0
    SLICE_X12Y103        LDCE                                         r  SumA1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.186ns (30.618%)  route 0.421ns (69.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.647     1.531    clk_IBUF_BUFG
    SLICE_X17Y100        FDSE                                         r  leoGlucosaOInsulina_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDSE (Prop_fdse_C_Q)         0.141     1.672 r  leoGlucosaOInsulina_reg[1]/Q
                         net (fo=15, routed)          0.268     1.939    leoGlucosaOInsulina_reg__0[1]
    SLICE_X14Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.984 r  SumA1_reg[14]_i_1/O
                         net (fo=1, routed)           0.154     2.138    SumA1_reg[14]_i_1_n_0
    SLICE_X12Y100        LDCE                                         r  SumA1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.186ns (29.951%)  route 0.435ns (70.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.647     1.531    clk_IBUF_BUFG
    SLICE_X17Y100        FDSE                                         r  leoGlucosaOInsulina_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDSE (Prop_fdse_C_Q)         0.141     1.672 r  leoGlucosaOInsulina_reg[1]/Q
                         net (fo=15, routed)          0.266     1.937    leoGlucosaOInsulina_reg__0[1]
    SLICE_X14Y102        LUT4 (Prop_lut4_I1_O)        0.045     1.982 r  SumA1_reg[9]_i_1/O
                         net (fo=1, routed)           0.169     2.152    SumA1_reg[9]_i_1_n_0
    SLICE_X14Y100        LDCE                                         r  SumA1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumB2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.790ns  (logic 0.256ns (32.418%)  route 0.534ns (67.582%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.687 r  uut/U0/DO[14]
                         net (fo=2, routed)           0.534     2.221    do_out[14]
    SLICE_X14Y101        LDCE                                         r  SumB2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumA1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.189ns (27.211%)  route 0.506ns (72.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.647     1.531    clk_IBUF_BUFG
    SLICE_X17Y100        FDSE                                         r  leoGlucosaOInsulina_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDSE (Prop_fdse_C_Q)         0.141     1.672 r  leoGlucosaOInsulina_reg[1]/Q
                         net (fo=15, routed)          0.266     1.937    leoGlucosaOInsulina_reg__0[1]
    SLICE_X14Y102        LUT4 (Prop_lut4_I1_O)        0.048     1.985 r  SumA1_reg[13]_i_1/O
                         net (fo=1, routed)           0.240     2.225    SumA1_reg[13]_i_1_n_0
    SLICE_X12Y103        LDCE                                         r  SumA1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumB1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.256ns (31.056%)  route 0.568ns (68.944%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     1.687 r  uut/U0/DO[9]
                         net (fo=2, routed)           0.568     2.256    do_out[9]
    SLICE_X15Y99         LDCE                                         r  SumB1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edaddr_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.141ns (18.892%)  route 0.605ns (81.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.647     1.531    clk_IBUF_BUFG
    SLICE_X17Y100        FDRE                                         r  leoGlucosaOInsulina_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  leoGlucosaOInsulina_reg[3]/Q
                         net (fo=18, routed)          0.605     2.277    leoGlucosaOInsulina_reg[3]
    SLICE_X18Y100        LDCE                                         r  edaddr_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumB2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.874ns  (logic 0.256ns (29.280%)  route 0.618ns (70.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256     1.687 r  uut/U0/DO[10]
                         net (fo=2, routed)           0.618     2.306    do_out[10]
    SLICE_X15Y100        LDCE                                         r  SumB2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumB1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.878ns  (logic 0.256ns (29.170%)  route 0.622ns (70.830%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.687 r  uut/U0/DO[14]
                         net (fo=2, routed)           0.622     2.309    do_out[14]
    SLICE_X14Y100        LDCE                                         r  SumB1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SumB2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.256ns (28.941%)  route 0.629ns (71.059%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256     1.687 r  uut/U0/DO[12]
                         net (fo=2, routed)           0.629     2.316    do_out[12]
    SLICE_X14Y101        LDCE                                         r  SumB2_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.132ns (28.089%)  route 2.898ns (71.911%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.889     4.030    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y108        FDRE                                         r  tiempoinyectoInsLispro_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.612     4.953    clk_IBUF_BUFG
    SLICE_X20Y108        FDRE                                         r  tiempoinyectoInsLispro_reg[29]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.132ns (28.089%)  route 2.898ns (71.911%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.889     4.030    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y108        FDRE                                         r  tiempoinyectoInsLispro_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.612     4.953    clk_IBUF_BUFG
    SLICE_X20Y108        FDRE                                         r  tiempoinyectoInsLispro_reg[30]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.132ns (28.089%)  route 2.898ns (71.911%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.889     4.030    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y108        FDRE                                         r  tiempoinyectoInsLispro_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.612     4.953    clk_IBUF_BUFG
    SLICE_X20Y108        FDRE                                         r  tiempoinyectoInsLispro_reg[31]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.132ns (28.705%)  route 2.812ns (71.295%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.803     3.944    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y104        FDRE                                         r  tiempoinyectoInsLispro_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613     4.954    clk_IBUF_BUFG
    SLICE_X20Y104        FDRE                                         r  tiempoinyectoInsLispro_reg[13]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.132ns (28.705%)  route 2.812ns (71.295%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.803     3.944    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y104        FDRE                                         r  tiempoinyectoInsLispro_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613     4.954    clk_IBUF_BUFG
    SLICE_X20Y104        FDRE                                         r  tiempoinyectoInsLispro_reg[14]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.132ns (28.705%)  route 2.812ns (71.295%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.803     3.944    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y104        FDRE                                         r  tiempoinyectoInsLispro_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613     4.954    clk_IBUF_BUFG
    SLICE_X20Y104        FDRE                                         r  tiempoinyectoInsLispro_reg[15]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.132ns (28.705%)  route 2.812ns (71.295%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.803     3.944    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y104        FDRE                                         r  tiempoinyectoInsLispro_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.613     4.954    clk_IBUF_BUFG
    SLICE_X20Y104        FDRE                                         r  tiempoinyectoInsLispro_reg[16]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 1.132ns (29.088%)  route 2.760ns (70.912%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.751     3.892    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y107        FDRE                                         r  tiempoinyectoInsLispro_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.612     4.953    clk_IBUF_BUFG
    SLICE_X20Y107        FDRE                                         r  tiempoinyectoInsLispro_reg[25]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 1.132ns (29.088%)  route 2.760ns (70.912%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.751     3.892    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y107        FDRE                                         r  tiempoinyectoInsLispro_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.612     4.953    clk_IBUF_BUFG
    SLICE_X20Y107        FDRE                                         r  tiempoinyectoInsLispro_reg[26]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 1.132ns (29.088%)  route 2.760ns (70.912%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        LDCE                         0.000     0.000 r  nivelInsulina_reg[12]/G
    SLICE_X16Y100        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  nivelInsulina_reg[12]/Q
                         net (fo=2, routed)           0.861     1.628    nivelInsulina[5]
    SLICE_X16Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  tiempoinyectoInsLispro[31]_i_15/O
                         net (fo=1, routed)           0.567     2.319    tiempoinyectoInsLispro[31]_i_15_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.443 r  tiempoinyectoInsLispro[31]_i_5/O
                         net (fo=3, routed)           0.581     3.024    tiempoinyectoInsLispro[31]_i_5_n_0
    SLICE_X21Y101        LUT3 (Prop_lut3_I2_O)        0.117     3.141 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.751     3.892    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X20Y107        FDRE                                         r  tiempoinyectoInsLispro_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.612     4.953    clk_IBUF_BUFG
    SLICE_X20Y107        FDRE                                         r  tiempoinyectoInsLispro_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.220ns (58.427%)  route 0.157ns (41.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.157     0.377    Buzzy/Q[1]
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[28]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.220ns (58.427%)  route 0.157ns (41.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.157     0.377    Buzzy/Q[1]
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[29]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.220ns (58.427%)  route 0.157ns (41.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.157     0.377    Buzzy/Q[1]
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[30]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.220ns (58.427%)  route 0.157ns (41.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.157     0.377    Buzzy/Q[1]
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y101        FDRE                                         r  Buzzy/divisor_reg[31]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.220ns (52.347%)  route 0.200ns (47.653%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.200     0.420    Buzzy/Q[1]
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[24]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.220ns (52.347%)  route 0.200ns (47.653%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.200     0.420    Buzzy/Q[1]
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[25]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.220ns (52.347%)  route 0.200ns (47.653%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.200     0.420    Buzzy/Q[1]
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[26]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.220ns (52.347%)  route 0.200ns (47.653%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.200     0.420    Buzzy/Q[1]
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.921     2.049    Buzzy/CLK
    SLICE_X13Y100        FDRE                                         r  Buzzy/divisor_reg[27]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.220ns (47.271%)  route 0.245ns (52.729%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.245     0.465    Buzzy/Q[1]
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.834     1.962    Buzzy/CLK
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[20]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.220ns (47.271%)  route 0.245ns (52.729%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X16Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.245     0.465    Buzzy/Q[1]
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.834     1.962    Buzzy/CLK
    SLICE_X13Y99         FDRE                                         r  Buzzy/divisor_reg[21]/C





