-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "11/27/2025 15:01:08"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPU IS
    PORT (
	SW : IN std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	Clock_50 : IN std_logic;
	HEX0 : BUFFER std_logic_vector(0 TO 6);
	HEX1 : BUFFER std_logic_vector(0 TO 6);
	HEX2 : BUFFER std_logic_vector(0 TO 6);
	HEX3 : BUFFER std_logic_vector(0 TO 6);
	HEX4 : BUFFER std_logic_vector(0 TO 6);
	HEX5 : BUFFER std_logic_vector(0 TO 6);
	HEX6 : BUFFER std_logic_vector(0 TO 6);
	HEX7 : BUFFER std_logic_vector(0 TO 6);
	LEDR : BUFFER std_logic_vector(17 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(8 DOWNTO 0);
	LCD_DATA : BUFFER std_logic_vector(7 DOWNTO 0);
	LCD_RW : BUFFER std_logic;
	LCD_EN : BUFFER std_logic;
	LCD_RS : BUFFER std_logic
	);
END CPU;

-- Design Ports Information
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Clock_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF CPU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_Clock_50 : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX1 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX2 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX3 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX4 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX5 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX6 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX7 : std_logic_vector(0 TO 6);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LCD_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL \Clock_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \LEDG[8]~output_o\ : std_logic;
SIGNAL \LCD_DATA[0]~output_o\ : std_logic;
SIGNAL \LCD_DATA[1]~output_o\ : std_logic;
SIGNAL \LCD_DATA[2]~output_o\ : std_logic;
SIGNAL \LCD_DATA[3]~output_o\ : std_logic;
SIGNAL \LCD_DATA[4]~output_o\ : std_logic;
SIGNAL \LCD_DATA[5]~output_o\ : std_logic;
SIGNAL \LCD_DATA[6]~output_o\ : std_logic;
SIGNAL \LCD_DATA[7]~output_o\ : std_logic;
SIGNAL \LCD_RW~output_o\ : std_logic;
SIGNAL \LCD_EN~output_o\ : std_logic;
SIGNAL \LCD_RS~output_o\ : std_logic;
SIGNAL \Clock_50~input_o\ : std_logic;
SIGNAL \Clock_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \clockticks[0]~26_combout\ : std_logic;
SIGNAL \clockticks[24]~75\ : std_logic;
SIGNAL \clockticks[25]~76_combout\ : std_logic;
SIGNAL \LessThan1~4_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \clockticks[0]~27\ : std_logic;
SIGNAL \clockticks[1]~28_combout\ : std_logic;
SIGNAL \clockticks[1]~29\ : std_logic;
SIGNAL \clockticks[2]~30_combout\ : std_logic;
SIGNAL \clockticks[2]~31\ : std_logic;
SIGNAL \clockticks[3]~32_combout\ : std_logic;
SIGNAL \clockticks[3]~33\ : std_logic;
SIGNAL \clockticks[4]~34_combout\ : std_logic;
SIGNAL \clockticks[4]~35\ : std_logic;
SIGNAL \clockticks[5]~36_combout\ : std_logic;
SIGNAL \clockticks[5]~37\ : std_logic;
SIGNAL \clockticks[6]~38_combout\ : std_logic;
SIGNAL \clockticks[6]~39\ : std_logic;
SIGNAL \clockticks[7]~40_combout\ : std_logic;
SIGNAL \clockticks[7]~41\ : std_logic;
SIGNAL \clockticks[8]~42_combout\ : std_logic;
SIGNAL \clockticks[8]~43\ : std_logic;
SIGNAL \clockticks[9]~44_combout\ : std_logic;
SIGNAL \clockticks[9]~45\ : std_logic;
SIGNAL \clockticks[10]~46_combout\ : std_logic;
SIGNAL \clockticks[10]~47\ : std_logic;
SIGNAL \clockticks[11]~48_combout\ : std_logic;
SIGNAL \clockticks[11]~49\ : std_logic;
SIGNAL \clockticks[12]~50_combout\ : std_logic;
SIGNAL \clockticks[12]~51\ : std_logic;
SIGNAL \clockticks[13]~52_combout\ : std_logic;
SIGNAL \clockticks[13]~53\ : std_logic;
SIGNAL \clockticks[14]~54_combout\ : std_logic;
SIGNAL \clockticks[14]~55\ : std_logic;
SIGNAL \clockticks[15]~56_combout\ : std_logic;
SIGNAL \clockticks[15]~57\ : std_logic;
SIGNAL \clockticks[16]~58_combout\ : std_logic;
SIGNAL \clockticks[16]~59\ : std_logic;
SIGNAL \clockticks[17]~60_combout\ : std_logic;
SIGNAL \clockticks[17]~61\ : std_logic;
SIGNAL \clockticks[18]~62_combout\ : std_logic;
SIGNAL \clockticks[18]~63\ : std_logic;
SIGNAL \clockticks[19]~64_combout\ : std_logic;
SIGNAL \clockticks[19]~65\ : std_logic;
SIGNAL \clockticks[20]~66_combout\ : std_logic;
SIGNAL \clockticks[20]~67\ : std_logic;
SIGNAL \clockticks[21]~68_combout\ : std_logic;
SIGNAL \clockticks[21]~69\ : std_logic;
SIGNAL \clockticks[22]~70_combout\ : std_logic;
SIGNAL \clockticks[22]~71\ : std_logic;
SIGNAL \clockticks[23]~72_combout\ : std_logic;
SIGNAL \clockticks[23]~73\ : std_logic;
SIGNAL \clockticks[24]~74_combout\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \LessThan1~3_combout\ : std_logic;
SIGNAL \LessThan1~5_combout\ : std_logic;
SIGNAL \LessThan1~6_combout\ : std_logic;
SIGNAL \CLOCK~q\ : std_logic;
SIGNAL \CLOCK~clkctrl_outclk\ : std_logic;
SIGNAL \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~497_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~496_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~498_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD4|S~combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD3|S~combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~494_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~493_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~495_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|S~0_combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[3]~10_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux7~0_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~432_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~435_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~431_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~520_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~521_combout\ : std_logic;
SIGNAL \ID_MEM_TO_REG_AB[1]~0_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~478_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~479_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~475_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~476_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~488_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~489_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~504_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~522_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~505_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~523_combout\ : std_logic;
SIGNAL \EX_REG_DST_MUX[0]~3_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~443_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~439_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~440_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~482_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~442_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~483_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~0_combout\ : std_logic;
SIGNAL \EX_REG_DST_MUX[3]~0_combout\ : std_logic;
SIGNAL \ID_REG_WRITE_AB~0_combout\ : std_logic;
SIGNAL \PIPE_ID_EX_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ : std_logic;
SIGNAL \PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ : std_logic;
SIGNAL \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~518_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~519_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~450_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~451_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~485_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~515_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~512_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~513_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~514_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~516_combout\ : std_logic;
SIGNAL \EX_REG_DST_MUX[2]~1_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~0_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~1_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|process_0~5_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|process_0~4_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|process_0~6_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~1_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~7_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~6_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~4_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux22~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux22~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux22~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux22~3_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \ID_ALU_OP_AB[0]~2_combout\ : std_logic;
SIGNAL \ALU_CONTROL_INSTANCE|Mux0~0_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|process_0~2_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~510_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~507_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~508_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~509_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~506_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~511_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|process_0~1_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|process_0~3_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~1_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~0_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[10]~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[11]~feeder_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[11]~feeder_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~11_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[11]~feeder_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~9_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~10_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~1_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~15_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~12_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[11]~feeder_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~13_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|Equal3~14_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux37~9_combout\ : std_logic;
SIGNAL \Mux36~2_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[11]~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux21~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux21~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux21~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux21~6_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|S~combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux32~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux32~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux32~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux32~3_combout\ : std_logic;
SIGNAL \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[0]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux48~9_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Mux47~1_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|S~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Add1~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[3]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux45~9_combout\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \Mux44~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~0_combout\ : std_logic;
SIGNAL \ID_MEM_WRITE_AB~0_combout\ : std_logic;
SIGNAL \PIPE_ID_EX_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ : std_logic;
SIGNAL \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~feeder_combout\ : std_logic;
SIGNAL \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][1]~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~9_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~22_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][3]~23_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~12_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][6]~13_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~13_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~32_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][1]~33_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~15_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][5]~16_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~14_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~35_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][6]~36_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][1]~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~10_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~25_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][5]~26_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~10_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[9][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~12_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~30_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[13][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[5][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~20_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~18_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[11][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~11_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~28_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[3][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[7][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux12~9_combout\ : std_logic;
SIGNAL \Mux52~0_combout\ : std_logic;
SIGNAL \Mux36~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Decoder0~15_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~38_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[15][3]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux4~9_combout\ : std_logic;
SIGNAL \Mux60~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux29~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux29~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux29~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux29~3_combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[3]~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[2]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[2]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[2]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[2]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux30~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux30~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux30~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux30~3_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[1]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[1]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[1]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[1]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[1]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[1]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[1]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux47~9_combout\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \Mux46~1_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~2_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~1_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|S~combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Add1~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~134_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~132_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~135_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~131_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[7][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~128_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[5][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~130_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~129_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[3][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~126_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~125_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~127_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~124_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~121_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[11][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~122_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[9][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~120_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[13][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~123_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[15][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux14~9_combout\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[9]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux23~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux23~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux23~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux23~3_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[8]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[8]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[8]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[8]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux40~9_combout\ : std_logic;
SIGNAL \Mux39~2_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[8]~10_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[7]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux25~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux25~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux25~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux25~3_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[6]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[6]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[6]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux26~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux26~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux26~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux26~3_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[5]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[5]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[5]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[5]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[5]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[5]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux43~9_combout\ : std_logic;
SIGNAL \Mux42~2_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[5]~13_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[4]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[4]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[4]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux28~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux28~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux28~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux28~3_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|S~combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[4]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[4]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[4]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[4]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux44~9_combout\ : std_logic;
SIGNAL \Mux43~2_combout\ : std_logic;
SIGNAL \Mux43~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~47_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~44_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~48_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~51_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~46_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~45_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~49_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~50_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~53_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[7][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~41_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[5][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~42_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~52_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[11][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~40_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[9][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~55_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[15][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~43_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[13][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux11~9_combout\ : std_logic;
SIGNAL \Mux51~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[12]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[12]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux20~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux20~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux20~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux20~3_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[12]~6_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|S~combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[12]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[12]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[12]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[12]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux36~9_combout\ : std_logic;
SIGNAL \Mux35~2_combout\ : std_logic;
SIGNAL \Mux35~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~54_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[3][4]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux3~9_combout\ : std_logic;
SIGNAL \Mux59~0_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[4]~2_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|S~combout\ : std_logic;
SIGNAL \Mux42~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~94_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~93_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~92_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~95_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~96_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[3][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~99_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[11][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~97_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[9][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~98_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~88_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[13][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~91_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[15][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~90_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[5][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~102_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~101_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~103_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~100_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux10~9_combout\ : std_logic;
SIGNAL \Mux50~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[13]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[13]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[13]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux19~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux19~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux19~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux19~3_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[13]~5_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|S~combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[13]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[13]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[13]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[13]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux35~9_combout\ : std_logic;
SIGNAL \Mux34~2_combout\ : std_logic;
SIGNAL \Mux34~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~89_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[7][5]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux2~9_combout\ : std_logic;
SIGNAL \Mux58~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux27~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux27~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux27~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux27~3_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|S~combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[6]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[6]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[6]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[6]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux42~9_combout\ : std_logic;
SIGNAL \Mux41~2_combout\ : std_logic;
SIGNAL \Mux41~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux18~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux18~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux18~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux18~3_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[14]~4_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|S~combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~75_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[15][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~72_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[11][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~73_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[7][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~74_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[3][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~87_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~84_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~86_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~79_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[13][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~77_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[5][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~78_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~76_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[9][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~83_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~80_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~81_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~82_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux9~9_combout\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[14]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[14]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[14]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[14]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[14]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux34~9_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mux33~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~85_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][6]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux1~9_combout\ : std_logic;
SIGNAL \Mux57~0_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[6]~12_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|S~combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[7]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[7]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[7]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[7]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[7]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux41~9_combout\ : std_logic;
SIGNAL \Mux40~2_combout\ : std_logic;
SIGNAL \Mux40~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[15]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[15]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux17~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux17~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux17~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux17~3_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[15]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[15]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[15]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[15]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux33~9_combout\ : std_logic;
SIGNAL \Mux32~2_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[15]~3_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD16|S~combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~69_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~70_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~71_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~68_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~59_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[15][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~56_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[11][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~58_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[9][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~57_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[13][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~63_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~60_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~61_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~62_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~64_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[3][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~66_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~65_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[5][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux8~9_combout\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \Mux32~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~67_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[7][7]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux0~9_combout\ : std_logic;
SIGNAL \Mux56~0_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[7]~11_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|S~combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|Cout~0_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|S~combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~107_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[15][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~104_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[7][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~106_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[5][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~105_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[13][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~116_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~117_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~118_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~112_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[3][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~115_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[11][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~113_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[9][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~114_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~110_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~109_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~108_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~111_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux13~9_combout\ : std_logic;
SIGNAL \Mux53~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[10]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[10]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[10]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[10]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux38~9_combout\ : std_logic;
SIGNAL \Mux37~2_combout\ : std_logic;
SIGNAL \Mux37~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~119_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][2]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux5~9_combout\ : std_logic;
SIGNAL \Mux61~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[2]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[2]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[2]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[2]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~9_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~10_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~11_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux46~12_combout\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \Mux45~1_combout\ : std_logic;
SIGNAL \EX_ALU_SRC_B[2]~1_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|S~combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Add1~1_combout\ : std_logic;
SIGNAL \Mux39~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~148_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[6][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~151_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[14][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~150_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[2][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~149_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~136_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[11][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~139_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[15][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~138_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[3][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~137_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[7][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~140_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[9][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~143_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[13][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~141_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[5][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~142_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[1][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~147_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[12][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~144_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[8][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~145_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[4][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~146_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[0][0]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux15~9_combout\ : std_logic;
SIGNAL \Mux55~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux24~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux24~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux24~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux24~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[9]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[9]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[9]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[9]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[9]~feeder_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~3_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~4_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~5_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~6_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~7_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~8_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux39~9_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~5_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~6_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~8_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~7_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~9_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~1_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~3_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux31~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux31~1_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux31~2_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|Mux31~3_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~0_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~4_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux0~10_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~459_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~457_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~456_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~454_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~517_combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux7~1_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD6|S~combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD5|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD6|S~combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~491_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~490_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~492_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD2|S~0_combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[1]~12_combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[1]~_wirecell_combout\ : std_logic;
SIGNAL \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[1]~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|S~0_combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[2]~11_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~427_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~426_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~423_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~424_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~480_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~481_combout\ : std_logic;
SIGNAL \ID_REG_DST_AB~0_combout\ : std_logic;
SIGNAL \PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\ : std_logic;
SIGNAL \EX_REG_DST_MUX[1]~2_combout\ : std_logic;
SIGNAL \FORWARDING_UNIT_INSTANCE|process_0~0_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~3_combout\ : std_logic;
SIGNAL \ID_MEM_READ_AB~0_combout\ : std_logic;
SIGNAL \PIPE_ID_EX_INSTANCE|MEM_READ_INSTANCE|D_out~q\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~0_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~1_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~2_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~4_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~5_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~7_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~8_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~6_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~9_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~10_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~14_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~11_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~13_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~12_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~15_combout\ : std_logic;
SIGNAL \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~500_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~499_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~501_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~502_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~503_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|S~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[4]~9_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~471_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~468_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~467_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~486_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~470_combout\ : std_logic;
SIGNAL \INSTRUCTION_MEMORY_INSTANCE|mem~487_combout\ : std_logic;
SIGNAL \ID_ALU_SRC_AB~0_combout\ : std_logic;
SIGNAL \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ : std_logic;
SIGNAL \EX_ALU_SRC_B[9]~9_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|S~combout\ : std_logic;
SIGNAL \Mux38~2_combout\ : std_logic;
SIGNAL \Mux38~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem~133_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|mem[10][1]~q\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux6~9_combout\ : std_logic;
SIGNAL \Mux62~0_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|S~combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~2_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~3_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~4_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~5_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~6_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~7_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~8_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~0_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~1_combout\ : std_logic;
SIGNAL \DATA_MEMORY_INSTANCE|Mux7~9_combout\ : std_logic;
SIGNAL \Mux63~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal0~2_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal0~1_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal0~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal16~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal16~1_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr6~2_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal0~3_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal0~4_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal4~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr6~1_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr6~3_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal7~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal1~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal0~5_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr3~1_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal5~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal6~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr6~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal24~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal2~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~14_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~15_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~3_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~2_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~4_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~10_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal3~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal8~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~9_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~11_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~12_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr3~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~13_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~5_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~6_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~7_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal25~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~8_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideNor0~combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr6~combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr5~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr5~1_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr2~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr3~2_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr3~3_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr3~combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr2~1_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr1~1_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr1~2_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr0~4_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr1~0_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr1~3_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|Equal2~1_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr2~combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr1~4_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr1~5_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr1~6_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr1~combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr0~5_combout\ : std_logic;
SIGNAL \SEGS0_INSTANCE|WideOr0~combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal0~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal0~1_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal0~2_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal16~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal16~1_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr6~2_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal0~3_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal4~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal0~4_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr6~1_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr6~3_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal0~5_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal1~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal7~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr3~1_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal6~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal5~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr6~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal2~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~14_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal24~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~15_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal8~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal3~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~9_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~10_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~11_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr3~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~12_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~13_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~2_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~3_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~4_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~5_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~6_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~7_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal25~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~8_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideNor0~combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr6~combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr5~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr5~1_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal22~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr2~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr3~2_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr3~combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr2~1_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr1~0_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr1~1_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr0~4_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr1~2_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr1~3_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|Equal2~1_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr2~combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr1~4_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr1~5_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr1~6_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr1~combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr0~5_combout\ : std_logic;
SIGNAL \SEGS1_INSTANCE|WideOr0~combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal4~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal0~1_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal0~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal0~2_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal16~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal16~1_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr6~1_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal0~3_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal0~4_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal0~5_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal8~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr6~2_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal5~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal6~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr6~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal1~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~2_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal2~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~3_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~4_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal25~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal7~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal3~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal0~6_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal24~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~5_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~6_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~7_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~8_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~9_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~10_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~11_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~12_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr3~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~13_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~14_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~15_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideNor0~combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr3~1_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr6~combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr5~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr5~1_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal22~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr2~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr3~2_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr3~combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|Equal2~1_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr2~1_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr1~1_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr1~2_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr1~0_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr0~4_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr1~3_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr2~combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr1~4_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr1~6_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr1~5_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr1~combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr0~5_combout\ : std_logic;
SIGNAL \SEGS2_INSTANCE|WideOr0~combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal0~2_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal0~1_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal0~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal16~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal16~1_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal1~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal7~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal0~3_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal0~6_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr3~1_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal8~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal4~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal0~4_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal0~5_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr6~1_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr6~2_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal5~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal2~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~14_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal24~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~15_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal3~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~5_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~6_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~7_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal25~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~8_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal6~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~3_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~2_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~4_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~9_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~10_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~11_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr3~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~12_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~13_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideNor0~combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr6~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr6~combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr5~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr5~1_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr2~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr3~2_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal22~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr3~combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|Equal2~1_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr1~0_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr1~1_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr1~2_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr0~4_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr1~3_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr2~1_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr2~combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr1~6_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr1~5_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr1~4_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr1~combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr0~5_combout\ : std_logic;
SIGNAL \SEGS3_INSTANCE|WideOr0~combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal0~2_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal0~1_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal0~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal16~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal16~1_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal7~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal0~4_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal0~5_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal1~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr3~3_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal5~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal6~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr6~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr6~2_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal0~3_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal4~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr6~1_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr6~3_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal24~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal2~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~14_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~15_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal25~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal3~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~5_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~6_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~7_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~8_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~3_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~2_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~4_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr3~2_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~12_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal8~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~9_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~10_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~11_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~13_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideNor0~combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr6~combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr5~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr5~1_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr2~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr3~4_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr3~5_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr3~combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr2~1_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|Equal2~1_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr1~2_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr1~0_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr1~1_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr0~4_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr1~3_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr2~combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr1~6_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr1~5_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr1~4_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr1~combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr0~5_combout\ : std_logic;
SIGNAL \SEGS4_INSTANCE|WideOr0~combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal0~2_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal0~1_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal0~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal16~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal16~1_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr6~1_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal0~4_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal0~3_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal0~5_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal4~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal8~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr6~2_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal7~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal1~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal0~6_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr3~1_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal5~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~2_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal6~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal2~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~3_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~4_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal24~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~14_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~15_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal3~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal25~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~5_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~6_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~7_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~8_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr3~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~12_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~10_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~9_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~11_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~13_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideNor0~combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr6~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr6~combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr5~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr5~1_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr3~2_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr2~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr3~3_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr3~combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr2~1_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr1~2_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr1~1_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr0~4_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr1~0_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr1~3_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|Equal2~1_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr2~combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr1~6_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr1~5_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr1~4_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr1~combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr0~5_combout\ : std_logic;
SIGNAL \SEGS5_INSTANCE|WideOr0~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~2_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|S~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[6]~8_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD7|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~1_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|S~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[7]~7_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD8|S~combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD9|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|S~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[8]~6_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD10|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|S~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[9]~5_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD11|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|S~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[10]~4_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD12|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|Cout~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|S~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[11]~3_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD13|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|Cout~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|Cout~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD13|S~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[12]~2_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD14|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD14|S~combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD15|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD15|S~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[14]~1_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD15|Cout~0_combout\ : std_logic;
SIGNAL \IF_PC_ADD_INSTANCE|FADD16|S~combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~0_combout\ : std_logic;
SIGNAL \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~1_combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|D_out[15]~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal0~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal0~2_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal0~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal8~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr12~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal0~4_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal0~5_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal1~4_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal3~4_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr9~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal11~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal1~5_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr3~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal16~2_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr3~2_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal9~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal5~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr3~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal15~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal26~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr10~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal24~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal24~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr1~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr1~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr4~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr4~2_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal0~6_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal4~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr4~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr10~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideNor1~combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal21~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr6~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr9~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr9~2_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr12~combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr8~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr8~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr11~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal3~5_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr11~combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr10~2_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr10~3_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr6~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr9~combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr8~combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|Equal6~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr7~1_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr7~2_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr7~0_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr7~combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr6~combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr3~combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|WideOr1~combout\ : std_logic;
SIGNAL \CONTROL_UNIT_INSTANCE|Mux9~0_combout\ : std_logic;
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_PC_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALU_INSTANCE|RIPPLE_DECLARATION|Y\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL clockticks : std_logic_vector(25 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_EX_MEM_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|R_IN\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_ID_EX_INSTANCE|EX_ALU_OP_INSTANCE|D_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PIPE_ID_EX_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_CLOCK~clkctrl_outclk\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|ALT_INV_WideOr10~3_combout\ : std_logic;
SIGNAL \DOUBLE_SEGS_INSTANCE|ALT_INV_WideNor1~combout\ : std_logic;
SIGNAL \IF_PC_INSTANCE|ALT_INV_D_out\ : std_logic_vector(0 DOWNTO 0);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_SW <= SW;
ww_KEY <= KEY;
ww_Clock_50 <= Clock_50;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
LCD_DATA <= ww_LCD_DATA;
LCD_RW <= ww_LCD_RW;
LCD_EN <= ww_LCD_EN;
LCD_RS <= ww_LCD_RS;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Clock_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Clock_50~input_o\);

\CLOCK~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK~q\);
\ALT_INV_CLOCK~clkctrl_outclk\ <= NOT \CLOCK~clkctrl_outclk\;
\DOUBLE_SEGS_INSTANCE|ALT_INV_WideOr10~3_combout\ <= NOT \DOUBLE_SEGS_INSTANCE|WideOr10~3_combout\;
\DOUBLE_SEGS_INSTANCE|ALT_INV_WideNor1~combout\ <= NOT \DOUBLE_SEGS_INSTANCE|WideNor1~combout\;
\IF_PC_INSTANCE|ALT_INV_D_out\(0) <= NOT \IF_PC_INSTANCE|D_out\(0);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS0_INSTANCE|WideOr6~combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS0_INSTANCE|WideOr5~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS0_INSTANCE|WideNor0~13_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS0_INSTANCE|WideOr3~combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS0_INSTANCE|WideOr2~combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS0_INSTANCE|WideOr1~combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS0_INSTANCE|WideOr0~combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS1_INSTANCE|WideOr6~combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS1_INSTANCE|WideOr5~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS1_INSTANCE|WideNor0~13_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS1_INSTANCE|WideOr3~combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS1_INSTANCE|WideOr2~combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS1_INSTANCE|WideOr1~combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS1_INSTANCE|WideOr0~combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS2_INSTANCE|WideOr6~combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS2_INSTANCE|WideOr5~1_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS2_INSTANCE|WideNor0~13_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS2_INSTANCE|WideOr3~combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS2_INSTANCE|WideOr2~combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS2_INSTANCE|WideOr1~combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS2_INSTANCE|WideOr0~combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS3_INSTANCE|WideOr6~combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS3_INSTANCE|WideOr5~1_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS3_INSTANCE|WideNor0~13_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS3_INSTANCE|WideOr3~combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS3_INSTANCE|WideOr2~combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS3_INSTANCE|WideOr1~combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS3_INSTANCE|WideOr0~combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS4_INSTANCE|WideOr6~combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS4_INSTANCE|WideOr5~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS4_INSTANCE|WideNor0~13_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS4_INSTANCE|WideOr3~combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS4_INSTANCE|WideOr2~combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS4_INSTANCE|WideOr1~combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS4_INSTANCE|WideOr0~combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS5_INSTANCE|WideOr6~combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS5_INSTANCE|WideOr5~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS5_INSTANCE|WideNor0~13_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS5_INSTANCE|WideOr3~combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS5_INSTANCE|WideOr2~combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS5_INSTANCE|WideOr1~combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEGS5_INSTANCE|WideOr0~combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr12~combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr11~combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|ALT_INV_WideOr10~3_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr9~combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr8~combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr7~combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr6~combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr3~combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr3~combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr1~combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|ALT_INV_WideNor1~combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DOUBLE_SEGS_INSTANCE|WideOr3~combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0),
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1),
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2),
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3),
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11),
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE_ID_EX_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CONTROL_UNIT_INSTANCE|Mux9~0_combout\,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\LEDG[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CLOCK~q\,
	devoe => ww_devoe,
	o => \LEDG[8]~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\LCD_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_DATA[0]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\LCD_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_DATA[1]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\LCD_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_DATA[2]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\LCD_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_DATA[3]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\LCD_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_DATA[4]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\LCD_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_DATA[5]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\LCD_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_DATA[6]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\LCD_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_DATA[7]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\LCD_RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_RW~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\LCD_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_EN~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\LCD_RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_RS~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\Clock_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clock_50,
	o => \Clock_50~input_o\);

-- Location: CLKCTRL_G4
\Clock_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clock_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clock_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X54_Y71_N6
\clockticks[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[0]~26_combout\ = clockticks(0) $ (VCC)
-- \clockticks[0]~27\ = CARRY(clockticks(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(0),
	datad => VCC,
	combout => \clockticks[0]~26_combout\,
	cout => \clockticks[0]~27\);

-- Location: LCCOMB_X54_Y70_N22
\clockticks[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[24]~74_combout\ = (clockticks(24) & (\clockticks[23]~73\ $ (GND))) # (!clockticks(24) & (!\clockticks[23]~73\ & VCC))
-- \clockticks[24]~75\ = CARRY((clockticks(24) & !\clockticks[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(24),
	datad => VCC,
	cin => \clockticks[23]~73\,
	combout => \clockticks[24]~74_combout\,
	cout => \clockticks[24]~75\);

-- Location: LCCOMB_X54_Y70_N24
\clockticks[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[25]~76_combout\ = \clockticks[24]~75\ $ (clockticks(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => clockticks(25),
	cin => \clockticks[24]~75\,
	combout => \clockticks[25]~76_combout\);

-- Location: FF_X54_Y70_N25
\clockticks[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[25]~76_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(25));

-- Location: LCCOMB_X55_Y70_N28
\LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~4_combout\ = (clockticks(19) & (clockticks(22) & (clockticks(21) & clockticks(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(19),
	datab => clockticks(22),
	datac => clockticks(21),
	datad => clockticks(20),
	combout => \LessThan1~4_combout\);

-- Location: LCCOMB_X54_Y71_N4
\LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = (!clockticks(10) & (!clockticks(9) & (!clockticks(8) & !clockticks(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(10),
	datab => clockticks(9),
	datac => clockticks(8),
	datad => clockticks(7),
	combout => \LessThan1~0_combout\);

-- Location: LCCOMB_X54_Y71_N2
\LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = (clockticks(13) & (clockticks(12) & clockticks(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => clockticks(13),
	datac => clockticks(12),
	datad => clockticks(14),
	combout => \LessThan1~1_combout\);

-- Location: LCCOMB_X54_Y71_N0
\LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (((!clockticks(11) & \LessThan1~0_combout\)) # (!\LessThan1~1_combout\)) # (!clockticks(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(15),
	datab => clockticks(11),
	datac => \LessThan1~0_combout\,
	datad => \LessThan1~1_combout\,
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X54_Y70_N26
\LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = (!clockticks(18) & (((!clockticks(16) & \LessThan0~0_combout\)) # (!clockticks(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(16),
	datab => clockticks(18),
	datac => clockticks(17),
	datad => \LessThan0~0_combout\,
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X54_Y70_N28
\LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = (!clockticks(24) & (((\LessThan0~1_combout\) # (!\LessThan1~4_combout\)) # (!clockticks(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(23),
	datab => \LessThan1~4_combout\,
	datac => \LessThan0~1_combout\,
	datad => clockticks(24),
	combout => \LessThan0~2_combout\);

-- Location: LCCOMB_X54_Y70_N30
\LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = (clockticks(25) & !\LessThan0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => clockticks(25),
	datad => \LessThan0~2_combout\,
	combout => \LessThan0~3_combout\);

-- Location: FF_X54_Y71_N7
\clockticks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[0]~26_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(0));

-- Location: LCCOMB_X54_Y71_N8
\clockticks[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[1]~28_combout\ = (clockticks(1) & (!\clockticks[0]~27\)) # (!clockticks(1) & ((\clockticks[0]~27\) # (GND)))
-- \clockticks[1]~29\ = CARRY((!\clockticks[0]~27\) # (!clockticks(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(1),
	datad => VCC,
	cin => \clockticks[0]~27\,
	combout => \clockticks[1]~28_combout\,
	cout => \clockticks[1]~29\);

-- Location: FF_X54_Y71_N9
\clockticks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[1]~28_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(1));

-- Location: LCCOMB_X54_Y71_N10
\clockticks[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[2]~30_combout\ = (clockticks(2) & (\clockticks[1]~29\ $ (GND))) # (!clockticks(2) & (!\clockticks[1]~29\ & VCC))
-- \clockticks[2]~31\ = CARRY((clockticks(2) & !\clockticks[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(2),
	datad => VCC,
	cin => \clockticks[1]~29\,
	combout => \clockticks[2]~30_combout\,
	cout => \clockticks[2]~31\);

-- Location: FF_X54_Y71_N11
\clockticks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[2]~30_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(2));

-- Location: LCCOMB_X54_Y71_N12
\clockticks[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[3]~32_combout\ = (clockticks(3) & (!\clockticks[2]~31\)) # (!clockticks(3) & ((\clockticks[2]~31\) # (GND)))
-- \clockticks[3]~33\ = CARRY((!\clockticks[2]~31\) # (!clockticks(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(3),
	datad => VCC,
	cin => \clockticks[2]~31\,
	combout => \clockticks[3]~32_combout\,
	cout => \clockticks[3]~33\);

-- Location: FF_X54_Y71_N13
\clockticks[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[3]~32_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(3));

-- Location: LCCOMB_X54_Y71_N14
\clockticks[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[4]~34_combout\ = (clockticks(4) & (\clockticks[3]~33\ $ (GND))) # (!clockticks(4) & (!\clockticks[3]~33\ & VCC))
-- \clockticks[4]~35\ = CARRY((clockticks(4) & !\clockticks[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(4),
	datad => VCC,
	cin => \clockticks[3]~33\,
	combout => \clockticks[4]~34_combout\,
	cout => \clockticks[4]~35\);

-- Location: FF_X54_Y71_N15
\clockticks[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[4]~34_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(4));

-- Location: LCCOMB_X54_Y71_N16
\clockticks[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[5]~36_combout\ = (clockticks(5) & (!\clockticks[4]~35\)) # (!clockticks(5) & ((\clockticks[4]~35\) # (GND)))
-- \clockticks[5]~37\ = CARRY((!\clockticks[4]~35\) # (!clockticks(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(5),
	datad => VCC,
	cin => \clockticks[4]~35\,
	combout => \clockticks[5]~36_combout\,
	cout => \clockticks[5]~37\);

-- Location: FF_X54_Y71_N17
\clockticks[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[5]~36_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(5));

-- Location: LCCOMB_X54_Y71_N18
\clockticks[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[6]~38_combout\ = (clockticks(6) & (\clockticks[5]~37\ $ (GND))) # (!clockticks(6) & (!\clockticks[5]~37\ & VCC))
-- \clockticks[6]~39\ = CARRY((clockticks(6) & !\clockticks[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(6),
	datad => VCC,
	cin => \clockticks[5]~37\,
	combout => \clockticks[6]~38_combout\,
	cout => \clockticks[6]~39\);

-- Location: FF_X54_Y71_N19
\clockticks[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[6]~38_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(6));

-- Location: LCCOMB_X54_Y71_N20
\clockticks[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[7]~40_combout\ = (clockticks(7) & (!\clockticks[6]~39\)) # (!clockticks(7) & ((\clockticks[6]~39\) # (GND)))
-- \clockticks[7]~41\ = CARRY((!\clockticks[6]~39\) # (!clockticks(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(7),
	datad => VCC,
	cin => \clockticks[6]~39\,
	combout => \clockticks[7]~40_combout\,
	cout => \clockticks[7]~41\);

-- Location: FF_X54_Y71_N21
\clockticks[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[7]~40_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(7));

-- Location: LCCOMB_X54_Y71_N22
\clockticks[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[8]~42_combout\ = (clockticks(8) & (\clockticks[7]~41\ $ (GND))) # (!clockticks(8) & (!\clockticks[7]~41\ & VCC))
-- \clockticks[8]~43\ = CARRY((clockticks(8) & !\clockticks[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(8),
	datad => VCC,
	cin => \clockticks[7]~41\,
	combout => \clockticks[8]~42_combout\,
	cout => \clockticks[8]~43\);

-- Location: FF_X54_Y71_N23
\clockticks[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[8]~42_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(8));

-- Location: LCCOMB_X54_Y71_N24
\clockticks[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[9]~44_combout\ = (clockticks(9) & (!\clockticks[8]~43\)) # (!clockticks(9) & ((\clockticks[8]~43\) # (GND)))
-- \clockticks[9]~45\ = CARRY((!\clockticks[8]~43\) # (!clockticks(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(9),
	datad => VCC,
	cin => \clockticks[8]~43\,
	combout => \clockticks[9]~44_combout\,
	cout => \clockticks[9]~45\);

-- Location: FF_X54_Y71_N25
\clockticks[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[9]~44_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(9));

-- Location: LCCOMB_X54_Y71_N26
\clockticks[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[10]~46_combout\ = (clockticks(10) & (\clockticks[9]~45\ $ (GND))) # (!clockticks(10) & (!\clockticks[9]~45\ & VCC))
-- \clockticks[10]~47\ = CARRY((clockticks(10) & !\clockticks[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(10),
	datad => VCC,
	cin => \clockticks[9]~45\,
	combout => \clockticks[10]~46_combout\,
	cout => \clockticks[10]~47\);

-- Location: FF_X54_Y71_N27
\clockticks[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[10]~46_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(10));

-- Location: LCCOMB_X54_Y71_N28
\clockticks[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[11]~48_combout\ = (clockticks(11) & (!\clockticks[10]~47\)) # (!clockticks(11) & ((\clockticks[10]~47\) # (GND)))
-- \clockticks[11]~49\ = CARRY((!\clockticks[10]~47\) # (!clockticks(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(11),
	datad => VCC,
	cin => \clockticks[10]~47\,
	combout => \clockticks[11]~48_combout\,
	cout => \clockticks[11]~49\);

-- Location: FF_X54_Y71_N29
\clockticks[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[11]~48_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(11));

-- Location: LCCOMB_X54_Y71_N30
\clockticks[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[12]~50_combout\ = (clockticks(12) & (\clockticks[11]~49\ $ (GND))) # (!clockticks(12) & (!\clockticks[11]~49\ & VCC))
-- \clockticks[12]~51\ = CARRY((clockticks(12) & !\clockticks[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(12),
	datad => VCC,
	cin => \clockticks[11]~49\,
	combout => \clockticks[12]~50_combout\,
	cout => \clockticks[12]~51\);

-- Location: FF_X54_Y71_N31
\clockticks[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[12]~50_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(12));

-- Location: LCCOMB_X54_Y70_N0
\clockticks[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[13]~52_combout\ = (clockticks(13) & (!\clockticks[12]~51\)) # (!clockticks(13) & ((\clockticks[12]~51\) # (GND)))
-- \clockticks[13]~53\ = CARRY((!\clockticks[12]~51\) # (!clockticks(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(13),
	datad => VCC,
	cin => \clockticks[12]~51\,
	combout => \clockticks[13]~52_combout\,
	cout => \clockticks[13]~53\);

-- Location: FF_X54_Y70_N1
\clockticks[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[13]~52_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(13));

-- Location: LCCOMB_X54_Y70_N2
\clockticks[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[14]~54_combout\ = (clockticks(14) & (\clockticks[13]~53\ $ (GND))) # (!clockticks(14) & (!\clockticks[13]~53\ & VCC))
-- \clockticks[14]~55\ = CARRY((clockticks(14) & !\clockticks[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(14),
	datad => VCC,
	cin => \clockticks[13]~53\,
	combout => \clockticks[14]~54_combout\,
	cout => \clockticks[14]~55\);

-- Location: FF_X54_Y70_N3
\clockticks[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[14]~54_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(14));

-- Location: LCCOMB_X54_Y70_N4
\clockticks[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[15]~56_combout\ = (clockticks(15) & (!\clockticks[14]~55\)) # (!clockticks(15) & ((\clockticks[14]~55\) # (GND)))
-- \clockticks[15]~57\ = CARRY((!\clockticks[14]~55\) # (!clockticks(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(15),
	datad => VCC,
	cin => \clockticks[14]~55\,
	combout => \clockticks[15]~56_combout\,
	cout => \clockticks[15]~57\);

-- Location: FF_X54_Y70_N5
\clockticks[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[15]~56_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(15));

-- Location: LCCOMB_X54_Y70_N6
\clockticks[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[16]~58_combout\ = (clockticks(16) & (\clockticks[15]~57\ $ (GND))) # (!clockticks(16) & (!\clockticks[15]~57\ & VCC))
-- \clockticks[16]~59\ = CARRY((clockticks(16) & !\clockticks[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(16),
	datad => VCC,
	cin => \clockticks[15]~57\,
	combout => \clockticks[16]~58_combout\,
	cout => \clockticks[16]~59\);

-- Location: FF_X54_Y70_N7
\clockticks[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[16]~58_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(16));

-- Location: LCCOMB_X54_Y70_N8
\clockticks[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[17]~60_combout\ = (clockticks(17) & (!\clockticks[16]~59\)) # (!clockticks(17) & ((\clockticks[16]~59\) # (GND)))
-- \clockticks[17]~61\ = CARRY((!\clockticks[16]~59\) # (!clockticks(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(17),
	datad => VCC,
	cin => \clockticks[16]~59\,
	combout => \clockticks[17]~60_combout\,
	cout => \clockticks[17]~61\);

-- Location: FF_X54_Y70_N9
\clockticks[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[17]~60_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(17));

-- Location: LCCOMB_X54_Y70_N10
\clockticks[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[18]~62_combout\ = (clockticks(18) & (\clockticks[17]~61\ $ (GND))) # (!clockticks(18) & (!\clockticks[17]~61\ & VCC))
-- \clockticks[18]~63\ = CARRY((clockticks(18) & !\clockticks[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(18),
	datad => VCC,
	cin => \clockticks[17]~61\,
	combout => \clockticks[18]~62_combout\,
	cout => \clockticks[18]~63\);

-- Location: FF_X54_Y70_N11
\clockticks[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[18]~62_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(18));

-- Location: LCCOMB_X54_Y70_N12
\clockticks[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[19]~64_combout\ = (clockticks(19) & (!\clockticks[18]~63\)) # (!clockticks(19) & ((\clockticks[18]~63\) # (GND)))
-- \clockticks[19]~65\ = CARRY((!\clockticks[18]~63\) # (!clockticks(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(19),
	datad => VCC,
	cin => \clockticks[18]~63\,
	combout => \clockticks[19]~64_combout\,
	cout => \clockticks[19]~65\);

-- Location: FF_X54_Y70_N13
\clockticks[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[19]~64_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(19));

-- Location: LCCOMB_X54_Y70_N14
\clockticks[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[20]~66_combout\ = (clockticks(20) & (\clockticks[19]~65\ $ (GND))) # (!clockticks(20) & (!\clockticks[19]~65\ & VCC))
-- \clockticks[20]~67\ = CARRY((clockticks(20) & !\clockticks[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(20),
	datad => VCC,
	cin => \clockticks[19]~65\,
	combout => \clockticks[20]~66_combout\,
	cout => \clockticks[20]~67\);

-- Location: FF_X54_Y70_N15
\clockticks[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[20]~66_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(20));

-- Location: LCCOMB_X54_Y70_N16
\clockticks[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[21]~68_combout\ = (clockticks(21) & (!\clockticks[20]~67\)) # (!clockticks(21) & ((\clockticks[20]~67\) # (GND)))
-- \clockticks[21]~69\ = CARRY((!\clockticks[20]~67\) # (!clockticks(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(21),
	datad => VCC,
	cin => \clockticks[20]~67\,
	combout => \clockticks[21]~68_combout\,
	cout => \clockticks[21]~69\);

-- Location: FF_X54_Y70_N17
\clockticks[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[21]~68_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(21));

-- Location: LCCOMB_X54_Y70_N18
\clockticks[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[22]~70_combout\ = (clockticks(22) & (\clockticks[21]~69\ $ (GND))) # (!clockticks(22) & (!\clockticks[21]~69\ & VCC))
-- \clockticks[22]~71\ = CARRY((clockticks(22) & !\clockticks[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(22),
	datad => VCC,
	cin => \clockticks[21]~69\,
	combout => \clockticks[22]~70_combout\,
	cout => \clockticks[22]~71\);

-- Location: FF_X54_Y70_N19
\clockticks[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[22]~70_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(22));

-- Location: LCCOMB_X54_Y70_N20
\clockticks[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockticks[23]~72_combout\ = (clockticks(23) & (!\clockticks[22]~71\)) # (!clockticks(23) & ((\clockticks[22]~71\) # (GND)))
-- \clockticks[23]~73\ = CARRY((!\clockticks[22]~71\) # (!clockticks(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clockticks(23),
	datad => VCC,
	cin => \clockticks[22]~71\,
	combout => \clockticks[23]~72_combout\,
	cout => \clockticks[23]~73\);

-- Location: FF_X54_Y70_N21
\clockticks[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[23]~72_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(23));

-- Location: FF_X54_Y70_N23
\clockticks[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \clockticks[24]~74_combout\,
	sclr => \LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clockticks(24));

-- Location: LCCOMB_X55_Y70_N18
\LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = (((!clockticks(6) & \LessThan1~0_combout\)) # (!\LessThan1~1_combout\)) # (!clockticks(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(6),
	datab => \LessThan1~0_combout\,
	datac => clockticks(11),
	datad => \LessThan1~1_combout\,
	combout => \LessThan1~2_combout\);

-- Location: LCCOMB_X55_Y70_N12
\LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~3_combout\ = (!clockticks(17) & (((!clockticks(15) & \LessThan1~2_combout\)) # (!clockticks(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(17),
	datab => clockticks(15),
	datac => clockticks(16),
	datad => \LessThan1~2_combout\,
	combout => \LessThan1~3_combout\);

-- Location: LCCOMB_X55_Y70_N20
\LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~5_combout\ = (!clockticks(23) & (((\LessThan1~3_combout\) # (!\LessThan1~4_combout\)) # (!clockticks(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clockticks(18),
	datab => \LessThan1~4_combout\,
	datac => clockticks(23),
	datad => \LessThan1~3_combout\,
	combout => \LessThan1~5_combout\);

-- Location: LCCOMB_X55_Y70_N0
\LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~6_combout\ = (clockticks(25)) # ((clockticks(24) & !\LessThan1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => clockticks(24),
	datac => clockticks(25),
	datad => \LessThan1~5_combout\,
	combout => \LessThan1~6_combout\);

-- Location: FF_X55_Y70_N1
CLOCK : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock_50~inputclkctrl_outclk\,
	d => \LessThan1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLOCK~q\);

-- Location: CLKCTRL_G10
\CLOCK~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK~clkctrl_outclk\);

-- Location: LCCOMB_X76_Y42_N10
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[0]~feeder_combout\ = \IF_PC_INSTANCE|D_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_PC_INSTANCE|D_out\(0),
	combout => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[0]~feeder_combout\);

-- Location: LCCOMB_X73_Y42_N2
\INSTRUCTION_MEMORY_INSTANCE|mem~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~497_combout\ = (\IF_PC_INSTANCE|D_out\(5) & (\IF_PC_INSTANCE|D_out\(4) $ (((\IF_PC_INSTANCE|D_out\(3)) # (\IF_PC_INSTANCE|D_out\(2)))))) # (!\IF_PC_INSTANCE|D_out\(5) & ((\IF_PC_INSTANCE|D_out\(4) & 
-- ((\IF_PC_INSTANCE|D_out\(2)))) # (!\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(4),
	datad => \IF_PC_INSTANCE|D_out\(5),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~497_combout\);

-- Location: LCCOMB_X74_Y40_N2
\INSTRUCTION_MEMORY_INSTANCE|mem~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~496_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(5) & ((\IF_PC_INSTANCE|D_out\(2)) # (!\IF_PC_INSTANCE|D_out\(3))))) # (!\IF_PC_INSTANCE|D_out\(4) & ((\IF_PC_INSTANCE|D_out\(5) $ 
-- (\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(5),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~496_combout\);

-- Location: LCCOMB_X73_Y42_N8
\INSTRUCTION_MEMORY_INSTANCE|mem~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~498_combout\ = (\IF_PC_INSTANCE|D_out\(0) & (((!\INSTRUCTION_MEMORY_INSTANCE|mem~497_combout\ & \INSTRUCTION_MEMORY_INSTANCE|mem~496_combout\)))) # (!\IF_PC_INSTANCE|D_out\(0) & 
-- ((\INSTRUCTION_MEMORY_INSTANCE|mem~496_combout\ & (\IF_PC_INSTANCE|D_out\(1))) # (!\INSTRUCTION_MEMORY_INSTANCE|mem~496_combout\ & ((\INSTRUCTION_MEMORY_INSTANCE|mem~497_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~497_combout\,
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~496_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~498_combout\);

-- Location: FF_X73_Y42_N9
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~498_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2));

-- Location: LCCOMB_X73_Y42_N10
\IF_PC_ADD_INSTANCE|FADD4|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD4|S~combout\ = \IF_PC_INSTANCE|D_out\(3) $ (((\IF_PC_INSTANCE|D_out\(2) & \IF_PC_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \IF_PC_ADD_INSTANCE|FADD4|S~combout\);

-- Location: FF_X73_Y42_N11
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD4|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(3));

-- Location: LCCOMB_X75_Y42_N4
\IF_PC_ADD_INSTANCE|FADD3|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD3|S~combout\ = \IF_PC_INSTANCE|D_out\(2) $ (\IF_PC_INSTANCE|D_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(1),
	combout => \IF_PC_ADD_INSTANCE|FADD3|S~combout\);

-- Location: FF_X75_Y42_N5
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD3|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(2));

-- Location: LCCOMB_X77_Y38_N4
\INSTRUCTION_MEMORY_INSTANCE|mem~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~494_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(2) & !\IF_PC_INSTANCE|D_out\(1)))) # (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(2) & (\IF_PC_INSTANCE|D_out\(4) $ 
-- (!\IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(4),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~494_combout\);

-- Location: LCCOMB_X76_Y38_N28
\INSTRUCTION_MEMORY_INSTANCE|mem~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~493_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (((!\IF_PC_INSTANCE|D_out\(4))))) # (!\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(2) & (\IF_PC_INSTANCE|D_out\(1) & !\IF_PC_INSTANCE|D_out\(4))) # 
-- (!\IF_PC_INSTANCE|D_out\(2) & ((\IF_PC_INSTANCE|D_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \IF_PC_INSTANCE|D_out\(3),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(4),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~493_combout\);

-- Location: LCCOMB_X76_Y38_N14
\INSTRUCTION_MEMORY_INSTANCE|mem~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~495_combout\ = (\IF_PC_INSTANCE|D_out\(5) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~493_combout\))) # (!\IF_PC_INSTANCE|D_out\(5) & (\INSTRUCTION_MEMORY_INSTANCE|mem~494_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~494_combout\,
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~493_combout\,
	datad => \IF_PC_INSTANCE|D_out\(5),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~495_combout\);

-- Location: FF_X76_Y38_N15
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~495_combout\,
	sclr => \IF_PC_INSTANCE|D_out\(0),
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1));

-- Location: LCCOMB_X75_Y42_N18
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\ = (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(2) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1)) # ((\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(1) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0))))) # 
-- (!\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(2) & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(1) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(1),
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(2),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\);

-- Location: LCCOMB_X73_Y42_N20
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|S~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|S~0_combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(3) $ (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2) $ (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(3),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|S~0_combout\);

-- Location: LCCOMB_X77_Y42_N24
\IF_PC_INSTANCE|D_out[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[3]~10_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|S~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|S~0_combout\,
	combout => \IF_PC_INSTANCE|D_out[3]~10_combout\);

-- Location: LCCOMB_X76_Y42_N18
\CONTROL_UNIT_INSTANCE|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux7~0_combout\ = (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	combout => \CONTROL_UNIT_INSTANCE|Mux7~0_combout\);

-- Location: FF_X80_Y43_N19
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(1));

-- Location: FF_X80_Y42_N15
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux45~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2));

-- Location: LCCOMB_X77_Y38_N10
\INSTRUCTION_MEMORY_INSTANCE|mem~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~432_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(5) & (!\IF_PC_INSTANCE|D_out\(4)))) # (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(5) $ (\IF_PC_INSTANCE|D_out\(4) $ 
-- (!\IF_PC_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110001001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \IF_PC_INSTANCE|D_out\(4),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~432_combout\);

-- Location: LCCOMB_X77_Y38_N24
\INSTRUCTION_MEMORY_INSTANCE|mem~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~435_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(5) & (!\IF_PC_INSTANCE|D_out\(4)))) # (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(2) & ((!\IF_PC_INSTANCE|D_out\(4)) # 
-- (!\IF_PC_INSTANCE|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \IF_PC_INSTANCE|D_out\(4),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~435_combout\);

-- Location: LCCOMB_X77_Y38_N8
\INSTRUCTION_MEMORY_INSTANCE|mem~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~431_combout\ = (\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(5) & (!\IF_PC_INSTANCE|D_out\(4))) # (!\IF_PC_INSTANCE|D_out\(5) & ((!\IF_PC_INSTANCE|D_out\(2)))))) # (!\IF_PC_INSTANCE|D_out\(3) & 
-- (\IF_PC_INSTANCE|D_out\(5) & (\IF_PC_INSTANCE|D_out\(4) & !\IF_PC_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \IF_PC_INSTANCE|D_out\(4),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~431_combout\);

-- Location: LCCOMB_X77_Y38_N22
\INSTRUCTION_MEMORY_INSTANCE|mem~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~520_combout\ = (\IF_PC_INSTANCE|D_out\(0) & (\INSTRUCTION_MEMORY_INSTANCE|mem~432_combout\ $ (((\IF_PC_INSTANCE|D_out\(1)))))) # (!\IF_PC_INSTANCE|D_out\(0) & ((\IF_PC_INSTANCE|D_out\(1) & 
-- (\INSTRUCTION_MEMORY_INSTANCE|mem~432_combout\)) # (!\IF_PC_INSTANCE|D_out\(1) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~431_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~432_combout\,
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~431_combout\,
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~520_combout\);

-- Location: LCCOMB_X77_Y38_N20
\INSTRUCTION_MEMORY_INSTANCE|mem~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~521_combout\ = (\INSTRUCTION_MEMORY_INSTANCE|mem~432_combout\ & ((\INSTRUCTION_MEMORY_INSTANCE|mem~520_combout\) # ((\INSTRUCTION_MEMORY_INSTANCE|mem~435_combout\ & \IF_PC_INSTANCE|D_out\(1))))) # 
-- (!\INSTRUCTION_MEMORY_INSTANCE|mem~432_combout\ & (\INSTRUCTION_MEMORY_INSTANCE|mem~520_combout\ & ((\INSTRUCTION_MEMORY_INSTANCE|mem~435_combout\) # (!\IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~432_combout\,
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~435_combout\,
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~520_combout\,
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~521_combout\);

-- Location: FF_X77_Y38_N21
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~521_combout\,
	sclr => \IF_PC_INSTANCE|ALT_INV_D_out\(0),
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8));

-- Location: LCCOMB_X81_Y44_N10
\ID_MEM_TO_REG_AB[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID_MEM_TO_REG_AB[1]~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14) & (\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15) $ (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	combout => \ID_MEM_TO_REG_AB[1]~0_combout\);

-- Location: FF_X81_Y44_N11
\PIPE_ID_EX_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ID_MEM_TO_REG_AB[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1));

-- Location: FF_X80_Y44_N7
\PIPE_EX_MEM_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_ID_EX_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1));

-- Location: FF_X79_Y44_N31
\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1));

-- Location: FF_X80_Y43_N13
\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1));

-- Location: LCCOMB_X79_Y41_N26
\INSTRUCTION_MEMORY_INSTANCE|mem~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~478_combout\ = (\IF_PC_INSTANCE|D_out\(0) & ((\IF_PC_INSTANCE|D_out\(5)) # ((!\IF_PC_INSTANCE|D_out\(1) & \IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \IF_PC_INSTANCE|D_out\(0),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~478_combout\);

-- Location: LCCOMB_X75_Y41_N6
\INSTRUCTION_MEMORY_INSTANCE|mem~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~479_combout\ = (!\IF_PC_INSTANCE|D_out\(1) & (\IF_PC_INSTANCE|D_out\(0) & !\IF_PC_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datad => \IF_PC_INSTANCE|D_out\(5),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~479_combout\);

-- Location: LCCOMB_X77_Y38_N26
\INSTRUCTION_MEMORY_INSTANCE|mem~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~475_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(0) & ((\IF_PC_INSTANCE|D_out\(5)) # (!\IF_PC_INSTANCE|D_out\(1))))) # (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(5) & 
-- ((!\IF_PC_INSTANCE|D_out\(1)) # (!\IF_PC_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~475_combout\);

-- Location: LCCOMB_X77_Y38_N0
\INSTRUCTION_MEMORY_INSTANCE|mem~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~476_combout\ = (!\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(0) & ((!\IF_PC_INSTANCE|D_out\(1)))) # (!\IF_PC_INSTANCE|D_out\(0) & (!\IF_PC_INSTANCE|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~476_combout\);

-- Location: LCCOMB_X77_Y38_N28
\INSTRUCTION_MEMORY_INSTANCE|mem~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~488_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (((\IF_PC_INSTANCE|D_out\(2)) # (\INSTRUCTION_MEMORY_INSTANCE|mem~476_combout\)))) # (!\IF_PC_INSTANCE|D_out\(4) & (\INSTRUCTION_MEMORY_INSTANCE|mem~475_combout\ & 
-- (!\IF_PC_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~475_combout\,
	datab => \IF_PC_INSTANCE|D_out\(4),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~476_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~488_combout\);

-- Location: LCCOMB_X79_Y41_N18
\INSTRUCTION_MEMORY_INSTANCE|mem~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~489_combout\ = (\IF_PC_INSTANCE|D_out\(2) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~488_combout\ & ((\INSTRUCTION_MEMORY_INSTANCE|mem~479_combout\))) # (!\INSTRUCTION_MEMORY_INSTANCE|mem~488_combout\ & 
-- (\INSTRUCTION_MEMORY_INSTANCE|mem~478_combout\)))) # (!\IF_PC_INSTANCE|D_out\(2) & (((\INSTRUCTION_MEMORY_INSTANCE|mem~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~478_combout\,
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~479_combout\,
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~488_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~489_combout\);

-- Location: FF_X79_Y41_N19
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~489_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10));

-- Location: FF_X80_Y43_N9
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(1));

-- Location: LCCOMB_X83_Y40_N12
\INSTRUCTION_MEMORY_INSTANCE|mem~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~504_combout\ = (\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(0)) # ((\IF_PC_INSTANCE|D_out\(4) & \IF_PC_INSTANCE|D_out\(2))))) # (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(4) & 
-- ((!\IF_PC_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~504_combout\);

-- Location: LCCOMB_X83_Y40_N22
\INSTRUCTION_MEMORY_INSTANCE|mem~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~522_combout\ = (\IF_PC_INSTANCE|D_out\(0) & (\INSTRUCTION_MEMORY_INSTANCE|mem~504_combout\ $ (((\IF_PC_INSTANCE|D_out\(5)) # (!\IF_PC_INSTANCE|D_out\(1)))))) # (!\IF_PC_INSTANCE|D_out\(0) & ((\IF_PC_INSTANCE|D_out\(5) & 
-- ((!\IF_PC_INSTANCE|D_out\(1)))) # (!\IF_PC_INSTANCE|D_out\(5) & (!\INSTRUCTION_MEMORY_INSTANCE|mem~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~504_combout\,
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \IF_PC_INSTANCE|D_out\(5),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~522_combout\);

-- Location: LCCOMB_X83_Y40_N2
\INSTRUCTION_MEMORY_INSTANCE|mem~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~505_combout\ = (\IF_PC_INSTANCE|D_out\(4) & ((\IF_PC_INSTANCE|D_out\(3)) # ((\IF_PC_INSTANCE|D_out\(2))))) # (!\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(3),
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~505_combout\);

-- Location: LCCOMB_X83_Y40_N0
\INSTRUCTION_MEMORY_INSTANCE|mem~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~523_combout\ = (\INSTRUCTION_MEMORY_INSTANCE|mem~522_combout\ & (\INSTRUCTION_MEMORY_INSTANCE|mem~505_combout\ $ (((\IF_PC_INSTANCE|D_out\(5)) # (\IF_PC_INSTANCE|D_out\(1)))))) # 
-- (!\INSTRUCTION_MEMORY_INSTANCE|mem~522_combout\ & (\INSTRUCTION_MEMORY_INSTANCE|mem~505_combout\ & (!\IF_PC_INSTANCE|D_out\(5) & \IF_PC_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~522_combout\,
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~505_combout\,
	datac => \IF_PC_INSTANCE|D_out\(5),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~523_combout\);

-- Location: FF_X83_Y40_N1
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~523_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5));

-- Location: FF_X79_Y41_N3
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0));

-- Location: FF_X80_Y43_N1
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(0));

-- Location: LCCOMB_X80_Y43_N22
\EX_REG_DST_MUX[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_REG_DST_MUX[0]~3_combout\ = (\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\ & ((\PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(0)))) # (!\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\ & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0),
	datac => \PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\,
	datad => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(0),
	combout => \EX_REG_DST_MUX[0]~3_combout\);

-- Location: FF_X80_Y43_N23
\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \EX_REG_DST_MUX[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0));

-- Location: FF_X80_Y43_N27
\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0));

-- Location: LCCOMB_X77_Y38_N12
\INSTRUCTION_MEMORY_INSTANCE|mem~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~443_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (!\IF_PC_INSTANCE|D_out\(4))) # (!\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(2) & !\IF_PC_INSTANCE|D_out\(1))) # 
-- (!\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(4),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~443_combout\);

-- Location: LCCOMB_X77_Y38_N6
\INSTRUCTION_MEMORY_INSTANCE|mem~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~439_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(2) & !\IF_PC_INSTANCE|D_out\(1)))) # (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(2) & (\IF_PC_INSTANCE|D_out\(4) $ 
-- (!\IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(4),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~439_combout\);

-- Location: LCCOMB_X77_Y38_N16
\INSTRUCTION_MEMORY_INSTANCE|mem~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~440_combout\ = (!\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(2))) # (!\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(2) & \IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(4),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~440_combout\);

-- Location: LCCOMB_X77_Y38_N30
\INSTRUCTION_MEMORY_INSTANCE|mem~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~482_combout\ = (\IF_PC_INSTANCE|D_out\(5) & (((\IF_PC_INSTANCE|D_out\(0))))) # (!\IF_PC_INSTANCE|D_out\(5) & ((\IF_PC_INSTANCE|D_out\(0) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~440_combout\))) # (!\IF_PC_INSTANCE|D_out\(0) & 
-- (\INSTRUCTION_MEMORY_INSTANCE|mem~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~439_combout\,
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~440_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~482_combout\);

-- Location: LCCOMB_X77_Y38_N18
\INSTRUCTION_MEMORY_INSTANCE|mem~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~442_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (!\IF_PC_INSTANCE|D_out\(4))) # (!\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(2))) # (!\IF_PC_INSTANCE|D_out\(4) & 
-- (\IF_PC_INSTANCE|D_out\(2) & \IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(4),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~442_combout\);

-- Location: LCCOMB_X77_Y38_N2
\INSTRUCTION_MEMORY_INSTANCE|mem~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~483_combout\ = (\IF_PC_INSTANCE|D_out\(5) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~482_combout\ & (\INSTRUCTION_MEMORY_INSTANCE|mem~443_combout\)) # (!\INSTRUCTION_MEMORY_INSTANCE|mem~482_combout\ & 
-- ((\INSTRUCTION_MEMORY_INSTANCE|mem~442_combout\))))) # (!\IF_PC_INSTANCE|D_out\(5) & (((\INSTRUCTION_MEMORY_INSTANCE|mem~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~443_combout\,
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~482_combout\,
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~442_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~483_combout\);

-- Location: FF_X77_Y38_N3
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~483_combout\,
	sclr => \IF_PC_INSTANCE|ALT_INV_D_out\(0),
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9));

-- Location: FF_X80_Y43_N29
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(0));

-- Location: LCCOMB_X80_Y43_N26
\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~0_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) $ 
-- (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(0))))) # (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) $ 
-- (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datad => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(0),
	combout => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~0_combout\);

-- Location: FF_X80_Y41_N31
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3));

-- Location: LCCOMB_X80_Y41_N4
\EX_REG_DST_MUX[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_REG_DST_MUX[3]~0_combout\ = (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3) & !\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3),
	datad => \PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\,
	combout => \EX_REG_DST_MUX[3]~0_combout\);

-- Location: FF_X80_Y41_N5
\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \EX_REG_DST_MUX[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3));

-- Location: FF_X80_Y41_N13
\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3));

-- Location: LCCOMB_X81_Y44_N20
\ID_REG_WRITE_AB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID_REG_WRITE_AB~0_combout\ = (\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\ & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13))) # 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	combout => \ID_REG_WRITE_AB~0_combout\);

-- Location: FF_X81_Y44_N21
\PIPE_ID_EX_INSTANCE|WB_REG_WRITE_INSTANCE|D_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ID_REG_WRITE_AB~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\);

-- Location: FF_X81_Y42_N1
\PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_ID_EX_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\);

-- Location: FF_X80_Y41_N21
\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\);

-- Location: LCCOMB_X79_Y41_N8
\INSTRUCTION_MEMORY_INSTANCE|mem~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~518_combout\ = (\IF_PC_INSTANCE|D_out\(2) & (!\IF_PC_INSTANCE|D_out\(0) & (\IF_PC_INSTANCE|D_out\(1) $ (!\IF_PC_INSTANCE|D_out\(3))))) # (!\IF_PC_INSTANCE|D_out\(2) & (((!\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(2),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \IF_PC_INSTANCE|D_out\(0),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~518_combout\);

-- Location: LCCOMB_X79_Y41_N14
\INSTRUCTION_MEMORY_INSTANCE|mem~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~519_combout\ = (\IF_PC_INSTANCE|D_out\(5) & (((\IF_PC_INSTANCE|D_out\(4))))) # (!\IF_PC_INSTANCE|D_out\(5) & (\INSTRUCTION_MEMORY_INSTANCE|mem~518_combout\ & ((\IF_PC_INSTANCE|D_out\(3)) # (\IF_PC_INSTANCE|D_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~518_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \IF_PC_INSTANCE|D_out\(4),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~519_combout\);

-- Location: LCCOMB_X79_Y41_N22
\INSTRUCTION_MEMORY_INSTANCE|mem~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~450_combout\ = (\IF_PC_INSTANCE|D_out\(0)) # ((!\IF_PC_INSTANCE|D_out\(3) & ((!\IF_PC_INSTANCE|D_out\(1)) # (!\IF_PC_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(0),
	datab => \IF_PC_INSTANCE|D_out\(3),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~450_combout\);

-- Location: LCCOMB_X79_Y41_N16
\INSTRUCTION_MEMORY_INSTANCE|mem~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~451_combout\ = (\IF_PC_INSTANCE|D_out\(0) & (!\IF_PC_INSTANCE|D_out\(3) & (!\IF_PC_INSTANCE|D_out\(2) & !\IF_PC_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(0),
	datab => \IF_PC_INSTANCE|D_out\(3),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~451_combout\);

-- Location: LCCOMB_X79_Y41_N24
\INSTRUCTION_MEMORY_INSTANCE|mem~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~485_combout\ = (\IF_PC_INSTANCE|D_out\(5) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~519_combout\ & ((\INSTRUCTION_MEMORY_INSTANCE|mem~451_combout\))) # (!\INSTRUCTION_MEMORY_INSTANCE|mem~519_combout\ & 
-- (\INSTRUCTION_MEMORY_INSTANCE|mem~450_combout\)))) # (!\IF_PC_INSTANCE|D_out\(5) & (\INSTRUCTION_MEMORY_INSTANCE|mem~519_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~519_combout\,
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~450_combout\,
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~451_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~485_combout\);

-- Location: FF_X79_Y41_N25
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~485_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11));

-- Location: FF_X80_Y41_N25
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(2));

-- Location: LCCOMB_X79_Y41_N20
\INSTRUCTION_MEMORY_INSTANCE|mem~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~515_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (((!\IF_PC_INSTANCE|D_out\(2))))) # (!\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(1) & (\IF_PC_INSTANCE|D_out\(2) & \IF_PC_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(0),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~515_combout\);

-- Location: LCCOMB_X79_Y41_N30
\INSTRUCTION_MEMORY_INSTANCE|mem~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~512_combout\ = (!\IF_PC_INSTANCE|D_out\(4) & ((\IF_PC_INSTANCE|D_out\(0)) # ((\IF_PC_INSTANCE|D_out\(1) & \IF_PC_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(0),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~512_combout\);

-- Location: LCCOMB_X79_Y41_N0
\INSTRUCTION_MEMORY_INSTANCE|mem~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~513_combout\ = (\IF_PC_INSTANCE|D_out\(4) & ((\IF_PC_INSTANCE|D_out\(1) & (\IF_PC_INSTANCE|D_out\(2) & \IF_PC_INSTANCE|D_out\(0))) # (!\IF_PC_INSTANCE|D_out\(1) & (!\IF_PC_INSTANCE|D_out\(2) & 
-- !\IF_PC_INSTANCE|D_out\(0))))) # (!\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(0) & ((\IF_PC_INSTANCE|D_out\(1)) # (\IF_PC_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(0),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~513_combout\);

-- Location: LCCOMB_X79_Y41_N10
\INSTRUCTION_MEMORY_INSTANCE|mem~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~514_combout\ = (\IF_PC_INSTANCE|D_out\(5) & (\INSTRUCTION_MEMORY_INSTANCE|mem~512_combout\ & (\IF_PC_INSTANCE|D_out\(3)))) # (!\IF_PC_INSTANCE|D_out\(5) & (((\IF_PC_INSTANCE|D_out\(3)) # 
-- (\INSTRUCTION_MEMORY_INSTANCE|mem~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~512_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~513_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~514_combout\);

-- Location: LCCOMB_X79_Y41_N12
\INSTRUCTION_MEMORY_INSTANCE|mem~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~516_combout\ = (\INSTRUCTION_MEMORY_INSTANCE|mem~514_combout\) # ((\IF_PC_INSTANCE|D_out\(5) & (\INSTRUCTION_MEMORY_INSTANCE|mem~515_combout\ & !\IF_PC_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~515_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~514_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~516_combout\);

-- Location: FF_X79_Y41_N13
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~516_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7));

-- Location: FF_X80_Y41_N17
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2));

-- Location: FF_X79_Y44_N15
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(2));

-- Location: LCCOMB_X80_Y41_N14
\EX_REG_DST_MUX[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_REG_DST_MUX[2]~1_combout\ = (\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\ & ((\PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(2)))) # (!\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\ & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2),
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(2),
	datad => \PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\,
	combout => \EX_REG_DST_MUX[2]~1_combout\);

-- Location: FF_X80_Y41_N15
\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \EX_REG_DST_MUX[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2));

-- Location: FF_X80_Y41_N29
\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2));

-- Location: LCCOMB_X80_Y41_N18
\FORWARDING_UNIT_INSTANCE|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~0_combout\ = (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & 
-- !\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~0_combout\);

-- Location: LCCOMB_X80_Y41_N28
\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~1_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & (!\FORWARDING_UNIT_INSTANCE|Equal3~0_combout\ & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(2) $ 
-- (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(2),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~0_combout\,
	combout => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~1_combout\);

-- Location: LCCOMB_X80_Y41_N12
\FORWARDING_UNIT_INSTANCE|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|process_0~5_combout\ = (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(2) $ (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	combout => \FORWARDING_UNIT_INSTANCE|process_0~5_combout\);

-- Location: LCCOMB_X80_Y43_N28
\FORWARDING_UNIT_INSTANCE|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|process_0~4_combout\ = (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(1) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(0) $ 
-- (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0))))) # (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(1) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(0) $ 
-- (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(1),
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RS_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	combout => \FORWARDING_UNIT_INSTANCE|process_0~4_combout\);

-- Location: LCCOMB_X80_Y43_N2
\FORWARDING_UNIT_INSTANCE|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|process_0~6_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~5_combout\ & (\FORWARDING_UNIT_INSTANCE|process_0~4_combout\ & (\PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~5_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|process_0~4_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~0_combout\,
	combout => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\);

-- Location: LCCOMB_X80_Y44_N4
\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ = (\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~0_combout\ & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~1_combout\ & 
-- !\FORWARDING_UNIT_INSTANCE|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~0_combout\,
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~1_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	combout => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\);

-- Location: LCCOMB_X75_Y41_N12
\FORWARDING_UNIT_INSTANCE|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~2_combout\ = (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & 
-- !\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~2_combout\);

-- Location: LCCOMB_X75_Y41_N26
\IF_ID_REG_BANK_INSTANCE|R_IN[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(2) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(2));

-- Location: FF_X80_Y40_N9
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(10));

-- Location: LCCOMB_X77_Y41_N14
\IF_ID_REG_BANK_INSTANCE|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ = (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\);

-- Location: LCCOMB_X77_Y41_N26
\IF_ID_REG_BANK_INSTANCE|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\);

-- Location: LCCOMB_X83_Y41_N0
\FORWARDING_UNIT_INSTANCE|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~1_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & 
-- !\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~1_combout\);

-- Location: LCCOMB_X82_Y41_N24
\IF_ID_REG_BANK_INSTANCE|R_IN[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(1) = (\FORWARDING_UNIT_INSTANCE|Equal3~1_combout\ & \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FORWARDING_UNIT_INSTANCE|Equal3~1_combout\,
	datad => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(1));

-- Location: FF_X80_Y40_N13
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(10));

-- Location: LCCOMB_X83_Y41_N26
\FORWARDING_UNIT_INSTANCE|Equal3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~7_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & !\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~7_combout\);

-- Location: LCCOMB_X83_Y41_N20
\IF_ID_REG_BANK_INSTANCE|R_IN[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(7) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datac => \FORWARDING_UNIT_INSTANCE|Equal3~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(7));

-- Location: FF_X79_Y40_N15
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(10));

-- Location: LCCOMB_X75_Y41_N24
\FORWARDING_UNIT_INSTANCE|Equal3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~6_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & !\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~6_combout\);

-- Location: LCCOMB_X75_Y41_N2
\IF_ID_REG_BANK_INSTANCE|R_IN[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(6) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(6));

-- Location: FF_X77_Y40_N3
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(10));

-- Location: LCCOMB_X75_Y41_N16
\FORWARDING_UNIT_INSTANCE|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~4_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & 
-- !\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~4_combout\);

-- Location: LCCOMB_X75_Y41_N22
\IF_ID_REG_BANK_INSTANCE|R_IN[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(4) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~4_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(4));

-- Location: FF_X79_Y40_N29
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(10));

-- Location: LCCOMB_X75_Y41_N28
\FORWARDING_UNIT_INSTANCE|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~5_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & !\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~5_combout\);

-- Location: LCCOMB_X75_Y41_N18
\IF_ID_REG_BANK_INSTANCE|R_IN[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(5) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(5));

-- Location: FF_X77_Y40_N19
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(10));

-- Location: LCCOMB_X77_Y40_N18
\IF_ID_REG_BANK_INSTANCE|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux22~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(10)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(10) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(10),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux22~0_combout\);

-- Location: LCCOMB_X77_Y40_N2
\IF_ID_REG_BANK_INSTANCE|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux22~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|Mux22~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(10))) # (!\IF_ID_REG_BANK_INSTANCE|Mux22~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(10)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(10),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux22~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux22~1_combout\);

-- Location: LCCOMB_X77_Y41_N0
\IF_ID_REG_BANK_INSTANCE|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\);

-- Location: LCCOMB_X77_Y41_N24
\IF_ID_REG_BANK_INSTANCE|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux22~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux22~1_combout\) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux22~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux22~2_combout\);

-- Location: LCCOMB_X77_Y41_N18
\IF_ID_REG_BANK_INSTANCE|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux22~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux22~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(10))) # (!\IF_ID_REG_BANK_INSTANCE|Mux22~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(10)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux22~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux22~3_combout\);

-- Location: FF_X77_Y41_N19
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux22~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(10));

-- Location: LCCOMB_X76_Y41_N12
\Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(10))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & ((\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(10),
	datab => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(10),
	datad => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	combout => \Mux21~0_combout\);

-- Location: LCCOMB_X76_Y41_N30
\Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = (\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & (\Mux53~0_combout\)) # (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & ((\Mux21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux53~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \Mux21~0_combout\,
	combout => \Mux21~1_combout\);

-- Location: LCCOMB_X81_Y44_N28
\ID_ALU_OP_AB[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID_ALU_OP_AB[0]~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15) & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14) & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13) & \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	combout => \ID_ALU_OP_AB[0]~2_combout\);

-- Location: FF_X81_Y44_N29
\PIPE_ID_EX_INSTANCE|EX_ALU_OP_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ID_ALU_OP_AB[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|EX_ALU_OP_INSTANCE|D_out\(0));

-- Location: FF_X81_Y44_N3
\PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\(0));

-- Location: LCCOMB_X81_Y44_N26
\ALU_CONTROL_INSTANCE|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CONTROL_INSTANCE|Mux0~0_combout\ = (\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\ & (!\PIPE_ID_EX_INSTANCE|EX_ALU_OP_INSTANCE|D_out\(0) & \PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\(0))) # (!\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\ & 
-- (\PIPE_ID_EX_INSTANCE|EX_ALU_OP_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\,
	datab => \PIPE_ID_EX_INSTANCE|EX_ALU_OP_INSTANCE|D_out\(0),
	datac => \PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\(0),
	combout => \ALU_CONTROL_INSTANCE|Mux0~0_combout\);

-- Location: LCCOMB_X80_Y41_N22
\FORWARDING_UNIT_INSTANCE|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|process_0~2_combout\ = (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2) $ 
-- (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2))))) # (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2) $ 
-- (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3),
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	combout => \FORWARDING_UNIT_INSTANCE|process_0~2_combout\);

-- Location: LCCOMB_X83_Y40_N16
\INSTRUCTION_MEMORY_INSTANCE|mem~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~510_combout\ = (\IF_PC_INSTANCE|D_out\(5) & (((\IF_PC_INSTANCE|D_out\(2)) # (\IF_PC_INSTANCE|D_out\(3))))) # (!\IF_PC_INSTANCE|D_out\(5) & (\IF_PC_INSTANCE|D_out\(1) & (\IF_PC_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~510_combout\);

-- Location: LCCOMB_X83_Y40_N30
\INSTRUCTION_MEMORY_INSTANCE|mem~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~507_combout\ = (\IF_PC_INSTANCE|D_out\(1) & ((\IF_PC_INSTANCE|D_out\(5) $ (!\IF_PC_INSTANCE|D_out\(3))) # (!\IF_PC_INSTANCE|D_out\(2)))) # (!\IF_PC_INSTANCE|D_out\(1) & (((\IF_PC_INSTANCE|D_out\(2)) # 
-- (\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~507_combout\);

-- Location: LCCOMB_X83_Y40_N8
\INSTRUCTION_MEMORY_INSTANCE|mem~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~508_combout\ = (\IF_PC_INSTANCE|D_out\(5) & (\IF_PC_INSTANCE|D_out\(2) $ (((\IF_PC_INSTANCE|D_out\(1)) # (!\IF_PC_INSTANCE|D_out\(3)))))) # (!\IF_PC_INSTANCE|D_out\(5) & (\IF_PC_INSTANCE|D_out\(2) & 
-- ((!\IF_PC_INSTANCE|D_out\(3)) # (!\IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~508_combout\);

-- Location: LCCOMB_X83_Y40_N14
\INSTRUCTION_MEMORY_INSTANCE|mem~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~509_combout\ = (\IF_PC_INSTANCE|D_out\(0) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~507_combout\) # ((\IF_PC_INSTANCE|D_out\(4))))) # (!\IF_PC_INSTANCE|D_out\(0) & (((\INSTRUCTION_MEMORY_INSTANCE|mem~508_combout\ & 
-- !\IF_PC_INSTANCE|D_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~507_combout\,
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~508_combout\,
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \IF_PC_INSTANCE|D_out\(4),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~509_combout\);

-- Location: LCCOMB_X83_Y40_N20
\INSTRUCTION_MEMORY_INSTANCE|mem~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~506_combout\ = (\IF_PC_INSTANCE|D_out\(1) & (!\IF_PC_INSTANCE|D_out\(2) & ((!\IF_PC_INSTANCE|D_out\(3)) # (!\IF_PC_INSTANCE|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~506_combout\);

-- Location: LCCOMB_X83_Y40_N6
\INSTRUCTION_MEMORY_INSTANCE|mem~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~511_combout\ = (\IF_PC_INSTANCE|D_out\(4) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~509_combout\ & (!\INSTRUCTION_MEMORY_INSTANCE|mem~510_combout\)) # (!\INSTRUCTION_MEMORY_INSTANCE|mem~509_combout\ & 
-- ((\INSTRUCTION_MEMORY_INSTANCE|mem~506_combout\))))) # (!\IF_PC_INSTANCE|D_out\(4) & (((\INSTRUCTION_MEMORY_INSTANCE|mem~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~510_combout\,
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~509_combout\,
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~506_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~511_combout\);

-- Location: FF_X83_Y40_N7
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~511_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6));

-- Location: FF_X80_Y43_N15
\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1));

-- Location: LCCOMB_X80_Y43_N30
\FORWARDING_UNIT_INSTANCE|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|process_0~1_combout\ = (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1) $ 
-- (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1))))) # (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1) $ 
-- (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0),
	combout => \FORWARDING_UNIT_INSTANCE|process_0~1_combout\);

-- Location: LCCOMB_X81_Y42_N0
\FORWARDING_UNIT_INSTANCE|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|process_0~3_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~2_combout\ & (\FORWARDING_UNIT_INSTANCE|process_0~1_combout\ & (\PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~2_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|process_0~1_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~0_combout\,
	combout => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\);

-- Location: LCCOMB_X80_Y41_N10
\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~1_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) $ 
-- (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2))))) # (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) $ 
-- (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3),
	datad => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2),
	combout => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~1_combout\);

-- Location: LCCOMB_X80_Y43_N16
\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~0_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) $ 
-- (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0))))) # (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) $ 
-- (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datad => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0),
	combout => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~0_combout\);

-- Location: LCCOMB_X80_Y41_N20
\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ = (\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~1_combout\ & (!\FORWARDING_UNIT_INSTANCE|Equal3~0_combout\ & (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & 
-- \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~1_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|Equal3~0_combout\,
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~0_combout\,
	combout => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\);

-- Location: LCCOMB_X77_Y44_N0
\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\ = (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\);

-- Location: LCCOMB_X77_Y44_N12
\EX_ALU_SRC_B[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[10]~8_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux37~2_combout\) # ((\Mux53~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~2_combout\,
	datab => \Mux53~0_combout\,
	datac => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	combout => \EX_ALU_SRC_B[10]~8_combout\);

-- Location: FF_X75_Y43_N15
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(9));

-- Location: FF_X76_Y44_N21
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(3));

-- Location: LCCOMB_X77_Y39_N0
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[11]~feeder_combout\ = \Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux52~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[11]~feeder_combout\);

-- Location: LCCOMB_X83_Y41_N18
\FORWARDING_UNIT_INSTANCE|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~3_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & !\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~3_combout\);

-- Location: LCCOMB_X83_Y41_N4
\IF_ID_REG_BANK_INSTANCE|R_IN[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(3) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(3));

-- Location: FF_X77_Y39_N1
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[11]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(11));

-- Location: LCCOMB_X80_Y40_N24
\IF_ID_REG_BANK_INSTANCE|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\);

-- Location: FF_X80_Y40_N23
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(11));

-- Location: LCCOMB_X80_Y40_N6
\IF_ID_REG_BANK_INSTANCE|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\);

-- Location: LCCOMB_X80_Y40_N20
\IF_ID_REG_BANK_INSTANCE|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\);

-- Location: FF_X80_Y40_N3
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(11));

-- Location: FF_X77_Y40_N5
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(11));

-- Location: FF_X79_Y40_N25
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(11));

-- Location: FF_X79_Y40_N7
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(11));

-- Location: FF_X77_Y40_N29
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(11));

-- Location: LCCOMB_X79_Y40_N18
\IF_ID_REG_BANK_INSTANCE|Mux37~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(11)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) 
-- & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(11) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(11),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(11),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~5_combout\);

-- Location: LCCOMB_X79_Y40_N24
\IF_ID_REG_BANK_INSTANCE|Mux37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux37~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(11)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux37~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(11))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux37~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(11),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(11),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux37~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~6_combout\);

-- Location: LCCOMB_X80_Y40_N2
\IF_ID_REG_BANK_INSTANCE|Mux37~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux37~6_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(11))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(11),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux37~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~7_combout\);

-- Location: LCCOMB_X80_Y40_N22
\IF_ID_REG_BANK_INSTANCE|Mux37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux37~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(11))) # (!\IF_ID_REG_BANK_INSTANCE|Mux37~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(11)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(11),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(11),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux37~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~8_combout\);

-- Location: LCCOMB_X84_Y43_N24
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[11]~feeder_combout\ = \Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux52~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[11]~feeder_combout\);

-- Location: LCCOMB_X83_Y41_N10
\FORWARDING_UNIT_INSTANCE|Equal3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~11_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~11_combout\);

-- Location: LCCOMB_X83_Y41_N28
\IF_ID_REG_BANK_INSTANCE|R_IN[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(15) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~11_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(15));

-- Location: FF_X84_Y43_N25
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[11]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(11));

-- Location: LCCOMB_X82_Y41_N14
\FORWARDING_UNIT_INSTANCE|Equal3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~8_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~8_combout\);

-- Location: LCCOMB_X82_Y41_N16
\IF_ID_REG_BANK_INSTANCE|R_IN[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(13) = (\FORWARDING_UNIT_INSTANCE|Equal3~8_combout\ & \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FORWARDING_UNIT_INSTANCE|Equal3~8_combout\,
	datad => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(13));

-- Location: FF_X83_Y43_N9
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(11));

-- Location: LCCOMB_X84_Y43_N22
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[11]~feeder_combout\ = \Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux52~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[11]~feeder_combout\);

-- Location: LCCOMB_X83_Y41_N22
\FORWARDING_UNIT_INSTANCE|Equal3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~9_combout\ = (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~9_combout\);

-- Location: LCCOMB_X83_Y41_N12
\IF_ID_REG_BANK_INSTANCE|R_IN[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(14) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datac => \FORWARDING_UNIT_INSTANCE|Equal3~9_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(14));

-- Location: FF_X84_Y43_N23
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[11]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(11));

-- Location: LCCOMB_X83_Y41_N2
\FORWARDING_UNIT_INSTANCE|Equal3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~10_combout\ = (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & 
-- \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~10_combout\);

-- Location: LCCOMB_X83_Y41_N16
\IF_ID_REG_BANK_INSTANCE|R_IN[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(12) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~10_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(12));

-- Location: FF_X83_Y43_N11
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(11));

-- Location: LCCOMB_X83_Y43_N10
\IF_ID_REG_BANK_INSTANCE|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(11))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(11),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(11),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~0_combout\);

-- Location: LCCOMB_X83_Y43_N8
\IF_ID_REG_BANK_INSTANCE|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux37~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(11))) # (!\IF_ID_REG_BANK_INSTANCE|Mux37~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(11)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(11),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(11),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux37~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~1_combout\);

-- Location: LCCOMB_X75_Y41_N20
\FORWARDING_UNIT_INSTANCE|Equal3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~15_combout\ = (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~15_combout\);

-- Location: LCCOMB_X75_Y41_N14
\IF_ID_REG_BANK_INSTANCE|R_IN[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(11) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~15_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(11));

-- Location: FF_X76_Y41_N31
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(11));

-- Location: LCCOMB_X75_Y41_N4
\FORWARDING_UNIT_INSTANCE|Equal3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~12_combout\ = (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & 
-- \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~12_combout\);

-- Location: LCCOMB_X75_Y41_N10
\IF_ID_REG_BANK_INSTANCE|R_IN[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(10) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datac => \FORWARDING_UNIT_INSTANCE|Equal3~12_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(10));

-- Location: FF_X76_Y40_N25
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(11));

-- Location: LCCOMB_X75_Y40_N14
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[11]~feeder_combout\ = \Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux52~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[11]~feeder_combout\);

-- Location: LCCOMB_X83_Y41_N6
\FORWARDING_UNIT_INSTANCE|Equal3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~13_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & 
-- !\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~13_combout\);

-- Location: LCCOMB_X83_Y41_N8
\IF_ID_REG_BANK_INSTANCE|R_IN[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(9) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~13_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(9));

-- Location: FF_X75_Y40_N15
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[11]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(11));

-- Location: LCCOMB_X75_Y41_N0
\FORWARDING_UNIT_INSTANCE|Equal3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|Equal3~14_combout\ = (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & 
-- \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datab => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \FORWARDING_UNIT_INSTANCE|Equal3~14_combout\);

-- Location: LCCOMB_X75_Y41_N30
\IF_ID_REG_BANK_INSTANCE|R_IN[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|R_IN\(8) = (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & \FORWARDING_UNIT_INSTANCE|Equal3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|Equal3~14_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|R_IN\(8));

-- Location: FF_X75_Y40_N13
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux52~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(11));

-- Location: LCCOMB_X75_Y40_N12
\IF_ID_REG_BANK_INSTANCE|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(11))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(11),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(11),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~2_combout\);

-- Location: LCCOMB_X76_Y40_N24
\IF_ID_REG_BANK_INSTANCE|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux37~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(11))) # (!\IF_ID_REG_BANK_INSTANCE|Mux37~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(11)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(11),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(11),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux37~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~3_combout\);

-- Location: LCCOMB_X76_Y40_N18
\IF_ID_REG_BANK_INSTANCE|Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux37~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux37~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux37~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux37~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~4_combout\);

-- Location: LCCOMB_X76_Y40_N28
\IF_ID_REG_BANK_INSTANCE|Mux37~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux37~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux37~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux37~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux37~8_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux37~4_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux37~9_combout\);

-- Location: FF_X76_Y40_N29
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux37~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(11));

-- Location: LCCOMB_X76_Y40_N8
\Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(11))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(11) & 
-- !\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(11),
	datab => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(11),
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux36~2_combout\);

-- Location: LCCOMB_X77_Y44_N2
\EX_ALU_SRC_B[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[11]~7_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux36~2_combout\) # ((\Mux52~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datab => \Mux52~0_combout\,
	datac => \Mux36~2_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	combout => \EX_ALU_SRC_B[11]~7_combout\);

-- Location: LCCOMB_X77_Y40_N28
\IF_ID_REG_BANK_INSTANCE|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux21~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) 
-- & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(11)))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(11),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(11),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux21~3_combout\);

-- Location: LCCOMB_X77_Y40_N4
\IF_ID_REG_BANK_INSTANCE|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux21~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|Mux21~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(11))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~3_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(11)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(11),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(11),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux21~4_combout\);

-- Location: LCCOMB_X76_Y40_N20
\IF_ID_REG_BANK_INSTANCE|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux21~5_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~4_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(11),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~4_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux21~5_combout\);

-- Location: LCCOMB_X76_Y40_N6
\IF_ID_REG_BANK_INSTANCE|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux21~6_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux21~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(11)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(11))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(11),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(11),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux21~6_combout\);

-- Location: FF_X76_Y40_N7
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux21~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(11));

-- Location: LCCOMB_X76_Y40_N4
\Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(11))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(11) & 
-- (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(11),
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(11),
	combout => \Mux20~0_combout\);

-- Location: LCCOMB_X76_Y40_N30
\Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = (\Mux20~0_combout\) # ((\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & \Mux52~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \Mux20~0_combout\,
	datad => \Mux52~0_combout\,
	combout => \Mux20~1_combout\);

-- Location: LCCOMB_X76_Y41_N28
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|Cout~0_combout\ = (\Mux21~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|Cout~0_combout\) # (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[10]~8_combout\)))) # (!\Mux21~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|Cout~0_combout\ & (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[10]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~1_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \EX_ALU_SRC_B[10]~8_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|Cout~0_combout\);

-- Location: LCCOMB_X76_Y41_N14
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|S~combout\ = \EX_ALU_SRC_B[11]~7_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\Mux20~1_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_SRC_B[11]~7_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \Mux20~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|S~combout\);

-- Location: FF_X76_Y41_N15
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(11));

-- Location: FF_X77_Y44_N15
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(11));

-- Location: FF_X81_Y40_N15
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux63~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0));

-- Location: LCCOMB_X83_Y39_N0
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[0]~feeder_combout\ = \Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux63~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[0]~feeder_combout\);

-- Location: FF_X83_Y39_N1
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[0]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0));

-- Location: FF_X82_Y41_N23
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux63~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(0));

-- Location: LCCOMB_X81_Y39_N12
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[0]~feeder_combout\ = \Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux63~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[0]~feeder_combout\);

-- Location: FF_X81_Y39_N13
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[0]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0));

-- Location: LCCOMB_X82_Y41_N6
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[0]~feeder_combout\ = \Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux63~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[0]~feeder_combout\);

-- Location: FF_X82_Y41_N7
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[0]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0));

-- Location: LCCOMB_X81_Y39_N8
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[0]~feeder_combout\ = \Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux63~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[0]~feeder_combout\);

-- Location: FF_X81_Y39_N9
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[0]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0));

-- Location: LCCOMB_X80_Y39_N6
\IF_ID_REG_BANK_INSTANCE|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux32~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) 
-- & ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0)))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux32~0_combout\);

-- Location: LCCOMB_X80_Y39_N24
\IF_ID_REG_BANK_INSTANCE|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux32~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|Mux32~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(0))) # (!\IF_ID_REG_BANK_INSTANCE|Mux32~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux32~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux32~1_combout\);

-- Location: LCCOMB_X79_Y39_N18
\IF_ID_REG_BANK_INSTANCE|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux32~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux32~1_combout\) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux32~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux32~2_combout\);

-- Location: LCCOMB_X79_Y39_N8
\IF_ID_REG_BANK_INSTANCE|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux32~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux32~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux32~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux32~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux32~3_combout\);

-- Location: LCCOMB_X79_Y39_N22
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[0]~feeder_combout\ = \IF_ID_REG_BANK_INSTANCE|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|Mux32~3_combout\,
	combout => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[0]~feeder_combout\);

-- Location: FF_X79_Y39_N23
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(0));

-- Location: LCCOMB_X80_Y44_N26
\Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(0) & 
-- (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(0),
	datab => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X80_Y44_N14
\Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = (\Mux31~0_combout\) # ((!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & \Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \Mux63~0_combout\,
	combout => \Mux31~1_combout\);

-- Location: LCCOMB_X81_Y43_N12
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[0]~feeder_combout\ = \Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux63~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[0]~feeder_combout\);

-- Location: FF_X81_Y43_N13
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[0]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(0));

-- Location: FF_X82_Y43_N27
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux63~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(0));

-- Location: LCCOMB_X82_Y43_N26
\IF_ID_REG_BANK_INSTANCE|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(0))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(0),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~0_combout\);

-- Location: LCCOMB_X81_Y43_N30
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[0]~feeder_combout\ = \Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux63~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[0]~feeder_combout\);

-- Location: FF_X81_Y43_N31
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[0]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(0));

-- Location: FF_X82_Y43_N17
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux63~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(0));

-- Location: LCCOMB_X82_Y43_N16
\IF_ID_REG_BANK_INSTANCE|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux48~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(0)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux48~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(0) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux48~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(0),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~1_combout\);

-- Location: LCCOMB_X83_Y42_N20
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[0]~feeder_combout\ = \Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux63~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[0]~feeder_combout\);

-- Location: FF_X83_Y42_N21
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[0]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(0));

-- Location: FF_X81_Y42_N3
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux63~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(0));

-- Location: LCCOMB_X82_Y42_N24
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[0]~feeder_combout\ = \Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux63~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[0]~feeder_combout\);

-- Location: FF_X82_Y42_N25
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[0]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(0));

-- Location: FF_X82_Y42_N23
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux63~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(0));

-- Location: LCCOMB_X82_Y42_N22
\IF_ID_REG_BANK_INSTANCE|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(0))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(0),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(0),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~2_combout\);

-- Location: LCCOMB_X81_Y42_N2
\IF_ID_REG_BANK_INSTANCE|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux48~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(0)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux48~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(0))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(0),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux48~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~3_combout\);

-- Location: LCCOMB_X81_Y42_N8
\IF_ID_REG_BANK_INSTANCE|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux48~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux48~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux48~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux48~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~4_combout\);

-- Location: LCCOMB_X82_Y41_N28
\IF_ID_REG_BANK_INSTANCE|Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0)))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~5_combout\);

-- Location: LCCOMB_X82_Y41_N22
\IF_ID_REG_BANK_INSTANCE|Mux48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux48~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(0)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux48~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux48~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux48~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~6_combout\);

-- Location: LCCOMB_X81_Y40_N18
\IF_ID_REG_BANK_INSTANCE|Mux48~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux48~6_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux48~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~7_combout\);

-- Location: LCCOMB_X81_Y40_N14
\IF_ID_REG_BANK_INSTANCE|Mux48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux48~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0))) # (!\IF_ID_REG_BANK_INSTANCE|Mux48~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux48~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~8_combout\);

-- Location: LCCOMB_X81_Y42_N22
\IF_ID_REG_BANK_INSTANCE|Mux48~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux48~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux48~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux48~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux48~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux48~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux48~9_combout\);

-- Location: FF_X81_Y42_N23
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux48~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(0));

-- Location: LCCOMB_X81_Y42_N28
\Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(0) & 
-- ((!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(0),
	datab => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux47~0_combout\);

-- Location: LCCOMB_X81_Y42_N18
\Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~1_combout\ = (\Mux47~0_combout\) # ((\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & \Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datac => \Mux63~0_combout\,
	datad => \Mux47~0_combout\,
	combout => \Mux47~1_combout\);

-- Location: LCCOMB_X81_Y44_N22
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|S~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|S~0_combout\ = \Mux31~1_combout\ $ (((\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & (\PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\(0))) # (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & 
-- ((\Mux47~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~1_combout\,
	datab => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datac => \PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\(0),
	datad => \Mux47~1_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|S~0_combout\);

-- Location: FF_X81_Y44_N23
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|S~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0));

-- Location: LCCOMB_X74_Y44_N30
\DATA_MEMORY_INSTANCE|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Add1~0_combout\ = \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) $ (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Add1~0_combout\);

-- Location: LCCOMB_X81_Y43_N28
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X81_Y43_N29
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(3));

-- Location: FF_X82_Y43_N23
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux60~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(3));

-- Location: LCCOMB_X82_Y43_N22
\IF_ID_REG_BANK_INSTANCE|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(3))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(3),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(3),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~0_combout\);

-- Location: LCCOMB_X81_Y43_N22
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X81_Y43_N23
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(3));

-- Location: FF_X82_Y43_N1
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux60~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(3));

-- Location: LCCOMB_X82_Y43_N0
\IF_ID_REG_BANK_INSTANCE|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux45~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(3)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux45~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(3) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux45~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(3),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(3),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~1_combout\);

-- Location: LCCOMB_X83_Y42_N18
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X83_Y42_N19
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(3));

-- Location: FF_X83_Y42_N23
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux60~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(3));

-- Location: LCCOMB_X82_Y42_N14
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X82_Y42_N15
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(3));

-- Location: LCCOMB_X82_Y42_N4
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X82_Y42_N5
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(3));

-- Location: LCCOMB_X83_Y42_N28
\IF_ID_REG_BANK_INSTANCE|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(3)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) 
-- & (\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(3) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(3),
	datab => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(3),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~2_combout\);

-- Location: LCCOMB_X83_Y42_N22
\IF_ID_REG_BANK_INSTANCE|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux45~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(3))) # (!\IF_ID_REG_BANK_INSTANCE|Mux45~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(3)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(3),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(3),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux45~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~3_combout\);

-- Location: LCCOMB_X81_Y42_N30
\IF_ID_REG_BANK_INSTANCE|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux45~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux45~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux45~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux45~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~4_combout\);

-- Location: LCCOMB_X81_Y41_N20
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X81_Y41_N21
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3));

-- Location: LCCOMB_X82_Y39_N20
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X82_Y39_N21
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3));

-- Location: LCCOMB_X81_Y41_N8
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X81_Y41_N9
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3));

-- Location: LCCOMB_X80_Y39_N0
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X80_Y39_N1
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3));

-- Location: FF_X82_Y40_N9
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux60~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(3));

-- Location: FF_X80_Y39_N31
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux60~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3));

-- Location: LCCOMB_X82_Y40_N16
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[3]~feeder_combout\ = \Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux60~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[3]~feeder_combout\);

-- Location: FF_X82_Y40_N17
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[3]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3));

-- Location: LCCOMB_X82_Y40_N6
\IF_ID_REG_BANK_INSTANCE|Mux45~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)) # ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) 
-- & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~5_combout\);

-- Location: LCCOMB_X82_Y40_N8
\IF_ID_REG_BANK_INSTANCE|Mux45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux45~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(3)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux45~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux45~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(3),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux45~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~6_combout\);

-- Location: LCCOMB_X81_Y41_N2
\IF_ID_REG_BANK_INSTANCE|Mux45~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux45~6_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux45~6_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~7_combout\);

-- Location: LCCOMB_X81_Y41_N0
\IF_ID_REG_BANK_INSTANCE|Mux45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux45~7_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux45~7_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux45~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~8_combout\);

-- Location: LCCOMB_X81_Y42_N12
\IF_ID_REG_BANK_INSTANCE|Mux45~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux45~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux45~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux45~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux45~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux45~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux45~9_combout\);

-- Location: FF_X81_Y42_N13
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux45~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(3));

-- Location: LCCOMB_X77_Y44_N8
\Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(3) & 
-- ((!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux44~0_combout\);

-- Location: LCCOMB_X77_Y44_N6
\Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~1_combout\ = (\Mux44~0_combout\) # ((!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\Mux60~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datab => \Mux60~0_combout\,
	datac => \Mux44~0_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux44~1_combout\);

-- Location: FF_X77_Y44_N7
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux44~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3));

-- Location: LCCOMB_X72_Y46_N24
\DATA_MEMORY_INSTANCE|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~0_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~0_combout\);

-- Location: LCCOMB_X72_Y46_N4
\DATA_MEMORY_INSTANCE|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~0_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~0_combout\);

-- Location: LCCOMB_X81_Y44_N16
\ID_MEM_WRITE_AB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID_MEM_WRITE_AB~0_combout\ = (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14) & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13) & \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	combout => \ID_MEM_WRITE_AB~0_combout\);

-- Location: FF_X81_Y44_N17
\PIPE_ID_EX_INSTANCE|MEM_WRITE_INSTANCE|D_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ID_MEM_WRITE_AB~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\);

-- Location: LCCOMB_X77_Y44_N28
\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~feeder_combout\ = \PIPE_ID_EX_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIPE_ID_EX_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	combout => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~feeder_combout\);

-- Location: FF_X77_Y44_N29
\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\);

-- Location: LCCOMB_X72_Y44_N28
\DATA_MEMORY_INSTANCE|mem[6][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[6][1]~1_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) $ (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|mem[6][1]~1_combout\);

-- Location: LCCOMB_X72_Y44_N6
\DATA_MEMORY_INSTANCE|mem[6][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\ = (\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ & \DATA_MEMORY_INSTANCE|mem[6][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[6][1]~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\);

-- Location: FF_X72_Y46_N5
\DATA_MEMORY_INSTANCE|mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~0_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[6][3]~q\);

-- Location: LCCOMB_X74_Y47_N30
\DATA_MEMORY_INSTANCE|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~9_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~9_combout\);

-- Location: LCCOMB_X75_Y46_N10
\DATA_MEMORY_INSTANCE|mem~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~22_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11))) # (!\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~9_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~22_combout\);

-- Location: LCCOMB_X74_Y47_N28
\DATA_MEMORY_INSTANCE|mem[2][3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[2][3]~23_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) $ 
-- (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|mem[2][3]~23_combout\);

-- Location: LCCOMB_X74_Y47_N6
\DATA_MEMORY_INSTANCE|mem[2][7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\ = (\DATA_MEMORY_INSTANCE|mem[2][3]~23_combout\ & \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|mem[2][3]~23_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	combout => \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\);

-- Location: FF_X75_Y46_N11
\DATA_MEMORY_INSTANCE|mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~22_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[2][3]~q\);

-- Location: LCCOMB_X74_Y45_N20
\DATA_MEMORY_INSTANCE|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~5_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~5_combout\);

-- Location: LCCOMB_X75_Y45_N18
\DATA_MEMORY_INSTANCE|mem~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~12_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~12_combout\);

-- Location: LCCOMB_X73_Y45_N16
\DATA_MEMORY_INSTANCE|mem[10][6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[10][6]~13_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) $ 
-- (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem[10][6]~13_combout\);

-- Location: LCCOMB_X74_Y45_N2
\DATA_MEMORY_INSTANCE|mem[10][7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\ = (\DATA_MEMORY_INSTANCE|mem[10][6]~13_combout\ & \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DATA_MEMORY_INSTANCE|mem[10][6]~13_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	combout => \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\);

-- Location: FF_X75_Y45_N19
\DATA_MEMORY_INSTANCE|mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~12_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[10][3]~q\);

-- Location: LCCOMB_X75_Y44_N0
\DATA_MEMORY_INSTANCE|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~7_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|mem[10][3]~q\) # (\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[2][3]~q\ & 
-- ((!\DATA_MEMORY_INSTANCE|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[2][3]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[10][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~7_combout\);

-- Location: LCCOMB_X74_Y43_N4
\DATA_MEMORY_INSTANCE|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~13_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~13_combout\);

-- Location: LCCOMB_X73_Y43_N28
\DATA_MEMORY_INSTANCE|mem~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~32_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11))) # (!\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~13_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~32_combout\);

-- Location: LCCOMB_X74_Y47_N8
\DATA_MEMORY_INSTANCE|mem[14][1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[14][1]~33_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) $ 
-- (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|mem[14][1]~33_combout\);

-- Location: LCCOMB_X74_Y47_N22
\DATA_MEMORY_INSTANCE|mem[14][7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\ = (\DATA_MEMORY_INSTANCE|mem[14][1]~33_combout\ & \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DATA_MEMORY_INSTANCE|mem[14][1]~33_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	combout => \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\);

-- Location: FF_X73_Y43_N29
\DATA_MEMORY_INSTANCE|mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~32_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[14][3]~q\);

-- Location: LCCOMB_X75_Y44_N22
\DATA_MEMORY_INSTANCE|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~8_combout\ = (\DATA_MEMORY_INSTANCE|Mux12~7_combout\ & (((\DATA_MEMORY_INSTANCE|mem[14][3]~q\) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Mux12~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[6][3]~q\ & 
-- ((\DATA_MEMORY_INSTANCE|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[6][3]~q\,
	datab => \DATA_MEMORY_INSTANCE|Mux12~7_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[14][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~8_combout\);

-- Location: LCCOMB_X74_Y47_N12
\DATA_MEMORY_INSTANCE|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~6_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~6_combout\);

-- Location: LCCOMB_X75_Y46_N28
\DATA_MEMORY_INSTANCE|mem~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~15_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11))) # (!\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~15_combout\);

-- Location: LCCOMB_X74_Y47_N10
\DATA_MEMORY_INSTANCE|mem[8][5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[8][5]~16_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)))) 
-- # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|mem[8][5]~16_combout\);

-- Location: LCCOMB_X74_Y47_N24
\DATA_MEMORY_INSTANCE|mem[8][7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\ = (\DATA_MEMORY_INSTANCE|mem[8][5]~16_combout\ & \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[8][5]~16_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	combout => \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\);

-- Location: FF_X75_Y46_N29
\DATA_MEMORY_INSTANCE|mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~15_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[8][3]~q\);

-- Location: LCCOMB_X72_Y44_N16
\DATA_MEMORY_INSTANCE|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~14_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~14_combout\);

-- Location: LCCOMB_X72_Y44_N10
\DATA_MEMORY_INSTANCE|mem~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~35_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11))) # (!\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~14_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	combout => \DATA_MEMORY_INSTANCE|mem~35_combout\);

-- Location: LCCOMB_X72_Y43_N4
\DATA_MEMORY_INSTANCE|mem[12][6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[12][6]~36_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem[12][6]~36_combout\);

-- Location: LCCOMB_X72_Y43_N10
\DATA_MEMORY_INSTANCE|mem[12][7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\ = (\DATA_MEMORY_INSTANCE|mem[12][6]~36_combout\ & \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DATA_MEMORY_INSTANCE|mem[12][6]~36_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	combout => \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\);

-- Location: FF_X72_Y44_N11
\DATA_MEMORY_INSTANCE|mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~35_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[12][3]~q\);

-- Location: LCCOMB_X73_Y46_N0
\DATA_MEMORY_INSTANCE|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~2_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~2_combout\);

-- Location: LCCOMB_X73_Y46_N28
\DATA_MEMORY_INSTANCE|mem~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~5_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11))) # (!\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~2_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	combout => \DATA_MEMORY_INSTANCE|mem~5_combout\);

-- Location: LCCOMB_X72_Y45_N0
\DATA_MEMORY_INSTANCE|mem[4][1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[4][1]~6_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))) 
-- # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	combout => \DATA_MEMORY_INSTANCE|mem[4][1]~6_combout\);

-- Location: LCCOMB_X72_Y46_N10
\DATA_MEMORY_INSTANCE|mem[4][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\ = (\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ & \DATA_MEMORY_INSTANCE|mem[4][1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[4][1]~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\);

-- Location: FF_X73_Y46_N29
\DATA_MEMORY_INSTANCE|mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~5_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[4][3]~q\);

-- Location: LCCOMB_X72_Y46_N14
\DATA_MEMORY_INSTANCE|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~10_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~10_combout\);

-- Location: LCCOMB_X72_Y46_N26
\DATA_MEMORY_INSTANCE|mem~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~25_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11))) # (!\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~10_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	combout => \DATA_MEMORY_INSTANCE|mem~25_combout\);

-- Location: LCCOMB_X72_Y46_N16
\DATA_MEMORY_INSTANCE|mem[0][5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[0][5]~26_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))) # 
-- (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3)) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)) # 
-- (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|mem[0][5]~26_combout\);

-- Location: LCCOMB_X72_Y46_N22
\DATA_MEMORY_INSTANCE|mem[0][7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\ = (!\DATA_MEMORY_INSTANCE|mem[0][5]~26_combout\ & \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|mem[0][5]~26_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	combout => \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\);

-- Location: FF_X72_Y46_N27
\DATA_MEMORY_INSTANCE|mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~25_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[0][3]~q\);

-- Location: LCCOMB_X75_Y44_N12
\DATA_MEMORY_INSTANCE|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~4_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|mem[4][3]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[4][3]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[0][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~4_combout\);

-- Location: LCCOMB_X75_Y44_N30
\DATA_MEMORY_INSTANCE|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~5_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux12~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[12][3]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux12~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[8][3]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[8][3]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[12][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux12~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~5_combout\);

-- Location: LCCOMB_X76_Y47_N16
\DATA_MEMORY_INSTANCE|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~4_combout\);

-- Location: LCCOMB_X76_Y45_N12
\DATA_MEMORY_INSTANCE|mem~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~10_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~10_combout\);

-- Location: LCCOMB_X76_Y45_N0
\DATA_MEMORY_INSTANCE|mem[1][4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\);

-- Location: FF_X76_Y45_N13
\DATA_MEMORY_INSTANCE|mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~10_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[9][3]~q\);

-- Location: LCCOMB_X76_Y47_N22
\DATA_MEMORY_INSTANCE|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~12_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~12_combout\);

-- Location: LCCOMB_X76_Y45_N30
\DATA_MEMORY_INSTANCE|mem~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~30_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~12_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~30_combout\);

-- Location: LCCOMB_X76_Y45_N26
\DATA_MEMORY_INSTANCE|mem[1][4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\);

-- Location: FF_X76_Y45_N31
\DATA_MEMORY_INSTANCE|mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~30_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[13][3]~q\);

-- Location: LCCOMB_X74_Y45_N4
\DATA_MEMORY_INSTANCE|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~1_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~1_combout\);

-- Location: LCCOMB_X75_Y45_N28
\DATA_MEMORY_INSTANCE|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~3_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~1_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	combout => \DATA_MEMORY_INSTANCE|mem~3_combout\);

-- Location: LCCOMB_X74_Y45_N14
\DATA_MEMORY_INSTANCE|mem[1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	combout => \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\);

-- Location: FF_X75_Y45_N29
\DATA_MEMORY_INSTANCE|mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~3_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[5][3]~q\);

-- Location: LCCOMB_X74_Y47_N26
\DATA_MEMORY_INSTANCE|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~8_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~8_combout\);

-- Location: LCCOMB_X73_Y45_N20
\DATA_MEMORY_INSTANCE|mem~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~20_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~8_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	combout => \DATA_MEMORY_INSTANCE|mem~20_combout\);

-- Location: LCCOMB_X74_Y47_N16
\DATA_MEMORY_INSTANCE|mem[1][4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\);

-- Location: FF_X73_Y45_N21
\DATA_MEMORY_INSTANCE|mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~20_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[1][3]~q\);

-- Location: LCCOMB_X75_Y44_N20
\DATA_MEMORY_INSTANCE|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~2_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|mem[5][3]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[5][3]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[1][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~2_combout\);

-- Location: LCCOMB_X75_Y44_N10
\DATA_MEMORY_INSTANCE|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~3_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux12~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[13][3]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux12~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[9][3]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[9][3]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[13][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux12~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~3_combout\);

-- Location: LCCOMB_X74_Y44_N26
\DATA_MEMORY_INSTANCE|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\DATA_MEMORY_INSTANCE|Mux12~5_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)) # (\DATA_MEMORY_INSTANCE|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux12~5_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux12~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~6_combout\);

-- Location: LCCOMB_X72_Y44_N4
\DATA_MEMORY_INSTANCE|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~7_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~7_combout\);

-- Location: LCCOMB_X72_Y44_N20
\DATA_MEMORY_INSTANCE|mem~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~18_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11))) # (!\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~7_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~18_combout\);

-- Location: LCCOMB_X72_Y44_N26
\DATA_MEMORY_INSTANCE|mem[1][4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\ = (\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\);

-- Location: FF_X72_Y44_N21
\DATA_MEMORY_INSTANCE|mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~18_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[11][3]~q\);

-- Location: LCCOMB_X73_Y45_N14
\DATA_MEMORY_INSTANCE|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~11_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~11_combout\);

-- Location: LCCOMB_X74_Y45_N6
\DATA_MEMORY_INSTANCE|mem~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~28_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~11_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~28_combout\);

-- Location: LCCOMB_X73_Y45_N4
\DATA_MEMORY_INSTANCE|mem[1][4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\ = (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\);

-- Location: FF_X74_Y45_N7
\DATA_MEMORY_INSTANCE|mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~28_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[3][3]~q\);

-- Location: LCCOMB_X73_Y45_N24
\DATA_MEMORY_INSTANCE|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~3_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~3_combout\);

-- Location: LCCOMB_X74_Y45_N12
\DATA_MEMORY_INSTANCE|mem~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~8_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~8_combout\);

-- Location: LCCOMB_X73_Y45_N6
\DATA_MEMORY_INSTANCE|mem[1][4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\ & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\);

-- Location: FF_X74_Y45_N13
\DATA_MEMORY_INSTANCE|mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~8_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[7][3]~q\);

-- Location: LCCOMB_X75_Y44_N16
\DATA_MEMORY_INSTANCE|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~0_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[7][3]~q\))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|mem[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[3][3]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[7][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~0_combout\);

-- Location: LCCOMB_X75_Y44_N6
\DATA_MEMORY_INSTANCE|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~1_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux12~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[15][3]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux12~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[11][3]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[11][3]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[15][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux12~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~1_combout\);

-- Location: LCCOMB_X74_Y44_N22
\DATA_MEMORY_INSTANCE|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux12~9_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux12~6_combout\ & (\DATA_MEMORY_INSTANCE|Mux12~8_combout\)) # (!\DATA_MEMORY_INSTANCE|Mux12~6_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|Mux12~1_combout\))))) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux12~8_combout\,
	datac => \DATA_MEMORY_INSTANCE|Mux12~6_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux12~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux12~9_combout\);

-- Location: FF_X74_Y44_N23
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux12~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(11));

-- Location: LCCOMB_X77_Y44_N14
\Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(11))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(11),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(11),
	combout => \Mux52~0_combout\);

-- Location: LCCOMB_X76_Y40_N10
\Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~3_combout\ = (\Mux36~2_combout\) # ((!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\Mux52~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datab => \Mux52~0_combout\,
	datac => \Mux36~2_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux36~3_combout\);

-- Location: FF_X76_Y40_N11
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux36~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11));

-- Location: LCCOMB_X72_Y43_N24
\DATA_MEMORY_INSTANCE|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Decoder0~15_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Decoder0~15_combout\);

-- Location: LCCOMB_X73_Y43_N6
\DATA_MEMORY_INSTANCE|mem~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~38_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11))) # (!\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(11),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~15_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~38_combout\);

-- Location: LCCOMB_X72_Y43_N30
\DATA_MEMORY_INSTANCE|mem[1][4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \PIPE_EX_MEM_INSTANCE|MEM_WRITE_INSTANCE|D_out~q\,
	combout => \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\);

-- Location: FF_X73_Y43_N7
\DATA_MEMORY_INSTANCE|mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~38_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[15][3]~q\);

-- Location: LCCOMB_X75_Y44_N24
\DATA_MEMORY_INSTANCE|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~7_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- ((\DATA_MEMORY_INSTANCE|mem[14][3]~q\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\DATA_MEMORY_INSTANCE|mem[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[12][3]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|mem[14][3]~q\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Mux4~7_combout\);

-- Location: LCCOMB_X75_Y44_N26
\DATA_MEMORY_INSTANCE|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~8_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Mux4~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[15][3]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux4~7_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[13][3]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (((\DATA_MEMORY_INSTANCE|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[15][3]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|mem[13][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux4~7_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux4~8_combout\);

-- Location: LCCOMB_X75_Y44_N2
\DATA_MEMORY_INSTANCE|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~0_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- (\DATA_MEMORY_INSTANCE|mem[5][3]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|mem[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|mem[5][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[4][3]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux4~0_combout\);

-- Location: LCCOMB_X75_Y44_N4
\DATA_MEMORY_INSTANCE|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~1_combout\ = (\DATA_MEMORY_INSTANCE|Mux4~0_combout\ & (((\DATA_MEMORY_INSTANCE|mem[7][3]~q\) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))) # (!\DATA_MEMORY_INSTANCE|Mux4~0_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[6][3]~q\ & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[6][3]~q\,
	datab => \DATA_MEMORY_INSTANCE|Mux4~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[7][3]~q\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Mux4~1_combout\);

-- Location: LCCOMB_X75_Y44_N28
\DATA_MEMORY_INSTANCE|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)) # (\DATA_MEMORY_INSTANCE|mem[2][3]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- (\DATA_MEMORY_INSTANCE|mem[0][3]~q\ & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|mem[0][3]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|mem[2][3]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux4~4_combout\);

-- Location: LCCOMB_X75_Y44_N14
\DATA_MEMORY_INSTANCE|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~5_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Mux4~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[3][3]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux4~4_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[1][3]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (((\DATA_MEMORY_INSTANCE|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[3][3]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|mem[1][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux4~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux4~5_combout\);

-- Location: LCCOMB_X75_Y44_N18
\DATA_MEMORY_INSTANCE|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~2_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)) # ((\DATA_MEMORY_INSTANCE|mem[10][3]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|mem[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|mem[10][3]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[8][3]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux4~2_combout\);

-- Location: LCCOMB_X76_Y44_N16
\DATA_MEMORY_INSTANCE|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~3_combout\ = (\DATA_MEMORY_INSTANCE|Mux4~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[11][3]~q\) # ((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\DATA_MEMORY_INSTANCE|Mux4~2_combout\ & 
-- (((\DATA_MEMORY_INSTANCE|mem[9][3]~q\ & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[11][3]~q\,
	datab => \DATA_MEMORY_INSTANCE|Mux4~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[9][3]~q\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|Mux4~3_combout\);

-- Location: LCCOMB_X76_Y44_N2
\DATA_MEMORY_INSTANCE|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2)) # ((\DATA_MEMORY_INSTANCE|Mux4~3_combout\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\DATA_MEMORY_INSTANCE|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|Mux4~5_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux4~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux4~6_combout\);

-- Location: LCCOMB_X76_Y44_N10
\DATA_MEMORY_INSTANCE|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux4~9_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|Mux4~6_combout\ & (\DATA_MEMORY_INSTANCE|Mux4~8_combout\)) # (!\DATA_MEMORY_INSTANCE|Mux4~6_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|Mux4~1_combout\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((\DATA_MEMORY_INSTANCE|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux4~8_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|Mux4~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux4~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux4~9_combout\);

-- Location: FF_X76_Y44_N11
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux4~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(3));

-- Location: LCCOMB_X76_Y44_N20
\Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(3))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(3),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(3),
	combout => \Mux60~0_combout\);

-- Location: LCCOMB_X80_Y39_N10
\IF_ID_REG_BANK_INSTANCE|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux29~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))))) # 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux29~0_combout\);

-- Location: LCCOMB_X80_Y39_N8
\IF_ID_REG_BANK_INSTANCE|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux29~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|Mux29~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(3)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux29~0_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(3),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux29~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux29~1_combout\);

-- Location: LCCOMB_X80_Y39_N2
\IF_ID_REG_BANK_INSTANCE|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux29~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux29~1_combout\) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux29~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux29~2_combout\);

-- Location: LCCOMB_X81_Y42_N24
\IF_ID_REG_BANK_INSTANCE|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux29~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux29~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux29~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux29~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux29~3_combout\);

-- Location: FF_X81_Y42_N25
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux29~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(3));

-- Location: LCCOMB_X80_Y44_N28
\Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(3) & 
-- (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(3),
	datab => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	combout => \Mux28~0_combout\);

-- Location: LCCOMB_X80_Y44_N10
\Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = (\Mux28~0_combout\) # ((\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & \Mux60~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \Mux60~0_combout\,
	datad => \Mux28~0_combout\,
	combout => \Mux28~1_combout\);

-- Location: LCCOMB_X79_Y44_N14
\EX_ALU_SRC_B[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[3]~0_combout\ = (\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(2))) # (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux44~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(2),
	datad => \Mux44~1_combout\,
	combout => \EX_ALU_SRC_B[3]~0_combout\);

-- Location: LCCOMB_X82_Y39_N10
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[2]~feeder_combout\ = \Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux61~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[2]~feeder_combout\);

-- Location: FF_X82_Y39_N11
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[2]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2));

-- Location: FF_X81_Y41_N5
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux61~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2));

-- Location: LCCOMB_X81_Y41_N28
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[2]~feeder_combout\ = \Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux61~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[2]~feeder_combout\);

-- Location: FF_X81_Y41_N29
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[2]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2));

-- Location: LCCOMB_X81_Y39_N2
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[2]~feeder_combout\ = \Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux61~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[2]~feeder_combout\);

-- Location: FF_X81_Y39_N3
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[2]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2));

-- Location: FF_X82_Y41_N31
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux61~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(2));

-- Location: LCCOMB_X81_Y39_N6
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[2]~feeder_combout\ = \Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux61~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[2]~feeder_combout\);

-- Location: FF_X81_Y39_N7
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[2]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2));

-- Location: FF_X82_Y41_N25
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux61~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2));

-- Location: LCCOMB_X81_Y39_N28
\IF_ID_REG_BANK_INSTANCE|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux30~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) 
-- & (((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux30~0_combout\);

-- Location: LCCOMB_X81_Y39_N10
\IF_ID_REG_BANK_INSTANCE|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux30~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|Mux30~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(2)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux30~0_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux30~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux30~1_combout\);

-- Location: LCCOMB_X81_Y42_N20
\IF_ID_REG_BANK_INSTANCE|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux30~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux30~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux30~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux30~2_combout\);

-- Location: LCCOMB_X81_Y42_N26
\IF_ID_REG_BANK_INSTANCE|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux30~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux30~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2))) # (!\IF_ID_REG_BANK_INSTANCE|Mux30~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux30~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux30~3_combout\);

-- Location: FF_X81_Y42_N27
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux30~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(2));

-- Location: LCCOMB_X80_Y44_N0
\Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & 
-- \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(2),
	combout => \Mux29~0_combout\);

-- Location: LCCOMB_X80_Y44_N22
\Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = (\Mux29~0_combout\) # ((\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & \Mux61~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \Mux61~0_combout\,
	datad => \Mux29~0_combout\,
	combout => \Mux29~1_combout\);

-- Location: FF_X76_Y41_N17
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux62~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(1));

-- Location: FF_X80_Y41_N9
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux62~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(1));

-- Location: LCCOMB_X83_Y41_N24
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[1]~feeder_combout\ = \Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux62~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[1]~feeder_combout\);

-- Location: FF_X83_Y41_N25
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[1]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(1));

-- Location: LCCOMB_X83_Y41_N14
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[1]~feeder_combout\ = \Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux62~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[1]~feeder_combout\);

-- Location: FF_X83_Y41_N15
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[1]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(1));

-- Location: LCCOMB_X80_Y41_N2
\IF_ID_REG_BANK_INSTANCE|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(1)))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(1),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~2_combout\);

-- Location: LCCOMB_X80_Y41_N8
\IF_ID_REG_BANK_INSTANCE|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux47~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(1))) # (!\IF_ID_REG_BANK_INSTANCE|Mux47~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(1)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(1),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux47~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~3_combout\);

-- Location: LCCOMB_X81_Y43_N14
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[1]~feeder_combout\ = \Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux62~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[1]~feeder_combout\);

-- Location: FF_X81_Y43_N15
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[1]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(1));

-- Location: FF_X82_Y43_N9
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux62~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(1));

-- Location: LCCOMB_X81_Y43_N24
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[1]~feeder_combout\ = \Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux62~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[1]~feeder_combout\);

-- Location: FF_X81_Y43_N25
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[1]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(1));

-- Location: FF_X82_Y43_N11
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux62~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(1));

-- Location: LCCOMB_X82_Y43_N10
\IF_ID_REG_BANK_INSTANCE|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(1))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(1),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~0_combout\);

-- Location: LCCOMB_X82_Y43_N8
\IF_ID_REG_BANK_INSTANCE|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux47~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(1))) # (!\IF_ID_REG_BANK_INSTANCE|Mux47~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(1)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux47~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~1_combout\);

-- Location: LCCOMB_X80_Y41_N26
\IF_ID_REG_BANK_INSTANCE|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & ((\IF_ID_REG_BANK_INSTANCE|Mux47~1_combout\))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux47~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux47~3_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux47~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~4_combout\);

-- Location: LCCOMB_X83_Y39_N6
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[1]~feeder_combout\ = \Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux62~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[1]~feeder_combout\);

-- Location: FF_X83_Y39_N7
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[1]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1));

-- Location: FF_X81_Y41_N27
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux62~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1));

-- Location: LCCOMB_X81_Y41_N6
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[1]~feeder_combout\ = \Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux62~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[1]~feeder_combout\);

-- Location: FF_X81_Y41_N7
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[1]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1));

-- Location: FF_X81_Y39_N27
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux62~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1));

-- Location: FF_X82_Y41_N9
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux62~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(1));

-- Location: FF_X82_Y41_N17
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux62~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1));

-- Location: LCCOMB_X81_Y39_N14
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[1]~feeder_combout\ = \Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux62~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[1]~feeder_combout\);

-- Location: FF_X81_Y39_N15
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[1]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1));

-- Location: LCCOMB_X82_Y41_N18
\IF_ID_REG_BANK_INSTANCE|Mux47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) 
-- & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~5_combout\);

-- Location: LCCOMB_X82_Y41_N8
\IF_ID_REG_BANK_INSTANCE|Mux47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux47~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(1)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux47~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux47~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~6_combout\);

-- Location: LCCOMB_X81_Y41_N16
\IF_ID_REG_BANK_INSTANCE|Mux47~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux47~6_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux47~6_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~7_combout\);

-- Location: LCCOMB_X81_Y41_N26
\IF_ID_REG_BANK_INSTANCE|Mux47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux47~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1))) # (!\IF_ID_REG_BANK_INSTANCE|Mux47~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux47~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~8_combout\);

-- Location: LCCOMB_X80_Y41_N0
\IF_ID_REG_BANK_INSTANCE|Mux47~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux47~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux47~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux47~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux47~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux47~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux47~9_combout\);

-- Location: FF_X80_Y41_N1
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux47~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(1));

-- Location: LCCOMB_X80_Y43_N4
\Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(1) & 
-- !\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(1),
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	combout => \Mux46~0_combout\);

-- Location: LCCOMB_X80_Y43_N10
\Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~1_combout\ = (\Mux46~0_combout\) # ((\Mux62~0_combout\ & (\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & !\FORWARDING_UNIT_INSTANCE|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datac => \Mux46~0_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	combout => \Mux46~1_combout\);

-- Location: LCCOMB_X80_Y43_N0
\ALU_INSTANCE|RIPPLE_DECLARATION|Y[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|Y\(1) = \ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (((\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(0))) # (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & 
-- ((\Mux46~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(0),
	datad => \Mux46~1_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|Y\(1));

-- Location: LCCOMB_X81_Y44_N0
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~2_combout\ = (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ & ((\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & (!\PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\(0))) # 
-- (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((!\Mux47~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datac => \PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\(0),
	datad => \Mux47~1_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~2_combout\);

-- Location: LCCOMB_X80_Y44_N16
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~0_combout\ = (\ALU_CONTROL_INSTANCE|Mux0~0_combout\) # ((\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & (\PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\(0))) # 
-- (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux47~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|SIGNAL_EXT_INSTANCE|D_out\(0),
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datad => \Mux47~1_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~0_combout\);

-- Location: LCCOMB_X80_Y44_N20
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~1_combout\ = (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~0_combout\ & ((\Mux31~0_combout\) # ((\Mux63~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \Mux31~0_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~1_combout\);

-- Location: LCCOMB_X80_Y44_N2
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|Cout~0_combout\ = (\Mux30~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|Y\(1)) # ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~2_combout\) # (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~1_combout\)))) # 
-- (!\Mux30~1_combout\ & (\ALU_INSTANCE|RIPPLE_DECLARATION|Y\(1) & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~2_combout\) # (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~1_combout\,
	datab => \ALU_INSTANCE|RIPPLE_DECLARATION|Y\(1),
	datac => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~2_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~1_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|Cout~0_combout\);

-- Location: LCCOMB_X80_Y44_N24
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|Cout~0_combout\ = (\Mux29~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|Cout~0_combout\) # (\EX_ALU_SRC_B[2]~1_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\)))) # (!\Mux29~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|Cout~0_combout\ & (\EX_ALU_SRC_B[2]~1_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_SRC_B[2]~1_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \Mux29~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|Cout~0_combout\);

-- Location: LCCOMB_X79_Y44_N6
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|S~combout\ = \ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\Mux28~1_combout\ $ (\EX_ALU_SRC_B[3]~0_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \Mux28~1_combout\,
	datac => \EX_ALU_SRC_B[3]~0_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|S~combout\);

-- Location: FF_X79_Y44_N7
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3));

-- Location: LCCOMB_X74_Y43_N26
\DATA_MEMORY_INSTANCE|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Add1~2_combout\ = \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) $ (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Add1~2_combout\);

-- Location: FF_X80_Y43_N11
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux46~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1));

-- Location: LCCOMB_X75_Y46_N22
\DATA_MEMORY_INSTANCE|mem~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~134_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9))) # (!\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~134_combout\);

-- Location: FF_X75_Y46_N23
\DATA_MEMORY_INSTANCE|mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~134_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[8][1]~q\);

-- Location: LCCOMB_X72_Y43_N12
\DATA_MEMORY_INSTANCE|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~7_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[10][1]~q\) # ((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|mem[8][1]~q\ & 
-- !\DATA_MEMORY_INSTANCE|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[10][1]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[8][1]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~7_combout\);

-- Location: LCCOMB_X72_Y43_N18
\DATA_MEMORY_INSTANCE|mem~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~132_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9))) # (!\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~14_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem~132_combout\);

-- Location: FF_X72_Y43_N19
\DATA_MEMORY_INSTANCE|mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~132_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[12][1]~q\);

-- Location: LCCOMB_X73_Y43_N22
\DATA_MEMORY_INSTANCE|mem~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~135_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~13_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~135_combout\);

-- Location: FF_X73_Y43_N23
\DATA_MEMORY_INSTANCE|mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~135_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[14][1]~q\);

-- Location: LCCOMB_X72_Y43_N2
\DATA_MEMORY_INSTANCE|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~8_combout\ = (\DATA_MEMORY_INSTANCE|Mux14~7_combout\ & (((\DATA_MEMORY_INSTANCE|mem[14][1]~q\) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Mux14~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[12][1]~q\ & 
-- (\DATA_MEMORY_INSTANCE|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux14~7_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[12][1]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[14][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~8_combout\);

-- Location: LCCOMB_X73_Y45_N10
\DATA_MEMORY_INSTANCE|mem~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~131_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~131_combout\);

-- Location: FF_X72_Y45_N31
\DATA_MEMORY_INSTANCE|mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \DATA_MEMORY_INSTANCE|mem~131_combout\,
	sload => VCC,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[7][1]~q\);

-- Location: LCCOMB_X75_Y45_N8
\DATA_MEMORY_INSTANCE|mem~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~128_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~1_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	combout => \DATA_MEMORY_INSTANCE|mem~128_combout\);

-- Location: FF_X75_Y45_N9
\DATA_MEMORY_INSTANCE|mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~128_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[5][1]~q\);

-- Location: LCCOMB_X73_Y45_N28
\DATA_MEMORY_INSTANCE|mem~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~130_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9))) # (!\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~8_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem~130_combout\);

-- Location: FF_X73_Y45_N29
\DATA_MEMORY_INSTANCE|mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~130_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[1][1]~q\);

-- Location: LCCOMB_X73_Y45_N26
\DATA_MEMORY_INSTANCE|mem~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~129_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~11_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	combout => \DATA_MEMORY_INSTANCE|mem~129_combout\);

-- Location: FF_X73_Y45_N27
\DATA_MEMORY_INSTANCE|mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~129_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[3][1]~q\);

-- Location: LCCOMB_X72_Y45_N28
\DATA_MEMORY_INSTANCE|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~4_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\) # (\DATA_MEMORY_INSTANCE|mem[3][1]~q\)))) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[1][1]~q\ & 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[1][1]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[3][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~4_combout\);

-- Location: LCCOMB_X72_Y45_N20
\DATA_MEMORY_INSTANCE|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~5_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Mux14~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[7][1]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux14~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[5][1]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((\DATA_MEMORY_INSTANCE|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[7][1]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[5][1]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux14~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~5_combout\);

-- Location: LCCOMB_X72_Y46_N20
\DATA_MEMORY_INSTANCE|mem~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~126_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~10_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	combout => \DATA_MEMORY_INSTANCE|mem~126_combout\);

-- Location: FF_X72_Y46_N21
\DATA_MEMORY_INSTANCE|mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~126_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[0][1]~q\);

-- Location: LCCOMB_X73_Y46_N8
\DATA_MEMORY_INSTANCE|mem~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~125_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~125_combout\);

-- Location: FF_X73_Y46_N9
\DATA_MEMORY_INSTANCE|mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~125_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[4][1]~q\);

-- Location: LCCOMB_X72_Y45_N24
\DATA_MEMORY_INSTANCE|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~2_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[4][1]~q\))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|mem[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[0][1]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[4][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~2_combout\);

-- Location: LCCOMB_X72_Y46_N30
\DATA_MEMORY_INSTANCE|mem~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~127_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~127_combout\);

-- Location: FF_X72_Y46_N31
\DATA_MEMORY_INSTANCE|mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~127_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[6][1]~q\);

-- Location: LCCOMB_X75_Y46_N4
\DATA_MEMORY_INSTANCE|mem~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~124_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9))) # (!\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~9_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~124_combout\);

-- Location: FF_X75_Y46_N5
\DATA_MEMORY_INSTANCE|mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~124_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[2][1]~q\);

-- Location: LCCOMB_X72_Y45_N18
\DATA_MEMORY_INSTANCE|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~3_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux14~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[6][1]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux14~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[2][1]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux14~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[6][1]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[2][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~3_combout\);

-- Location: LCCOMB_X72_Y45_N22
\DATA_MEMORY_INSTANCE|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Add1~2_combout\) # ((\DATA_MEMORY_INSTANCE|Mux14~3_combout\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (\DATA_MEMORY_INSTANCE|Mux14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|Mux14~5_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux14~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~6_combout\);

-- Location: LCCOMB_X72_Y44_N12
\DATA_MEMORY_INSTANCE|mem~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~121_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9))) # (!\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~7_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|mem~121_combout\);

-- Location: FF_X72_Y44_N13
\DATA_MEMORY_INSTANCE|mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~121_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[11][1]~q\);

-- Location: LCCOMB_X75_Y47_N8
\DATA_MEMORY_INSTANCE|mem~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~122_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~4_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	combout => \DATA_MEMORY_INSTANCE|mem~122_combout\);

-- Location: FF_X75_Y47_N9
\DATA_MEMORY_INSTANCE|mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~122_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[9][1]~q\);

-- Location: LCCOMB_X72_Y43_N26
\DATA_MEMORY_INSTANCE|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~0_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~0_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[11][1]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[9][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[11][1]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[9][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~0_combout\);

-- Location: LCCOMB_X76_Y47_N28
\DATA_MEMORY_INSTANCE|mem~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~120_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~12_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~120_combout\);

-- Location: FF_X76_Y47_N29
\DATA_MEMORY_INSTANCE|mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~120_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[13][1]~q\);

-- Location: LCCOMB_X73_Y43_N24
\DATA_MEMORY_INSTANCE|mem~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~123_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~15_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~123_combout\);

-- Location: FF_X73_Y43_N25
\DATA_MEMORY_INSTANCE|mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~123_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[15][1]~q\);

-- Location: LCCOMB_X72_Y43_N0
\DATA_MEMORY_INSTANCE|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~1_combout\ = (\DATA_MEMORY_INSTANCE|Mux14~0_combout\ & (((\DATA_MEMORY_INSTANCE|mem[15][1]~q\) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Mux14~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[13][1]~q\ & 
-- (\DATA_MEMORY_INSTANCE|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux14~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[13][1]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[15][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~1_combout\);

-- Location: LCCOMB_X72_Y43_N16
\DATA_MEMORY_INSTANCE|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux14~9_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux14~6_combout\ & (\DATA_MEMORY_INSTANCE|Mux14~8_combout\)) # (!\DATA_MEMORY_INSTANCE|Mux14~6_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|Mux14~1_combout\))))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux14~8_combout\,
	datac => \DATA_MEMORY_INSTANCE|Mux14~6_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux14~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux14~9_combout\);

-- Location: FF_X72_Y43_N17
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux14~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(9));

-- Location: LCCOMB_X75_Y43_N14
\Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(9))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(9),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(9),
	combout => \Mux54~0_combout\);

-- Location: LCCOMB_X77_Y39_N24
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[9]~feeder_combout\ = \Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux54~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[9]~feeder_combout\);

-- Location: FF_X77_Y39_N25
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[9]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(9));

-- Location: FF_X80_Y40_N27
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux54~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(9));

-- Location: FF_X80_Y40_N19
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux54~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(9));

-- Location: FF_X75_Y41_N9
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux54~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(9));

-- Location: FF_X79_Y40_N21
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux54~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(9));

-- Location: FF_X75_Y41_N7
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux54~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(9));

-- Location: FF_X79_Y40_N3
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux54~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(9));

-- Location: LCCOMB_X79_Y41_N28
\IF_ID_REG_BANK_INSTANCE|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux23~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(9)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))))) # 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(9) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(9),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(9),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux23~0_combout\);

-- Location: LCCOMB_X79_Y41_N6
\IF_ID_REG_BANK_INSTANCE|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux23~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|Mux23~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(9)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux23~0_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(9))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(9),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux23~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux23~1_combout\);

-- Location: LCCOMB_X77_Y41_N20
\IF_ID_REG_BANK_INSTANCE|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux23~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux23~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(9))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux23~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux23~2_combout\);

-- Location: LCCOMB_X77_Y41_N6
\IF_ID_REG_BANK_INSTANCE|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux23~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux23~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(9))) # (!\IF_ID_REG_BANK_INSTANCE|Mux23~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(9)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(9),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux23~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux23~3_combout\);

-- Location: FF_X77_Y41_N7
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux23~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(9));

-- Location: LCCOMB_X76_Y41_N22
\Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(9))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & ((\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(9),
	datac => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(9),
	datad => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X76_Y41_N4
\Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = (\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & ((\Mux54~0_combout\))) # (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & (\Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \Mux54~0_combout\,
	combout => \Mux22~1_combout\);

-- Location: FF_X76_Y39_N17
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux24~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(8));

-- Location: FF_X80_Y40_N1
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(8));

-- Location: FF_X80_Y40_N29
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(8));

-- Location: FF_X77_Y40_N21
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(8));

-- Location: FF_X79_Y40_N11
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(8));

-- Location: FF_X77_Y40_N1
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(8));

-- Location: FF_X79_Y40_N17
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(8));

-- Location: LCCOMB_X79_Y40_N16
\IF_ID_REG_BANK_INSTANCE|Mux40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(8))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(8),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~5_combout\);

-- Location: LCCOMB_X79_Y40_N10
\IF_ID_REG_BANK_INSTANCE|Mux40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux40~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(8)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux40~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(8))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(8),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux40~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~6_combout\);

-- Location: LCCOMB_X80_Y40_N28
\IF_ID_REG_BANK_INSTANCE|Mux40~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux40~6_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(8))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(8),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux40~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~7_combout\);

-- Location: LCCOMB_X80_Y40_N0
\IF_ID_REG_BANK_INSTANCE|Mux40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux40~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(8))) # (!\IF_ID_REG_BANK_INSTANCE|Mux40~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(8)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(8),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(8),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux40~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~8_combout\);

-- Location: LCCOMB_X84_Y43_N6
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[8]~feeder_combout\ = \Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux55~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[8]~feeder_combout\);

-- Location: FF_X84_Y43_N7
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[8]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(8));

-- Location: FF_X83_Y43_N31
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(8));

-- Location: LCCOMB_X83_Y43_N30
\IF_ID_REG_BANK_INSTANCE|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(8)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) 
-- & (((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(8) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(8),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(8),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~0_combout\);

-- Location: LCCOMB_X84_Y43_N0
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[8]~feeder_combout\ = \Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux55~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[8]~feeder_combout\);

-- Location: FF_X84_Y43_N1
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[8]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(8));

-- Location: FF_X83_Y43_N1
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(8));

-- Location: LCCOMB_X83_Y43_N0
\IF_ID_REG_BANK_INSTANCE|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux40~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(8)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux40~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(8) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux40~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(8),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~1_combout\);

-- Location: LCCOMB_X79_Y43_N24
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[8]~feeder_combout\ = \Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux55~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[8]~feeder_combout\);

-- Location: FF_X79_Y43_N25
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[8]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(8));

-- Location: FF_X79_Y42_N13
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(8));

-- Location: LCCOMB_X75_Y40_N26
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[8]~feeder_combout\ = \Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux55~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[8]~feeder_combout\);

-- Location: FF_X75_Y40_N27
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[8]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(8));

-- Location: FF_X75_Y40_N5
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(8));

-- Location: LCCOMB_X75_Y40_N4
\IF_ID_REG_BANK_INSTANCE|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(8))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(8),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(8),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~2_combout\);

-- Location: LCCOMB_X79_Y42_N12
\IF_ID_REG_BANK_INSTANCE|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux40~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(8))) # (!\IF_ID_REG_BANK_INSTANCE|Mux40~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(8)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(8),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(8),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux40~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~3_combout\);

-- Location: LCCOMB_X79_Y42_N2
\IF_ID_REG_BANK_INSTANCE|Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux40~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux40~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux40~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux40~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~4_combout\);

-- Location: LCCOMB_X79_Y42_N28
\IF_ID_REG_BANK_INSTANCE|Mux40~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux40~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux40~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux40~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux40~8_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux40~4_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux40~9_combout\);

-- Location: FF_X79_Y42_N29
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux40~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(8));

-- Location: LCCOMB_X77_Y44_N18
\Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(8))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(8) & 
-- !\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(8),
	datab => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(8),
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux39~2_combout\);

-- Location: LCCOMB_X77_Y44_N20
\EX_ALU_SRC_B[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[8]~10_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux39~2_combout\) # ((\Mux55~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux55~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	datac => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datad => \Mux39~2_combout\,
	combout => \EX_ALU_SRC_B[8]~10_combout\);

-- Location: LCCOMB_X77_Y39_N8
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[7]~feeder_combout\ = \Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux56~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[7]~feeder_combout\);

-- Location: FF_X77_Y39_N9
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[7]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(7));

-- Location: FF_X81_Y40_N3
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux56~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(7));

-- Location: FF_X81_Y40_N13
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux56~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(7));

-- Location: FF_X84_Y40_N21
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux56~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(7));

-- Location: FF_X77_Y40_N27
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux56~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(7));

-- Location: FF_X84_Y40_N25
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux56~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(7));

-- Location: FF_X77_Y40_N11
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux56~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(7));

-- Location: LCCOMB_X77_Y40_N10
\IF_ID_REG_BANK_INSTANCE|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux25~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) 
-- & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(7)))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(7),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux25~0_combout\);

-- Location: LCCOMB_X77_Y40_N26
\IF_ID_REG_BANK_INSTANCE|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux25~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|Mux25~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(7))) # (!\IF_ID_REG_BANK_INSTANCE|Mux25~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(7)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(7),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux25~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux25~1_combout\);

-- Location: LCCOMB_X77_Y41_N12
\IF_ID_REG_BANK_INSTANCE|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux25~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux25~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(7))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(7),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux25~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux25~2_combout\);

-- Location: LCCOMB_X77_Y41_N22
\IF_ID_REG_BANK_INSTANCE|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux25~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux25~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(7))) # (!\IF_ID_REG_BANK_INSTANCE|Mux25~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(7)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(7),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(7),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux25~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux25~3_combout\);

-- Location: FF_X77_Y41_N23
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux25~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(7));

-- Location: LCCOMB_X76_Y44_N18
\Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(7))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(7) & 
-- (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(7),
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(7),
	datad => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X76_Y44_N4
\Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = (\Mux24~0_combout\) # ((\Mux56~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux56~0_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \Mux24~0_combout\,
	combout => \Mux24~1_combout\);

-- Location: LCCOMB_X77_Y39_N30
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[6]~feeder_combout\ = \Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux57~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[6]~feeder_combout\);

-- Location: FF_X77_Y39_N31
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[6]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(6));

-- Location: FF_X84_Y40_N31
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux57~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(6));

-- Location: FF_X77_Y41_N29
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux57~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(6));

-- Location: LCCOMB_X77_Y40_N12
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[6]~feeder_combout\ = \Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux57~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[6]~feeder_combout\);

-- Location: FF_X77_Y40_N13
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[6]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(6));

-- Location: LCCOMB_X84_Y40_N22
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[6]~feeder_combout\ = \Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux57~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[6]~feeder_combout\);

-- Location: FF_X84_Y40_N23
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[6]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(6));

-- Location: LCCOMB_X77_Y41_N8
\IF_ID_REG_BANK_INSTANCE|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux26~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) 
-- & (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(6))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux26~0_combout\);

-- Location: LCCOMB_X77_Y41_N30
\IF_ID_REG_BANK_INSTANCE|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux26~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux26~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(6)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux26~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(6) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux26~0_combout\,
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux26~1_combout\);

-- Location: FF_X81_Y40_N11
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux57~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(6));

-- Location: LCCOMB_X77_Y41_N4
\IF_ID_REG_BANK_INSTANCE|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux26~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux26~1_combout\) # ((!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(6) & \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux26~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux26~2_combout\);

-- Location: FF_X81_Y40_N1
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux57~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(6));

-- Location: LCCOMB_X77_Y41_N2
\IF_ID_REG_BANK_INSTANCE|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux26~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux26~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(6))) # (!\IF_ID_REG_BANK_INSTANCE|Mux26~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(6)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux26~2_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux26~3_combout\);

-- Location: FF_X77_Y41_N3
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux26~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(6));

-- Location: LCCOMB_X76_Y44_N28
\Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(6))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(6) & 
-- ((!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(6),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(6),
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X76_Y44_N30
\Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = (\Mux25~0_combout\) # ((\Mux57~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~0_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \Mux25~0_combout\,
	combout => \Mux25~1_combout\);

-- Location: LCCOMB_X81_Y43_N26
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[5]~feeder_combout\ = \Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux58~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[5]~feeder_combout\);

-- Location: FF_X81_Y43_N27
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[5]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(5));

-- Location: LCCOMB_X81_Y43_N0
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[5]~feeder_combout\ = \Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux58~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[5]~feeder_combout\);

-- Location: FF_X81_Y43_N1
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[5]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(5));

-- Location: FF_X82_Y43_N15
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux58~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(5));

-- Location: LCCOMB_X82_Y43_N14
\IF_ID_REG_BANK_INSTANCE|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(5))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(5),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~0_combout\);

-- Location: FF_X82_Y43_N5
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux58~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(5));

-- Location: LCCOMB_X82_Y43_N4
\IF_ID_REG_BANK_INSTANCE|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux43~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(5)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux43~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(5) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux43~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(5),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~1_combout\);

-- Location: LCCOMB_X83_Y42_N12
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[5]~feeder_combout\ = \Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux58~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[5]~feeder_combout\);

-- Location: FF_X83_Y42_N13
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[5]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(5));

-- Location: FF_X80_Y42_N25
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux58~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(5));

-- Location: LCCOMB_X82_Y42_N0
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[5]~feeder_combout\ = \Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux58~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[5]~feeder_combout\);

-- Location: FF_X82_Y42_N1
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[5]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(5));

-- Location: LCCOMB_X82_Y42_N2
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[5]~feeder_combout\ = \Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux58~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[5]~feeder_combout\);

-- Location: FF_X82_Y42_N3
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[5]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(5));

-- Location: LCCOMB_X80_Y42_N18
\IF_ID_REG_BANK_INSTANCE|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(5))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(5),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(5),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~2_combout\);

-- Location: LCCOMB_X80_Y42_N24
\IF_ID_REG_BANK_INSTANCE|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux43~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(5))) # (!\IF_ID_REG_BANK_INSTANCE|Mux43~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(5)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(5),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(5),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux43~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~3_combout\);

-- Location: LCCOMB_X80_Y42_N4
\IF_ID_REG_BANK_INSTANCE|Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux43~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux43~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux43~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux43~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~4_combout\);

-- Location: FF_X77_Y39_N13
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux58~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(5));

-- Location: FF_X81_Y40_N27
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux58~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(5));

-- Location: FF_X81_Y40_N25
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux58~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(5));

-- Location: FF_X77_Y40_N23
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux58~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(5));

-- Location: FF_X84_Y40_N19
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux58~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(5));

-- Location: FF_X77_Y40_N25
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux58~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(5));

-- Location: LCCOMB_X84_Y40_N16
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[5]~feeder_combout\ = \Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux58~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[5]~feeder_combout\);

-- Location: FF_X84_Y40_N17
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[5]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(5));

-- Location: LCCOMB_X84_Y40_N12
\IF_ID_REG_BANK_INSTANCE|Mux43~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(5))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(5),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~5_combout\);

-- Location: LCCOMB_X84_Y40_N18
\IF_ID_REG_BANK_INSTANCE|Mux43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux43~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(5)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux43~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux43~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(5),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux43~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~6_combout\);

-- Location: LCCOMB_X81_Y40_N24
\IF_ID_REG_BANK_INSTANCE|Mux43~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux43~6_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(5),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux43~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~7_combout\);

-- Location: LCCOMB_X81_Y40_N26
\IF_ID_REG_BANK_INSTANCE|Mux43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux43~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(5))) # (!\IF_ID_REG_BANK_INSTANCE|Mux43~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(5)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(5),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux43~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~8_combout\);

-- Location: LCCOMB_X80_Y42_N2
\IF_ID_REG_BANK_INSTANCE|Mux43~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux43~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux43~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux43~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux43~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux43~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux43~9_combout\);

-- Location: FF_X80_Y42_N3
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux43~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(5));

-- Location: LCCOMB_X80_Y42_N20
\Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(5))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & 
-- \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(5),
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(5),
	combout => \Mux42~2_combout\);

-- Location: LCCOMB_X79_Y44_N0
\EX_ALU_SRC_B[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[5]~13_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux42~2_combout\) # ((\Mux58~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux58~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	datac => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datad => \Mux42~2_combout\,
	combout => \EX_ALU_SRC_B[5]~13_combout\);

-- Location: FF_X81_Y41_N31
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux59~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(4));

-- Location: LCCOMB_X79_Y39_N12
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[4]~feeder_combout\ = \Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux59~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[4]~feeder_combout\);

-- Location: FF_X79_Y39_N13
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[4]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(4));

-- Location: LCCOMB_X81_Y41_N22
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[4]~feeder_combout\ = \Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux59~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[4]~feeder_combout\);

-- Location: FF_X81_Y41_N23
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[4]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(4));

-- Location: FF_X79_Y40_N1
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux59~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(4));

-- Location: FF_X80_Y39_N5
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux59~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(4));

-- Location: LCCOMB_X80_Y39_N18
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[4]~feeder_combout\ = \Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux59~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[4]~feeder_combout\);

-- Location: FF_X80_Y39_N19
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[4]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(4));

-- Location: FF_X79_Y40_N13
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux59~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(4));

-- Location: LCCOMB_X80_Y39_N12
\IF_ID_REG_BANK_INSTANCE|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux28~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) 
-- & (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(4))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(4),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(4),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux28~0_combout\);

-- Location: LCCOMB_X80_Y39_N4
\IF_ID_REG_BANK_INSTANCE|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux28~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|Mux28~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(4))) # (!\IF_ID_REG_BANK_INSTANCE|Mux28~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(4)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(4),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(4),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux28~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux28~1_combout\);

-- Location: LCCOMB_X80_Y39_N14
\IF_ID_REG_BANK_INSTANCE|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux28~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux28~1_combout\) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(4) & ((\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(4),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux28~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux28~2_combout\);

-- Location: LCCOMB_X77_Y39_N10
\IF_ID_REG_BANK_INSTANCE|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux28~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux28~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(4)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux28~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(4))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(4),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(4),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux28~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux28~3_combout\);

-- Location: FF_X77_Y39_N11
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux28~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(4));

-- Location: LCCOMB_X79_Y44_N2
\Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(4))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & ((\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(4),
	datac => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datad => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(4),
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X79_Y44_N26
\Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = (\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & (\Mux59~0_combout\)) # (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & ((\Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datab => \Mux59~0_combout\,
	datad => \Mux27~0_combout\,
	combout => \Mux27~1_combout\);

-- Location: LCCOMB_X79_Y44_N10
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|Cout~0_combout\ = (\Mux28~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|Cout~0_combout\) # (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[3]~0_combout\)))) # (!\Mux28~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|Cout~0_combout\ & (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \Mux28~1_combout\,
	datac => \EX_ALU_SRC_B[3]~0_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|Cout~0_combout\);

-- Location: LCCOMB_X79_Y44_N8
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|S~combout\ = \Mux27~1_combout\ $ (\EX_ALU_SRC_B[4]~2_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~1_combout\,
	datab => \EX_ALU_SRC_B[4]~2_combout\,
	datac => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|S~combout\);

-- Location: FF_X79_Y44_N9
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(4));

-- Location: FF_X79_Y44_N21
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(4));

-- Location: LCCOMB_X81_Y43_N4
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[4]~feeder_combout\ = \Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux59~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[4]~feeder_combout\);

-- Location: FF_X81_Y43_N5
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[4]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(4));

-- Location: FF_X82_Y43_N31
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux59~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(4));

-- Location: LCCOMB_X82_Y43_N30
\IF_ID_REG_BANK_INSTANCE|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(4))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(4),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(4),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~0_combout\);

-- Location: LCCOMB_X81_Y43_N10
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[4]~feeder_combout\ = \Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux59~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[4]~feeder_combout\);

-- Location: FF_X81_Y43_N11
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[4]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(4));

-- Location: FF_X82_Y43_N21
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux59~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(4));

-- Location: LCCOMB_X82_Y43_N20
\IF_ID_REG_BANK_INSTANCE|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux44~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(4)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux44~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(4) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux44~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(4),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(4),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~1_combout\);

-- Location: LCCOMB_X82_Y42_N6
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[4]~feeder_combout\ = \Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux59~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[4]~feeder_combout\);

-- Location: FF_X82_Y42_N7
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[4]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(4));

-- Location: LCCOMB_X82_Y42_N20
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[4]~feeder_combout\ = \Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux59~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[4]~feeder_combout\);

-- Location: FF_X82_Y42_N21
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[4]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(4));

-- Location: LCCOMB_X80_Y42_N30
\IF_ID_REG_BANK_INSTANCE|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(4)))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(4),
	datab => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(4),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~2_combout\);

-- Location: FF_X80_Y42_N13
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux59~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(4));

-- Location: FF_X81_Y42_N7
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux59~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(4));

-- Location: LCCOMB_X80_Y42_N12
\IF_ID_REG_BANK_INSTANCE|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux44~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(4))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux44~2_combout\ & 
-- (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux44~2_combout\,
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(4),
	datad => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(4),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~3_combout\);

-- Location: LCCOMB_X80_Y42_N8
\IF_ID_REG_BANK_INSTANCE|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux44~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux44~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux44~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux44~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~4_combout\);

-- Location: LCCOMB_X79_Y40_N12
\IF_ID_REG_BANK_INSTANCE|Mux44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(4))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(4),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(4),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~5_combout\);

-- Location: LCCOMB_X79_Y40_N0
\IF_ID_REG_BANK_INSTANCE|Mux44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux44~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(4)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux44~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(4))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(4),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(4),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux44~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~6_combout\);

-- Location: LCCOMB_X81_Y41_N12
\IF_ID_REG_BANK_INSTANCE|Mux44~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux44~6_combout\) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(4) & (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(4),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux44~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~7_combout\);

-- Location: LCCOMB_X81_Y41_N30
\IF_ID_REG_BANK_INSTANCE|Mux44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux44~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(4))) # (!\IF_ID_REG_BANK_INSTANCE|Mux44~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(4)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(4),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(4),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux44~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~8_combout\);

-- Location: LCCOMB_X80_Y42_N22
\IF_ID_REG_BANK_INSTANCE|Mux44~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux44~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux44~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux44~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux44~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux44~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux44~9_combout\);

-- Location: FF_X80_Y42_N23
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux44~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(4));

-- Location: LCCOMB_X80_Y42_N0
\Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(4))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(4) & 
-- (!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(4),
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(4),
	combout => \Mux43~2_combout\);

-- Location: LCCOMB_X80_Y42_N10
\Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~3_combout\ = (\Mux43~2_combout\) # ((\Mux59~0_combout\ & (\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & !\FORWARDING_UNIT_INSTANCE|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux59~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \Mux43~2_combout\,
	combout => \Mux43~3_combout\);

-- Location: FF_X80_Y42_N11
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux43~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4));

-- Location: FF_X77_Y43_N15
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(12));

-- Location: LCCOMB_X73_Y43_N20
\DATA_MEMORY_INSTANCE|mem~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~47_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~13_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~47_combout\);

-- Location: FF_X73_Y43_N21
\DATA_MEMORY_INSTANCE|mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~47_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[14][4]~q\);

-- Location: LCCOMB_X75_Y45_N22
\DATA_MEMORY_INSTANCE|mem~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~44_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12))) # (!\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~44_combout\);

-- Location: FF_X75_Y45_N23
\DATA_MEMORY_INSTANCE|mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~44_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[10][4]~q\);

-- Location: LCCOMB_X75_Y46_N30
\DATA_MEMORY_INSTANCE|mem~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~48_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~48_combout\);

-- Location: FF_X75_Y46_N31
\DATA_MEMORY_INSTANCE|mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~48_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[8][4]~q\);

-- Location: LCCOMB_X77_Y45_N24
\DATA_MEMORY_INSTANCE|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~7_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~0_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[10][4]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[10][4]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[8][4]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~7_combout\);

-- Location: LCCOMB_X77_Y46_N30
\DATA_MEMORY_INSTANCE|mem~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~51_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~14_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	combout => \DATA_MEMORY_INSTANCE|mem~51_combout\);

-- Location: FF_X77_Y46_N31
\DATA_MEMORY_INSTANCE|mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~51_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[12][4]~q\);

-- Location: LCCOMB_X77_Y45_N22
\DATA_MEMORY_INSTANCE|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~8_combout\ = (\DATA_MEMORY_INSTANCE|Mux11~7_combout\ & ((\DATA_MEMORY_INSTANCE|mem[14][4]~q\) # ((!\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Mux11~7_combout\ & (((\DATA_MEMORY_INSTANCE|mem[12][4]~q\ & 
-- \DATA_MEMORY_INSTANCE|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[14][4]~q\,
	datab => \DATA_MEMORY_INSTANCE|Mux11~7_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[12][4]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~8_combout\);

-- Location: LCCOMB_X75_Y46_N12
\DATA_MEMORY_INSTANCE|mem~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~46_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~9_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~46_combout\);

-- Location: FF_X75_Y46_N13
\DATA_MEMORY_INSTANCE|mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~46_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[2][4]~q\);

-- Location: LCCOMB_X72_Y46_N0
\DATA_MEMORY_INSTANCE|mem~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~45_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~45_combout\);

-- Location: FF_X72_Y46_N1
\DATA_MEMORY_INSTANCE|mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~45_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[6][4]~q\);

-- Location: LCCOMB_X73_Y46_N22
\DATA_MEMORY_INSTANCE|mem~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~49_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~49_combout\);

-- Location: FF_X73_Y46_N23
\DATA_MEMORY_INSTANCE|mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~49_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[4][4]~q\);

-- Location: LCCOMB_X73_Y46_N16
\DATA_MEMORY_INSTANCE|mem~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~50_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~10_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~50_combout\);

-- Location: FF_X73_Y46_N17
\DATA_MEMORY_INSTANCE|mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~50_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[0][4]~q\);

-- Location: LCCOMB_X76_Y46_N10
\DATA_MEMORY_INSTANCE|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~2_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[4][4]~q\) # ((\DATA_MEMORY_INSTANCE|Add1~0_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & 
-- \DATA_MEMORY_INSTANCE|mem[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[4][4]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[0][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~2_combout\);

-- Location: LCCOMB_X76_Y46_N8
\DATA_MEMORY_INSTANCE|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~3_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux11~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[6][4]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux11~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[2][4]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[2][4]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[6][4]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux11~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~3_combout\);

-- Location: LCCOMB_X74_Y45_N24
\DATA_MEMORY_INSTANCE|mem~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~53_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~53_combout\);

-- Location: FF_X74_Y45_N25
\DATA_MEMORY_INSTANCE|mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~53_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[7][4]~q\);

-- Location: LCCOMB_X75_Y45_N16
\DATA_MEMORY_INSTANCE|mem~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~41_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12))) # (!\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~1_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	combout => \DATA_MEMORY_INSTANCE|mem~41_combout\);

-- Location: FF_X75_Y45_N17
\DATA_MEMORY_INSTANCE|mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~41_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[5][4]~q\);

-- Location: LCCOMB_X77_Y46_N12
\DATA_MEMORY_INSTANCE|mem~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~42_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12))) # (!\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~8_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~42_combout\);

-- Location: FF_X77_Y46_N13
\DATA_MEMORY_INSTANCE|mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~42_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[1][4]~q\);

-- Location: LCCOMB_X77_Y45_N18
\DATA_MEMORY_INSTANCE|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~4_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~0_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[3][4]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[1][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[3][4]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[1][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~4_combout\);

-- Location: LCCOMB_X77_Y45_N16
\DATA_MEMORY_INSTANCE|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~5_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Mux11~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[7][4]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux11~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[5][4]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((\DATA_MEMORY_INSTANCE|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[7][4]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[5][4]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux11~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~5_combout\);

-- Location: LCCOMB_X77_Y45_N14
\DATA_MEMORY_INSTANCE|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~6_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- (\DATA_MEMORY_INSTANCE|Mux11~3_combout\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux11~3_combout\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux11~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~6_combout\);

-- Location: LCCOMB_X72_Y44_N0
\DATA_MEMORY_INSTANCE|mem~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~52_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~7_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	combout => \DATA_MEMORY_INSTANCE|mem~52_combout\);

-- Location: FF_X72_Y44_N1
\DATA_MEMORY_INSTANCE|mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~52_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[11][4]~q\);

-- Location: LCCOMB_X76_Y45_N8
\DATA_MEMORY_INSTANCE|mem~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~40_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~4_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	combout => \DATA_MEMORY_INSTANCE|mem~40_combout\);

-- Location: FF_X76_Y45_N9
\DATA_MEMORY_INSTANCE|mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~40_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[9][4]~q\);

-- Location: LCCOMB_X77_Y45_N2
\DATA_MEMORY_INSTANCE|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~0_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|Add1~0_combout\)) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[11][4]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[9][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[11][4]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[9][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~0_combout\);

-- Location: LCCOMB_X73_Y43_N10
\DATA_MEMORY_INSTANCE|mem~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~55_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~15_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~55_combout\);

-- Location: FF_X73_Y43_N11
\DATA_MEMORY_INSTANCE|mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~55_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[15][4]~q\);

-- Location: LCCOMB_X76_Y45_N14
\DATA_MEMORY_INSTANCE|mem~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~43_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~12_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	combout => \DATA_MEMORY_INSTANCE|mem~43_combout\);

-- Location: FF_X76_Y45_N15
\DATA_MEMORY_INSTANCE|mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~43_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[13][4]~q\);

-- Location: LCCOMB_X77_Y45_N28
\DATA_MEMORY_INSTANCE|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~1_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Mux11~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[15][4]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux11~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[13][4]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux11~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[15][4]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[13][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~1_combout\);

-- Location: LCCOMB_X77_Y45_N30
\DATA_MEMORY_INSTANCE|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux11~9_combout\ = (\DATA_MEMORY_INSTANCE|Mux11~6_combout\ & ((\DATA_MEMORY_INSTANCE|Mux11~8_combout\) # ((!\DATA_MEMORY_INSTANCE|Add1~2_combout\)))) # (!\DATA_MEMORY_INSTANCE|Mux11~6_combout\ & 
-- (((\DATA_MEMORY_INSTANCE|Add1~2_combout\ & \DATA_MEMORY_INSTANCE|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux11~8_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux11~6_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux11~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux11~9_combout\);

-- Location: FF_X77_Y45_N31
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux11~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(12));

-- Location: LCCOMB_X77_Y43_N14
\Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(12))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(12),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(12),
	combout => \Mux51~0_combout\);

-- Location: FF_X81_Y40_N5
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux51~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(12));

-- Location: FF_X77_Y39_N19
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux51~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(12));

-- Location: FF_X81_Y40_N21
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux51~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(12));

-- Location: FF_X82_Y40_N5
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux51~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(12));

-- Location: LCCOMB_X81_Y39_N4
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[12]~feeder_combout\ = \Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux51~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[12]~feeder_combout\);

-- Location: FF_X81_Y39_N5
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[12]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(12));

-- Location: FF_X82_Y40_N13
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux51~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(12));

-- Location: LCCOMB_X81_Y39_N0
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[12]~feeder_combout\ = \Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux51~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[12]~feeder_combout\);

-- Location: FF_X81_Y39_N1
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[12]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(12));

-- Location: LCCOMB_X81_Y39_N16
\IF_ID_REG_BANK_INSTANCE|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux20~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(12)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(12) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(12),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(12),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux20~0_combout\);

-- Location: LCCOMB_X81_Y39_N18
\IF_ID_REG_BANK_INSTANCE|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux20~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|Mux20~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(12))) # (!\IF_ID_REG_BANK_INSTANCE|Mux20~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(12)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(12),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(12),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux20~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux20~1_combout\);

-- Location: LCCOMB_X76_Y39_N10
\IF_ID_REG_BANK_INSTANCE|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux20~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux20~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(12))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(12),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux20~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux20~2_combout\);

-- Location: LCCOMB_X76_Y39_N24
\IF_ID_REG_BANK_INSTANCE|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux20~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux20~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(12)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux20~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(12))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(12),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(12),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux20~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux20~3_combout\);

-- Location: FF_X76_Y39_N25
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux20~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(12));

-- Location: LCCOMB_X76_Y39_N30
\Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(12))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(12) & 
-- ((!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datab => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(12),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(12),
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X76_Y39_N4
\Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = (\Mux19~0_combout\) # ((\Mux51~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux51~0_combout\,
	datac => \Mux19~0_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	combout => \Mux19~1_combout\);

-- Location: LCCOMB_X76_Y43_N2
\EX_ALU_SRC_B[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[12]~6_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux35~2_combout\) # ((\Mux51~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux51~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	datac => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datad => \Mux35~2_combout\,
	combout => \EX_ALU_SRC_B[12]~6_combout\);

-- Location: LCCOMB_X76_Y41_N10
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|Cout~0_combout\ = (\Mux20~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|Cout~0_combout\) # (\EX_ALU_SRC_B[11]~7_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\)))) # (!\Mux20~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|Cout~0_combout\ & (\EX_ALU_SRC_B[11]~7_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_SRC_B[11]~7_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \Mux20~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|Cout~0_combout\);

-- Location: LCCOMB_X76_Y41_N20
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|S~combout\ = \Mux19~1_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[12]~6_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~1_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \EX_ALU_SRC_B[12]~6_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|S~combout\);

-- Location: FF_X76_Y41_N21
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(12));

-- Location: LCCOMB_X82_Y40_N12
\IF_ID_REG_BANK_INSTANCE|Mux36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(12)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) 
-- & (((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(12) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(12),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(12),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~5_combout\);

-- Location: LCCOMB_X82_Y40_N4
\IF_ID_REG_BANK_INSTANCE|Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux36~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(12)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux36~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(12))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(12),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(12),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux36~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~6_combout\);

-- Location: LCCOMB_X81_Y40_N20
\IF_ID_REG_BANK_INSTANCE|Mux36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux36~6_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(12),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux36~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~7_combout\);

-- Location: LCCOMB_X81_Y40_N4
\IF_ID_REG_BANK_INSTANCE|Mux36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux36~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(12))) # (!\IF_ID_REG_BANK_INSTANCE|Mux36~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(12)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(12),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(12),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux36~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~8_combout\);

-- Location: LCCOMB_X84_Y43_N30
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[12]~feeder_combout\ = \Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux51~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[12]~feeder_combout\);

-- Location: FF_X84_Y43_N31
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[12]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(12));

-- Location: FF_X83_Y43_N23
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux51~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(12));

-- Location: LCCOMB_X83_Y43_N22
\IF_ID_REG_BANK_INSTANCE|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(12))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(12),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(12),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~0_combout\);

-- Location: LCCOMB_X81_Y43_N6
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[12]~feeder_combout\ = \Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux51~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[12]~feeder_combout\);

-- Location: FF_X81_Y43_N7
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[12]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(12));

-- Location: FF_X83_Y43_N5
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux51~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(12));

-- Location: LCCOMB_X83_Y43_N4
\IF_ID_REG_BANK_INSTANCE|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux36~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(12)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux36~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(12) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux36~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(12),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(12),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~1_combout\);

-- Location: LCCOMB_X79_Y43_N16
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[12]~feeder_combout\ = \Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux51~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[12]~feeder_combout\);

-- Location: FF_X79_Y43_N17
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[12]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(12));

-- Location: FF_X77_Y43_N19
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux51~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(12));

-- Location: LCCOMB_X75_Y40_N22
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[12]~feeder_combout\ = \Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux51~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[12]~feeder_combout\);

-- Location: FF_X75_Y40_N23
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[12]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(12));

-- Location: FF_X75_Y40_N1
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux51~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(12));

-- Location: LCCOMB_X75_Y40_N0
\IF_ID_REG_BANK_INSTANCE|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(12))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(12),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(12),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~2_combout\);

-- Location: LCCOMB_X77_Y43_N18
\IF_ID_REG_BANK_INSTANCE|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux36~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(12))) # (!\IF_ID_REG_BANK_INSTANCE|Mux36~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(12)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(12),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(12),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux36~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~3_combout\);

-- Location: LCCOMB_X77_Y43_N0
\IF_ID_REG_BANK_INSTANCE|Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux36~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux36~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux36~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux36~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~4_combout\);

-- Location: LCCOMB_X77_Y43_N30
\IF_ID_REG_BANK_INSTANCE|Mux36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux36~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux36~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux36~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux36~8_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux36~4_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux36~9_combout\);

-- Location: FF_X77_Y43_N31
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux36~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(12));

-- Location: LCCOMB_X77_Y43_N2
\Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(12))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & 
-- ((\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(12),
	datac => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(12),
	datad => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	combout => \Mux35~2_combout\);

-- Location: LCCOMB_X77_Y43_N22
\Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~3_combout\ = (\Mux35~2_combout\) # ((\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & (\Mux51~0_combout\ & !\FORWARDING_UNIT_INSTANCE|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datab => \Mux35~2_combout\,
	datac => \Mux51~0_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	combout => \Mux35~3_combout\);

-- Location: FF_X77_Y43_N23
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux35~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12));

-- Location: LCCOMB_X74_Y45_N26
\DATA_MEMORY_INSTANCE|mem~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~54_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(4),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(12),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~11_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~54_combout\);

-- Location: FF_X74_Y45_N27
\DATA_MEMORY_INSTANCE|mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~54_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[3][4]~q\);

-- Location: LCCOMB_X77_Y45_N6
\DATA_MEMORY_INSTANCE|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~7_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3)) # (\DATA_MEMORY_INSTANCE|mem[7][4]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (\DATA_MEMORY_INSTANCE|mem[3][4]~q\ & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \DATA_MEMORY_INSTANCE|mem[3][4]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|mem[7][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux3~7_combout\);

-- Location: LCCOMB_X77_Y45_N12
\DATA_MEMORY_INSTANCE|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~8_combout\ = (\DATA_MEMORY_INSTANCE|Mux3~7_combout\ & ((\DATA_MEMORY_INSTANCE|mem[15][4]~q\) # ((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))) # (!\DATA_MEMORY_INSTANCE|Mux3~7_combout\ & 
-- (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & \DATA_MEMORY_INSTANCE|mem[11][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux3~7_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[15][4]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|mem[11][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux3~8_combout\);

-- Location: LCCOMB_X77_Y45_N4
\DATA_MEMORY_INSTANCE|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~0_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (\DATA_MEMORY_INSTANCE|mem[5][4]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|mem[1][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[5][4]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[1][4]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|Mux3~0_combout\);

-- Location: LCCOMB_X77_Y45_N26
\DATA_MEMORY_INSTANCE|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~1_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|Mux3~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[13][4]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux3~0_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[9][4]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\DATA_MEMORY_INSTANCE|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[13][4]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \DATA_MEMORY_INSTANCE|Mux3~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[9][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux3~1_combout\);

-- Location: LCCOMB_X76_Y46_N26
\DATA_MEMORY_INSTANCE|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (\DATA_MEMORY_INSTANCE|mem[4][4]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|mem[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[4][4]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|mem[0][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux3~4_combout\);

-- Location: LCCOMB_X77_Y45_N10
\DATA_MEMORY_INSTANCE|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~5_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|Mux3~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[12][4]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux3~4_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[8][4]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\DATA_MEMORY_INSTANCE|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[12][4]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \DATA_MEMORY_INSTANCE|mem[8][4]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux3~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux3~5_combout\);

-- Location: LCCOMB_X76_Y46_N16
\DATA_MEMORY_INSTANCE|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~2_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (\DATA_MEMORY_INSTANCE|mem[6][4]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|mem[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[6][4]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|mem[2][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux3~2_combout\);

-- Location: LCCOMB_X77_Y45_N20
\DATA_MEMORY_INSTANCE|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~3_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|Mux3~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[14][4]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux3~2_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[10][4]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\DATA_MEMORY_INSTANCE|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[14][4]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \DATA_MEMORY_INSTANCE|Mux3~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[10][4]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux3~3_combout\);

-- Location: LCCOMB_X77_Y45_N0
\DATA_MEMORY_INSTANCE|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)) # (\DATA_MEMORY_INSTANCE|Mux3~3_combout\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- (\DATA_MEMORY_INSTANCE|Mux3~5_combout\ & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux3~5_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux3~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux3~6_combout\);

-- Location: LCCOMB_X77_Y45_N8
\DATA_MEMORY_INSTANCE|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux3~9_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Mux3~6_combout\ & (\DATA_MEMORY_INSTANCE|Mux3~8_combout\)) # (!\DATA_MEMORY_INSTANCE|Mux3~6_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|Mux3~1_combout\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (((\DATA_MEMORY_INSTANCE|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux3~8_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux3~1_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux3~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux3~9_combout\);

-- Location: FF_X77_Y45_N9
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(4));

-- Location: LCCOMB_X79_Y44_N20
\Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(4))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(4),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(4),
	combout => \Mux59~0_combout\);

-- Location: LCCOMB_X79_Y44_N4
\EX_ALU_SRC_B[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[4]~2_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux43~2_combout\) # ((\Mux59~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datab => \Mux59~0_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	datad => \Mux43~2_combout\,
	combout => \EX_ALU_SRC_B[4]~2_combout\);

-- Location: LCCOMB_X79_Y44_N24
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|Cout~0_combout\ = (\Mux27~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|Cout~0_combout\) # (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[4]~2_combout\)))) # (!\Mux27~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|Cout~0_combout\ & (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \EX_ALU_SRC_B[4]~2_combout\,
	datac => \Mux27~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD4|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|Cout~0_combout\);

-- Location: LCCOMB_X79_Y44_N22
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|S~combout\ = \ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\Mux26~1_combout\ $ (\EX_ALU_SRC_B[5]~13_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \Mux26~1_combout\,
	datac => \EX_ALU_SRC_B[5]~13_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|S~combout\);

-- Location: FF_X79_Y44_N23
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(5));

-- Location: FF_X79_Y44_N13
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(5));

-- Location: FF_X76_Y43_N13
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(13));

-- Location: LCCOMB_X80_Y42_N6
\Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~3_combout\ = (\Mux42~2_combout\) # ((\Mux58~0_combout\ & (\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & !\FORWARDING_UNIT_INSTANCE|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux58~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \Mux42~2_combout\,
	combout => \Mux42~3_combout\);

-- Location: FF_X80_Y42_N7
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5));

-- Location: LCCOMB_X73_Y46_N12
\DATA_MEMORY_INSTANCE|mem~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~94_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~10_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~94_combout\);

-- Location: FF_X73_Y46_N13
\DATA_MEMORY_INSTANCE|mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~94_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[0][5]~q\);

-- Location: LCCOMB_X75_Y46_N26
\DATA_MEMORY_INSTANCE|mem~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~93_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~93_combout\);

-- Location: FF_X75_Y46_N27
\DATA_MEMORY_INSTANCE|mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~93_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[8][5]~q\);

-- Location: LCCOMB_X74_Y46_N8
\DATA_MEMORY_INSTANCE|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~2_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~0_combout\) # (\DATA_MEMORY_INSTANCE|mem[8][5]~q\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[0][5]~q\ & 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[0][5]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[8][5]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~2_combout\);

-- Location: LCCOMB_X75_Y46_N0
\DATA_MEMORY_INSTANCE|mem~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~92_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~9_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~92_combout\);

-- Location: FF_X75_Y46_N1
\DATA_MEMORY_INSTANCE|mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~92_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[2][5]~q\);

-- Location: LCCOMB_X75_Y45_N2
\DATA_MEMORY_INSTANCE|mem~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~95_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~95_combout\);

-- Location: FF_X75_Y45_N3
\DATA_MEMORY_INSTANCE|mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~95_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[10][5]~q\);

-- Location: LCCOMB_X74_Y46_N14
\DATA_MEMORY_INSTANCE|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~3_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux10~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[10][5]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux10~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[2][5]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux10~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[2][5]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[10][5]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~3_combout\);

-- Location: LCCOMB_X74_Y45_N0
\DATA_MEMORY_INSTANCE|mem~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~96_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13))) # (!\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~11_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~96_combout\);

-- Location: FF_X74_Y45_N1
\DATA_MEMORY_INSTANCE|mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~96_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[3][5]~q\);

-- Location: LCCOMB_X73_Y44_N16
\DATA_MEMORY_INSTANCE|mem~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~99_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13))) # (!\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~7_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	combout => \DATA_MEMORY_INSTANCE|mem~99_combout\);

-- Location: FF_X73_Y44_N17
\DATA_MEMORY_INSTANCE|mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~99_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[11][5]~q\);

-- Location: LCCOMB_X75_Y47_N24
\DATA_MEMORY_INSTANCE|mem~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~97_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13))) # (!\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~4_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	combout => \DATA_MEMORY_INSTANCE|mem~97_combout\);

-- Location: FF_X75_Y47_N25
\DATA_MEMORY_INSTANCE|mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~97_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[9][5]~q\);

-- Location: LCCOMB_X77_Y46_N22
\DATA_MEMORY_INSTANCE|mem~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~98_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13))) # (!\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~8_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~98_combout\);

-- Location: FF_X77_Y46_N23
\DATA_MEMORY_INSTANCE|mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~98_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[1][5]~q\);

-- Location: LCCOMB_X74_Y46_N16
\DATA_MEMORY_INSTANCE|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~4_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[9][5]~q\) # ((\DATA_MEMORY_INSTANCE|Add1~0_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & 
-- \DATA_MEMORY_INSTANCE|mem[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[9][5]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[1][5]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~4_combout\);

-- Location: LCCOMB_X74_Y46_N18
\DATA_MEMORY_INSTANCE|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~5_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux10~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[11][5]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux10~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[3][5]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[3][5]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[11][5]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux10~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~5_combout\);

-- Location: LCCOMB_X74_Y46_N20
\DATA_MEMORY_INSTANCE|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\) # ((\DATA_MEMORY_INSTANCE|Mux10~3_combout\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datab => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datac => \DATA_MEMORY_INSTANCE|Mux10~3_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux10~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~6_combout\);

-- Location: LCCOMB_X76_Y47_N26
\DATA_MEMORY_INSTANCE|mem~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~88_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13))) # (!\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~12_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~88_combout\);

-- Location: FF_X76_Y47_N27
\DATA_MEMORY_INSTANCE|mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~88_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[13][5]~q\);

-- Location: LCCOMB_X73_Y43_N16
\DATA_MEMORY_INSTANCE|mem~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~91_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~15_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~91_combout\);

-- Location: FF_X73_Y43_N17
\DATA_MEMORY_INSTANCE|mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~91_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[15][5]~q\);

-- Location: LCCOMB_X75_Y45_N0
\DATA_MEMORY_INSTANCE|mem~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~90_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13))) # (!\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~1_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	combout => \DATA_MEMORY_INSTANCE|mem~90_combout\);

-- Location: FF_X75_Y45_N1
\DATA_MEMORY_INSTANCE|mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~90_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[5][5]~q\);

-- Location: LCCOMB_X74_Y46_N6
\DATA_MEMORY_INSTANCE|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~0_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~0_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[7][5]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[5][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[7][5]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[5][5]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~0_combout\);

-- Location: LCCOMB_X74_Y43_N28
\DATA_MEMORY_INSTANCE|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~1_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux10~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[15][5]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux10~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[13][5]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[13][5]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[15][5]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux10~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~1_combout\);

-- Location: LCCOMB_X73_Y46_N26
\DATA_MEMORY_INSTANCE|mem~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~102_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~102_combout\);

-- Location: FF_X73_Y46_N27
\DATA_MEMORY_INSTANCE|mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~102_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[4][5]~q\);

-- Location: LCCOMB_X72_Y46_N28
\DATA_MEMORY_INSTANCE|mem~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~101_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~101_combout\);

-- Location: FF_X72_Y46_N29
\DATA_MEMORY_INSTANCE|mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~101_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[6][5]~q\);

-- Location: LCCOMB_X74_Y46_N10
\DATA_MEMORY_INSTANCE|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~7_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|mem[6][5]~q\) # (\DATA_MEMORY_INSTANCE|Add1~2_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[4][5]~q\ & 
-- ((!\DATA_MEMORY_INSTANCE|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[4][5]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[6][5]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~7_combout\);

-- Location: LCCOMB_X73_Y43_N2
\DATA_MEMORY_INSTANCE|mem~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~103_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~13_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~103_combout\);

-- Location: FF_X73_Y43_N3
\DATA_MEMORY_INSTANCE|mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~103_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[14][5]~q\);

-- Location: LCCOMB_X77_Y46_N20
\DATA_MEMORY_INSTANCE|mem~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~100_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~14_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	combout => \DATA_MEMORY_INSTANCE|mem~100_combout\);

-- Location: FF_X77_Y46_N21
\DATA_MEMORY_INSTANCE|mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~100_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[12][5]~q\);

-- Location: LCCOMB_X74_Y46_N12
\DATA_MEMORY_INSTANCE|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~8_combout\ = (\DATA_MEMORY_INSTANCE|Mux10~7_combout\ & (((\DATA_MEMORY_INSTANCE|mem[14][5]~q\)) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\))) # (!\DATA_MEMORY_INSTANCE|Mux10~7_combout\ & (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux10~7_combout\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[14][5]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[12][5]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~8_combout\);

-- Location: LCCOMB_X75_Y43_N8
\DATA_MEMORY_INSTANCE|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux10~9_combout\ = (\DATA_MEMORY_INSTANCE|Mux10~6_combout\ & (((\DATA_MEMORY_INSTANCE|Mux10~8_combout\) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Mux10~6_combout\ & 
-- (\DATA_MEMORY_INSTANCE|Mux10~1_combout\ & (\DATA_MEMORY_INSTANCE|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux10~6_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux10~1_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux10~8_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux10~9_combout\);

-- Location: FF_X75_Y43_N9
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux10~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(13));

-- Location: LCCOMB_X76_Y43_N12
\Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(13))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(13),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(13),
	combout => \Mux50~0_combout\);

-- Location: LCCOMB_X77_Y39_N4
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[13]~feeder_combout\ = \Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux50~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[13]~feeder_combout\);

-- Location: FF_X77_Y39_N5
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[13]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(13));

-- Location: FF_X80_Y40_N17
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux50~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(13));

-- Location: LCCOMB_X80_Y40_N4
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[13]~feeder_combout\ = \Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux50~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[13]~feeder_combout\);

-- Location: FF_X80_Y40_N5
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[13]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(13));

-- Location: LCCOMB_X80_Y39_N16
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[13]~feeder_combout\ = \Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux50~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[13]~feeder_combout\);

-- Location: FF_X80_Y39_N17
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[13]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(13));

-- Location: FF_X82_Y40_N15
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux50~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(13));

-- Location: FF_X82_Y40_N11
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux50~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(13));

-- Location: FF_X80_Y39_N27
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux50~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(13));

-- Location: LCCOMB_X80_Y39_N28
\IF_ID_REG_BANK_INSTANCE|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux19~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(13)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))))) # 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(13) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(13),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux19~0_combout\);

-- Location: LCCOMB_X80_Y39_N22
\IF_ID_REG_BANK_INSTANCE|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux19~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|Mux19~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(13)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux19~0_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(13))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(13),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(13),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux19~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux19~1_combout\);

-- Location: LCCOMB_X76_Y39_N2
\IF_ID_REG_BANK_INSTANCE|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux19~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux19~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(13))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(13),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux19~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux19~2_combout\);

-- Location: LCCOMB_X76_Y39_N20
\IF_ID_REG_BANK_INSTANCE|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux19~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux19~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(13))) # (!\IF_ID_REG_BANK_INSTANCE|Mux19~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(13)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(13),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(13),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux19~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux19~3_combout\);

-- Location: FF_X76_Y39_N21
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux19~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(13));

-- Location: LCCOMB_X76_Y39_N26
\Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(13))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & 
-- ((\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(13),
	datad => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(13),
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X76_Y39_N0
\Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = (\Mux18~0_combout\) # ((\Mux50~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~0_combout\,
	datac => \Mux50~0_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	combout => \Mux18~1_combout\);

-- Location: LCCOMB_X76_Y43_N14
\EX_ALU_SRC_B[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[13]~5_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux34~2_combout\) # ((\Mux50~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	datac => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datad => \Mux34~2_combout\,
	combout => \EX_ALU_SRC_B[13]~5_combout\);

-- Location: LCCOMB_X76_Y43_N16
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|Cout~0_combout\ = (\Mux19~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|Cout~0_combout\) # (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[12]~6_combout\)))) # (!\Mux19~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|Cout~0_combout\ & (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[12]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \EX_ALU_SRC_B[12]~6_combout\,
	datac => \Mux19~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD12|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|Cout~0_combout\);

-- Location: LCCOMB_X76_Y43_N22
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|S~combout\ = \Mux18~1_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[13]~5_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~1_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \EX_ALU_SRC_B[13]~5_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|S~combout\);

-- Location: FF_X76_Y43_N23
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(13));

-- Location: LCCOMB_X84_Y43_N14
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[13]~feeder_combout\ = \Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux50~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[13]~feeder_combout\);

-- Location: FF_X84_Y43_N15
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[13]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(13));

-- Location: FF_X83_Y43_N27
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux50~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(13));

-- Location: LCCOMB_X83_Y43_N26
\IF_ID_REG_BANK_INSTANCE|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(13)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(13) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(13),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~0_combout\);

-- Location: LCCOMB_X84_Y43_N28
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[13]~feeder_combout\ = \Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux50~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[13]~feeder_combout\);

-- Location: FF_X84_Y43_N29
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[13]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(13));

-- Location: FF_X83_Y43_N21
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux50~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(13));

-- Location: LCCOMB_X83_Y43_N20
\IF_ID_REG_BANK_INSTANCE|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux35~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(13)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux35~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(13) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux35~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(13),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(13),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~1_combout\);

-- Location: LCCOMB_X79_Y43_N6
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[13]~feeder_combout\ = \Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux50~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[13]~feeder_combout\);

-- Location: FF_X79_Y43_N7
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[13]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(13));

-- Location: FF_X77_Y43_N13
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux50~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(13));

-- Location: LCCOMB_X75_Y40_N30
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[13]~feeder_combout\ = \Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux50~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[13]~feeder_combout\);

-- Location: FF_X75_Y40_N31
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[13]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(13));

-- Location: FF_X75_Y40_N17
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux50~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(13));

-- Location: LCCOMB_X75_Y40_N16
\IF_ID_REG_BANK_INSTANCE|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(13))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(13),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~2_combout\);

-- Location: LCCOMB_X77_Y43_N12
\IF_ID_REG_BANK_INSTANCE|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux35~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(13))) # (!\IF_ID_REG_BANK_INSTANCE|Mux35~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(13)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(13),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux35~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~3_combout\);

-- Location: LCCOMB_X77_Y43_N26
\IF_ID_REG_BANK_INSTANCE|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux35~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux35~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux35~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux35~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~4_combout\);

-- Location: LCCOMB_X82_Y40_N10
\IF_ID_REG_BANK_INSTANCE|Mux35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(13))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(13),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~5_combout\);

-- Location: LCCOMB_X82_Y40_N14
\IF_ID_REG_BANK_INSTANCE|Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux35~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(13)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux35~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(13))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(13),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux35~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~6_combout\);

-- Location: LCCOMB_X80_Y40_N10
\IF_ID_REG_BANK_INSTANCE|Mux35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux35~6_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(13))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(13),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux35~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~7_combout\);

-- Location: LCCOMB_X80_Y40_N16
\IF_ID_REG_BANK_INSTANCE|Mux35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux35~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(13))) # (!\IF_ID_REG_BANK_INSTANCE|Mux35~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(13)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(13),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(13),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux35~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~8_combout\);

-- Location: LCCOMB_X77_Y43_N28
\IF_ID_REG_BANK_INSTANCE|Mux35~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux35~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux35~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux35~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux35~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux35~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux35~9_combout\);

-- Location: FF_X77_Y43_N29
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux35~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(13));

-- Location: LCCOMB_X76_Y43_N0
\Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(13))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(13) & 
-- !\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(13),
	datab => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datac => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(13),
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux34~2_combout\);

-- Location: LCCOMB_X77_Y43_N6
\Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~3_combout\ = (\Mux34~2_combout\) # ((\Mux50~0_combout\ & (\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & !\FORWARDING_UNIT_INSTANCE|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~2_combout\,
	datab => \Mux50~0_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	combout => \Mux34~3_combout\);

-- Location: FF_X77_Y43_N7
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13));

-- Location: LCCOMB_X74_Y45_N10
\DATA_MEMORY_INSTANCE|mem~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~89_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13))) # (!\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(13),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(5),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~89_combout\);

-- Location: FF_X74_Y45_N11
\DATA_MEMORY_INSTANCE|mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~89_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[7][5]~q\);

-- Location: LCCOMB_X74_Y46_N2
\DATA_MEMORY_INSTANCE|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~0_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|mem[5][5]~q\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & \DATA_MEMORY_INSTANCE|mem[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \DATA_MEMORY_INSTANCE|mem[5][5]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \DATA_MEMORY_INSTANCE|mem[1][5]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux2~0_combout\);

-- Location: LCCOMB_X74_Y46_N0
\DATA_MEMORY_INSTANCE|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~1_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|Mux2~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[7][5]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux2~0_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[3][5]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\DATA_MEMORY_INSTANCE|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[7][5]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[3][5]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \DATA_MEMORY_INSTANCE|Mux2~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux2~1_combout\);

-- Location: LCCOMB_X74_Y46_N24
\DATA_MEMORY_INSTANCE|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~7_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\DATA_MEMORY_INSTANCE|mem[11][5]~q\) # (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- (\DATA_MEMORY_INSTANCE|mem[9][5]~q\ & ((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[9][5]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \DATA_MEMORY_INSTANCE|mem[11][5]~q\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|Mux2~7_combout\);

-- Location: LCCOMB_X74_Y46_N22
\DATA_MEMORY_INSTANCE|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~8_combout\ = (\DATA_MEMORY_INSTANCE|Mux2~7_combout\ & ((\DATA_MEMORY_INSTANCE|mem[15][5]~q\) # ((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\DATA_MEMORY_INSTANCE|Mux2~7_combout\ & 
-- (((\DATA_MEMORY_INSTANCE|mem[13][5]~q\ & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[15][5]~q\,
	datab => \DATA_MEMORY_INSTANCE|Mux2~7_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[13][5]~q\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|Mux2~8_combout\);

-- Location: LCCOMB_X73_Y46_N24
\DATA_MEMORY_INSTANCE|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)) # ((\DATA_MEMORY_INSTANCE|mem[4][5]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|mem[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \DATA_MEMORY_INSTANCE|mem[4][5]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[0][5]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux2~4_combout\);

-- Location: LCCOMB_X74_Y46_N26
\DATA_MEMORY_INSTANCE|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~5_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|Mux2~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[6][5]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux2~4_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[2][5]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\DATA_MEMORY_INSTANCE|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[6][5]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[2][5]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \DATA_MEMORY_INSTANCE|Mux2~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux2~5_combout\);

-- Location: LCCOMB_X74_Y46_N30
\DATA_MEMORY_INSTANCE|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~2_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|mem[10][5]~q\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- (((\DATA_MEMORY_INSTANCE|mem[8][5]~q\ & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[10][5]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[8][5]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|Mux2~2_combout\);

-- Location: LCCOMB_X74_Y46_N28
\DATA_MEMORY_INSTANCE|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~3_combout\ = (\DATA_MEMORY_INSTANCE|Mux2~2_combout\ & (((\DATA_MEMORY_INSTANCE|mem[14][5]~q\) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\DATA_MEMORY_INSTANCE|Mux2~2_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[12][5]~q\ & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux2~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[12][5]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[14][5]~q\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|Mux2~3_combout\);

-- Location: LCCOMB_X73_Y46_N18
\DATA_MEMORY_INSTANCE|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- ((\DATA_MEMORY_INSTANCE|Mux2~3_combout\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\DATA_MEMORY_INSTANCE|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datab => \DATA_MEMORY_INSTANCE|Mux2~5_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|Mux2~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux2~6_combout\);

-- Location: LCCOMB_X74_Y46_N4
\DATA_MEMORY_INSTANCE|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux2~9_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Mux2~6_combout\ & ((\DATA_MEMORY_INSTANCE|Mux2~8_combout\))) # (!\DATA_MEMORY_INSTANCE|Mux2~6_combout\ & 
-- (\DATA_MEMORY_INSTANCE|Mux2~1_combout\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (((\DATA_MEMORY_INSTANCE|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datab => \DATA_MEMORY_INSTANCE|Mux2~1_combout\,
	datac => \DATA_MEMORY_INSTANCE|Mux2~8_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux2~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux2~9_combout\);

-- Location: FF_X74_Y46_N5
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(5));

-- Location: LCCOMB_X79_Y44_N12
\Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(5))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(5),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(5),
	combout => \Mux58~0_combout\);

-- Location: LCCOMB_X77_Y40_N24
\IF_ID_REG_BANK_INSTANCE|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux27~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) 
-- & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(5)))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(5),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux27~0_combout\);

-- Location: LCCOMB_X77_Y40_N22
\IF_ID_REG_BANK_INSTANCE|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux27~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|Mux27~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(5))) # (!\IF_ID_REG_BANK_INSTANCE|Mux27~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(5)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(5),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux27~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux27~1_combout\);

-- Location: LCCOMB_X77_Y41_N16
\IF_ID_REG_BANK_INSTANCE|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux27~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux27~1_combout\) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux27~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux27~2_combout\);

-- Location: LCCOMB_X77_Y41_N10
\IF_ID_REG_BANK_INSTANCE|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux27~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux27~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(5))) # (!\IF_ID_REG_BANK_INSTANCE|Mux27~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(5)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(5),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux27~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux27~3_combout\);

-- Location: FF_X77_Y41_N11
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux27~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(5));

-- Location: LCCOMB_X79_Y44_N18
\Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(5))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & ((\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(5),
	datac => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(5),
	datad => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X79_Y44_N28
\Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = (\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & (\Mux58~0_combout\)) # (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & ((\Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \Mux58~0_combout\,
	datad => \Mux26~0_combout\,
	combout => \Mux26~1_combout\);

-- Location: LCCOMB_X79_Y44_N16
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|Cout~0_combout\ = (\Mux26~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|Cout~0_combout\) # (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[5]~13_combout\)))) # (!\Mux26~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|Cout~0_combout\ & (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \Mux26~1_combout\,
	datac => \EX_ALU_SRC_B[5]~13_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD5|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|Cout~0_combout\);

-- Location: LCCOMB_X76_Y44_N14
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|S~combout\ = \Mux25~1_combout\ $ (\EX_ALU_SRC_B[6]~12_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \EX_ALU_SRC_B[6]~12_combout\,
	datac => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|S~combout\);

-- Location: FF_X76_Y44_N15
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(6));

-- Location: LCCOMB_X84_Y43_N4
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[6]~feeder_combout\ = \Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux57~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[6]~feeder_combout\);

-- Location: FF_X84_Y43_N5
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[6]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(6));

-- Location: LCCOMB_X84_Y43_N26
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[6]~feeder_combout\ = \Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux57~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[6]~feeder_combout\);

-- Location: FF_X84_Y43_N27
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[6]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(6));

-- Location: FF_X83_Y43_N15
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux57~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(6));

-- Location: LCCOMB_X83_Y43_N14
\IF_ID_REG_BANK_INSTANCE|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(6))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~0_combout\);

-- Location: FF_X83_Y43_N29
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux57~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(6));

-- Location: LCCOMB_X83_Y43_N28
\IF_ID_REG_BANK_INSTANCE|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux42~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(6)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux42~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(6) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux42~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~1_combout\);

-- Location: LCCOMB_X83_Y42_N4
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[6]~feeder_combout\ = \Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux57~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[6]~feeder_combout\);

-- Location: FF_X83_Y42_N5
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[6]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(6));

-- Location: FF_X80_Y42_N17
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux57~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(6));

-- Location: LCCOMB_X75_Y40_N20
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[6]~feeder_combout\ = \Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux57~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[6]~feeder_combout\);

-- Location: FF_X75_Y40_N21
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[6]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(6));

-- Location: FF_X83_Y40_N27
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux57~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(6));

-- Location: LCCOMB_X83_Y40_N26
\IF_ID_REG_BANK_INSTANCE|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(6))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~2_combout\);

-- Location: LCCOMB_X80_Y42_N16
\IF_ID_REG_BANK_INSTANCE|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux42~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(6))) # (!\IF_ID_REG_BANK_INSTANCE|Mux42~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(6)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(6),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(6),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux42~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~3_combout\);

-- Location: LCCOMB_X80_Y42_N26
\IF_ID_REG_BANK_INSTANCE|Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux42~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux42~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux42~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux42~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~4_combout\);

-- Location: LCCOMB_X84_Y40_N10
\IF_ID_REG_BANK_INSTANCE|Mux42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(6)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) 
-- & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(6) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~5_combout\);

-- Location: LCCOMB_X84_Y40_N30
\IF_ID_REG_BANK_INSTANCE|Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux42~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(6)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux42~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux42~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(6),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux42~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~6_combout\);

-- Location: LCCOMB_X81_Y40_N10
\IF_ID_REG_BANK_INSTANCE|Mux42~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux42~6_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(6),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux42~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~7_combout\);

-- Location: LCCOMB_X81_Y40_N0
\IF_ID_REG_BANK_INSTANCE|Mux42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux42~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(6))) # (!\IF_ID_REG_BANK_INSTANCE|Mux42~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(6)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(6),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux42~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~8_combout\);

-- Location: LCCOMB_X80_Y42_N28
\IF_ID_REG_BANK_INSTANCE|Mux42~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux42~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux42~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux42~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux42~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux42~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux42~9_combout\);

-- Location: FF_X80_Y42_N29
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux42~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(6));

-- Location: LCCOMB_X77_Y44_N30
\Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(6))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(6) & 
-- !\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(6),
	datab => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(6),
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux41~2_combout\);

-- Location: LCCOMB_X77_Y44_N10
\Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~3_combout\ = (\Mux41~2_combout\) # ((\Mux57~0_combout\ & (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datac => \Mux41~2_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux41~3_combout\);

-- Location: FF_X77_Y44_N11
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux41~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6));

-- Location: FF_X81_Y40_N31
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(14));

-- Location: FF_X81_Y40_N7
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(14));

-- Location: FF_X82_Y40_N25
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(14));

-- Location: FF_X77_Y40_N31
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(14));

-- Location: FF_X82_Y40_N21
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(14));

-- Location: FF_X77_Y40_N7
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(14));

-- Location: LCCOMB_X77_Y40_N6
\IF_ID_REG_BANK_INSTANCE|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux18~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(14)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(14) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(14),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(14),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux18~0_combout\);

-- Location: LCCOMB_X77_Y40_N30
\IF_ID_REG_BANK_INSTANCE|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux18~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|Mux18~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(14))) # (!\IF_ID_REG_BANK_INSTANCE|Mux18~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(14)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(14),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(14),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux18~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux18~1_combout\);

-- Location: LCCOMB_X77_Y39_N20
\IF_ID_REG_BANK_INSTANCE|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux18~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux18~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(14))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(14),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux18~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux18~2_combout\);

-- Location: LCCOMB_X77_Y39_N26
\IF_ID_REG_BANK_INSTANCE|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux18~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux18~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(14)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux18~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(14))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(14),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(14),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux18~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux18~3_combout\);

-- Location: FF_X77_Y39_N27
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux18~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(14));

-- Location: LCCOMB_X76_Y39_N14
\Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(14))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(14) & 
-- ((!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datab => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(14),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(14),
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X76_Y43_N10
\Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = (\Mux17~0_combout\) # ((\Mux49~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux49~0_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \Mux17~0_combout\,
	combout => \Mux17~1_combout\);

-- Location: LCCOMB_X76_Y43_N18
\EX_ALU_SRC_B[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[14]~4_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux33~2_combout\) # ((\Mux49~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~2_combout\,
	datab => \Mux49~0_combout\,
	datac => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	combout => \EX_ALU_SRC_B[14]~4_combout\);

-- Location: LCCOMB_X76_Y43_N24
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|Cout~0_combout\ = (\Mux18~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|Cout~0_combout\) # (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[13]~5_combout\)))) # (!\Mux18~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|Cout~0_combout\ & (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~1_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \EX_ALU_SRC_B[13]~5_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD13|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|Cout~0_combout\);

-- Location: LCCOMB_X76_Y43_N4
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|S~combout\ = \Mux17~1_combout\ $ (\EX_ALU_SRC_B[14]~4_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1_combout\,
	datab => \EX_ALU_SRC_B[14]~4_combout\,
	datac => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|S~combout\);

-- Location: FF_X76_Y43_N5
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(14));

-- Location: FF_X76_Y43_N21
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(14));

-- Location: LCCOMB_X73_Y43_N0
\DATA_MEMORY_INSTANCE|mem~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~75_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~15_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~75_combout\);

-- Location: FF_X73_Y43_N1
\DATA_MEMORY_INSTANCE|mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~75_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[15][6]~q\);

-- Location: LCCOMB_X73_Y44_N24
\DATA_MEMORY_INSTANCE|mem~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~72_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14))) # (!\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~7_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	combout => \DATA_MEMORY_INSTANCE|mem~72_combout\);

-- Location: FF_X73_Y44_N25
\DATA_MEMORY_INSTANCE|mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~72_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[11][6]~q\);

-- Location: LCCOMB_X74_Y45_N30
\DATA_MEMORY_INSTANCE|mem~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~73_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~73_combout\);

-- Location: FF_X74_Y45_N31
\DATA_MEMORY_INSTANCE|mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~73_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[7][6]~q\);

-- Location: LCCOMB_X74_Y45_N8
\DATA_MEMORY_INSTANCE|mem~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~74_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~11_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~74_combout\);

-- Location: FF_X74_Y45_N9
\DATA_MEMORY_INSTANCE|mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~74_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[3][6]~q\);

-- Location: LCCOMB_X74_Y44_N20
\DATA_MEMORY_INSTANCE|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~0_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[7][6]~q\) # ((\DATA_MEMORY_INSTANCE|Add1~2_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((\DATA_MEMORY_INSTANCE|mem[3][6]~q\ & 
-- !\DATA_MEMORY_INSTANCE|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[7][6]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[3][6]~q\,
	datad => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~0_combout\);

-- Location: LCCOMB_X74_Y44_N2
\DATA_MEMORY_INSTANCE|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~1_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux9~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[15][6]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux9~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[11][6]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[15][6]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[11][6]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux9~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~1_combout\);

-- Location: LCCOMB_X73_Y43_N18
\DATA_MEMORY_INSTANCE|mem~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~87_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~13_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~87_combout\);

-- Location: FF_X73_Y43_N19
\DATA_MEMORY_INSTANCE|mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~87_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[14][6]~q\);

-- Location: LCCOMB_X75_Y45_N30
\DATA_MEMORY_INSTANCE|mem~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~84_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~84_combout\);

-- Location: FF_X75_Y45_N31
\DATA_MEMORY_INSTANCE|mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~84_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[10][6]~q\);

-- Location: LCCOMB_X74_Y47_N18
\DATA_MEMORY_INSTANCE|mem~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~86_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~9_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	combout => \DATA_MEMORY_INSTANCE|mem~86_combout\);

-- Location: FF_X74_Y47_N19
\DATA_MEMORY_INSTANCE|mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~86_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[2][6]~q\);

-- Location: LCCOMB_X73_Y44_N20
\DATA_MEMORY_INSTANCE|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~7_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|mem[6][6]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[2][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[6][6]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[2][6]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~7_combout\);

-- Location: LCCOMB_X73_Y44_N6
\DATA_MEMORY_INSTANCE|Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~8_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux9~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[14][6]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux9~7_combout\ & ((\DATA_MEMORY_INSTANCE|mem[10][6]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[14][6]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[10][6]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux9~7_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~8_combout\);

-- Location: LCCOMB_X76_Y47_N12
\DATA_MEMORY_INSTANCE|mem~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~79_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14))) # (!\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~12_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	combout => \DATA_MEMORY_INSTANCE|mem~79_combout\);

-- Location: FF_X76_Y47_N13
\DATA_MEMORY_INSTANCE|mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~79_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[13][6]~q\);

-- Location: LCCOMB_X75_Y45_N20
\DATA_MEMORY_INSTANCE|mem~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~77_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~1_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	combout => \DATA_MEMORY_INSTANCE|mem~77_combout\);

-- Location: FF_X75_Y45_N21
\DATA_MEMORY_INSTANCE|mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~77_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[5][6]~q\);

-- Location: LCCOMB_X75_Y47_N26
\DATA_MEMORY_INSTANCE|mem~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~78_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14))) # (!\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~8_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	combout => \DATA_MEMORY_INSTANCE|mem~78_combout\);

-- Location: FF_X75_Y47_N27
\DATA_MEMORY_INSTANCE|mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~78_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[1][6]~q\);

-- Location: LCCOMB_X74_Y44_N0
\DATA_MEMORY_INSTANCE|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~2_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[5][6]~q\) # ((\DATA_MEMORY_INSTANCE|Add1~2_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & 
-- \DATA_MEMORY_INSTANCE|mem[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[5][6]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[1][6]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~2_combout\);

-- Location: LCCOMB_X75_Y47_N16
\DATA_MEMORY_INSTANCE|mem~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~76_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~4_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	combout => \DATA_MEMORY_INSTANCE|mem~76_combout\);

-- Location: FF_X75_Y47_N17
\DATA_MEMORY_INSTANCE|mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~76_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[9][6]~q\);

-- Location: LCCOMB_X74_Y44_N14
\DATA_MEMORY_INSTANCE|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~3_combout\ = (\DATA_MEMORY_INSTANCE|Mux9~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[13][6]~q\) # ((!\DATA_MEMORY_INSTANCE|Add1~2_combout\)))) # (!\DATA_MEMORY_INSTANCE|Mux9~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~2_combout\ & 
-- \DATA_MEMORY_INSTANCE|mem[9][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[13][6]~q\,
	datab => \DATA_MEMORY_INSTANCE|Mux9~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[9][6]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~3_combout\);

-- Location: LCCOMB_X73_Y44_N8
\DATA_MEMORY_INSTANCE|mem~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~83_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14))) # (!\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~14_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	combout => \DATA_MEMORY_INSTANCE|mem~83_combout\);

-- Location: FF_X73_Y44_N9
\DATA_MEMORY_INSTANCE|mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~83_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[12][6]~q\);

-- Location: LCCOMB_X74_Y47_N0
\DATA_MEMORY_INSTANCE|mem~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~80_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~6_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	combout => \DATA_MEMORY_INSTANCE|mem~80_combout\);

-- Location: FF_X74_Y47_N1
\DATA_MEMORY_INSTANCE|mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~80_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[8][6]~q\);

-- Location: LCCOMB_X73_Y46_N4
\DATA_MEMORY_INSTANCE|mem~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~81_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~81_combout\);

-- Location: FF_X73_Y46_N5
\DATA_MEMORY_INSTANCE|mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~81_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[4][6]~q\);

-- Location: LCCOMB_X73_Y46_N30
\DATA_MEMORY_INSTANCE|mem~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~82_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~10_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~82_combout\);

-- Location: FF_X73_Y46_N31
\DATA_MEMORY_INSTANCE|mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~82_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[0][6]~q\);

-- Location: LCCOMB_X73_Y44_N10
\DATA_MEMORY_INSTANCE|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~4_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|mem[4][6]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[4][6]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[0][6]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~4_combout\);

-- Location: LCCOMB_X73_Y44_N2
\DATA_MEMORY_INSTANCE|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~5_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux9~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[12][6]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux9~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[8][6]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[12][6]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[8][6]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux9~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~5_combout\);

-- Location: LCCOMB_X74_Y44_N12
\DATA_MEMORY_INSTANCE|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & \DATA_MEMORY_INSTANCE|Mux9~5_combout\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- ((\DATA_MEMORY_INSTANCE|Mux9~3_combout\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|Mux9~3_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux9~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~6_combout\);

-- Location: LCCOMB_X74_Y44_N24
\DATA_MEMORY_INSTANCE|Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux9~9_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux9~6_combout\ & ((\DATA_MEMORY_INSTANCE|Mux9~8_combout\))) # (!\DATA_MEMORY_INSTANCE|Mux9~6_combout\ & (\DATA_MEMORY_INSTANCE|Mux9~1_combout\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux9~1_combout\,
	datac => \DATA_MEMORY_INSTANCE|Mux9~8_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux9~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux9~9_combout\);

-- Location: FF_X74_Y44_N25
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux9~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(14));

-- Location: LCCOMB_X76_Y43_N20
\Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(14))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(14),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(14),
	combout => \Mux49~0_combout\);

-- Location: LCCOMB_X77_Y39_N2
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[14]~feeder_combout\ = \Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux49~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[14]~feeder_combout\);

-- Location: FF_X77_Y39_N3
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[14]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(14));

-- Location: LCCOMB_X82_Y40_N20
\IF_ID_REG_BANK_INSTANCE|Mux34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(14)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) 
-- & (((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(14) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(14),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(14),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~5_combout\);

-- Location: LCCOMB_X82_Y40_N24
\IF_ID_REG_BANK_INSTANCE|Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux34~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(14)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux34~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(14))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(14),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(14),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux34~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~6_combout\);

-- Location: LCCOMB_X81_Y40_N6
\IF_ID_REG_BANK_INSTANCE|Mux34~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux34~6_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(14),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux34~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~7_combout\);

-- Location: LCCOMB_X81_Y40_N30
\IF_ID_REG_BANK_INSTANCE|Mux34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux34~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(14))) # (!\IF_ID_REG_BANK_INSTANCE|Mux34~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(14)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(14),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(14),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux34~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~8_combout\);

-- Location: LCCOMB_X76_Y41_N6
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[14]~feeder_combout\ = \Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux49~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[14]~feeder_combout\);

-- Location: FF_X76_Y41_N7
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[14]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(14));

-- Location: FF_X76_Y40_N17
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(14));

-- Location: LCCOMB_X75_Y40_N6
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[14]~feeder_combout\ = \Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux49~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[14]~feeder_combout\);

-- Location: FF_X75_Y40_N7
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[14]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(14));

-- Location: FF_X75_Y40_N29
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(14));

-- Location: LCCOMB_X75_Y40_N28
\IF_ID_REG_BANK_INSTANCE|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(14))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(14),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(14),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~2_combout\);

-- Location: LCCOMB_X76_Y40_N16
\IF_ID_REG_BANK_INSTANCE|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux34~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(14))) # (!\IF_ID_REG_BANK_INSTANCE|Mux34~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(14)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(14),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(14),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux34~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~3_combout\);

-- Location: LCCOMB_X84_Y43_N18
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[14]~feeder_combout\ = \Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux49~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[14]~feeder_combout\);

-- Location: FF_X84_Y43_N19
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[14]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(14));

-- Location: FF_X83_Y43_N13
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(14));

-- Location: LCCOMB_X84_Y43_N20
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[14]~feeder_combout\ = \Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux49~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[14]~feeder_combout\);

-- Location: FF_X84_Y43_N21
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[14]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(14));

-- Location: FF_X83_Y43_N7
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux49~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(14));

-- Location: LCCOMB_X83_Y43_N6
\IF_ID_REG_BANK_INSTANCE|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(14))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(14),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(14),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~0_combout\);

-- Location: LCCOMB_X83_Y43_N12
\IF_ID_REG_BANK_INSTANCE|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux34~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(14))) # (!\IF_ID_REG_BANK_INSTANCE|Mux34~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(14)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(14),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(14),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux34~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~1_combout\);

-- Location: LCCOMB_X76_Y40_N2
\IF_ID_REG_BANK_INSTANCE|Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & ((\IF_ID_REG_BANK_INSTANCE|Mux34~1_combout\))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux34~3_combout\,
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux34~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~4_combout\);

-- Location: LCCOMB_X76_Y40_N0
\IF_ID_REG_BANK_INSTANCE|Mux34~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux34~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux34~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux34~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux34~8_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux34~4_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux34~9_combout\);

-- Location: FF_X76_Y40_N1
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux34~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(14));

-- Location: LCCOMB_X76_Y43_N30
\Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(14))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(14) & 
-- ((!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(14),
	datab => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(14),
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux33~2_combout\);

-- Location: LCCOMB_X76_Y43_N26
\Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~3_combout\ = (\Mux33~2_combout\) # ((\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & \Mux49~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datac => \Mux33~2_combout\,
	datad => \Mux49~0_combout\,
	combout => \Mux33~3_combout\);

-- Location: FF_X76_Y43_N27
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux33~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14));

-- Location: LCCOMB_X72_Y46_N2
\DATA_MEMORY_INSTANCE|mem~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~85_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~0_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(6),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(14),
	combout => \DATA_MEMORY_INSTANCE|mem~85_combout\);

-- Location: FF_X72_Y46_N3
\DATA_MEMORY_INSTANCE|mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~85_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[6][6]~q\);

-- Location: LCCOMB_X73_Y44_N0
\DATA_MEMORY_INSTANCE|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~0_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|mem[12][6]~q\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- (((\DATA_MEMORY_INSTANCE|mem[4][6]~q\ & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \DATA_MEMORY_INSTANCE|mem[12][6]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[4][6]~q\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Mux1~0_combout\);

-- Location: LCCOMB_X73_Y44_N14
\DATA_MEMORY_INSTANCE|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~1_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|Mux1~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[14][6]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux1~0_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[6][6]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\DATA_MEMORY_INSTANCE|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[6][6]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \DATA_MEMORY_INSTANCE|mem[14][6]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux1~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux1~1_combout\);

-- Location: LCCOMB_X74_Y44_N10
\DATA_MEMORY_INSTANCE|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~7_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- ((\DATA_MEMORY_INSTANCE|mem[13][6]~q\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\DATA_MEMORY_INSTANCE|mem[5][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[5][6]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|mem[13][6]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux1~7_combout\);

-- Location: LCCOMB_X74_Y44_N8
\DATA_MEMORY_INSTANCE|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~8_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|Mux1~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[15][6]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux1~7_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[7][6]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\DATA_MEMORY_INSTANCE|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[15][6]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \DATA_MEMORY_INSTANCE|mem[7][6]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux1~7_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux1~8_combout\);

-- Location: LCCOMB_X73_Y44_N12
\DATA_MEMORY_INSTANCE|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)) # ((\DATA_MEMORY_INSTANCE|mem[8][6]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|mem[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \DATA_MEMORY_INSTANCE|mem[8][6]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[0][6]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux1~4_combout\);

-- Location: LCCOMB_X73_Y44_N22
\DATA_MEMORY_INSTANCE|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~5_combout\ = (\DATA_MEMORY_INSTANCE|Mux1~4_combout\ & (((\DATA_MEMORY_INSTANCE|mem[10][6]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)))) # (!\DATA_MEMORY_INSTANCE|Mux1~4_combout\ & 
-- (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|mem[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux1~4_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datac => \DATA_MEMORY_INSTANCE|mem[10][6]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[2][6]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux1~5_combout\);

-- Location: LCCOMB_X74_Y44_N16
\DATA_MEMORY_INSTANCE|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~2_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- ((\DATA_MEMORY_INSTANCE|mem[9][6]~q\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\DATA_MEMORY_INSTANCE|mem[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|mem[1][6]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|mem[9][6]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux1~2_combout\);

-- Location: LCCOMB_X74_Y44_N18
\DATA_MEMORY_INSTANCE|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~3_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|Mux1~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[11][6]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux1~2_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[3][6]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\DATA_MEMORY_INSTANCE|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|Mux1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[3][6]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[11][6]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux1~3_combout\);

-- Location: LCCOMB_X74_Y44_N28
\DATA_MEMORY_INSTANCE|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- ((\DATA_MEMORY_INSTANCE|Mux1~3_combout\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (\DATA_MEMORY_INSTANCE|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \DATA_MEMORY_INSTANCE|Mux1~5_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux1~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux1~6_combout\);

-- Location: LCCOMB_X74_Y44_N4
\DATA_MEMORY_INSTANCE|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux1~9_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|Mux1~6_combout\ & ((\DATA_MEMORY_INSTANCE|Mux1~8_combout\))) # (!\DATA_MEMORY_INSTANCE|Mux1~6_combout\ & 
-- (\DATA_MEMORY_INSTANCE|Mux1~1_combout\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((\DATA_MEMORY_INSTANCE|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux1~8_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|Mux1~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux1~9_combout\);

-- Location: FF_X74_Y44_N5
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(6));

-- Location: FF_X76_Y44_N27
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(6));

-- Location: LCCOMB_X75_Y44_N8
\Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(6)))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(6),
	datad => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(6),
	combout => \Mux57~0_combout\);

-- Location: LCCOMB_X77_Y44_N24
\EX_ALU_SRC_B[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[6]~12_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux41~2_combout\) # ((\Mux57~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datab => \Mux57~0_combout\,
	datac => \Mux41~2_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	combout => \EX_ALU_SRC_B[6]~12_combout\);

-- Location: LCCOMB_X76_Y44_N12
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|Cout~0_combout\ = (\Mux25~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|Cout~0_combout\) # (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[6]~12_combout\)))) # (!\Mux25~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|Cout~0_combout\ & (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \EX_ALU_SRC_B[6]~12_combout\,
	datac => \Mux25~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD6|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|Cout~0_combout\);

-- Location: LCCOMB_X76_Y44_N8
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|S~combout\ = \ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\Mux24~1_combout\ $ (\EX_ALU_SRC_B[7]~11_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \Mux24~1_combout\,
	datac => \EX_ALU_SRC_B[7]~11_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|S~combout\);

-- Location: FF_X76_Y44_N9
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(7));

-- Location: FF_X76_Y44_N25
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(7));

-- Location: LCCOMB_X84_Y43_N8
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[7]~feeder_combout\ = \Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux56~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[7]~feeder_combout\);

-- Location: FF_X84_Y43_N9
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[7]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(7));

-- Location: FF_X82_Y43_N13
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux56~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(7));

-- Location: LCCOMB_X81_Y43_N8
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[7]~feeder_combout\ = \Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux56~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[7]~feeder_combout\);

-- Location: FF_X81_Y43_N9
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[7]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(7));

-- Location: FF_X82_Y43_N3
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux56~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(7));

-- Location: LCCOMB_X82_Y43_N2
\IF_ID_REG_BANK_INSTANCE|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(7))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(7),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~0_combout\);

-- Location: LCCOMB_X82_Y43_N12
\IF_ID_REG_BANK_INSTANCE|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux41~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(7))) # (!\IF_ID_REG_BANK_INSTANCE|Mux41~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(7)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(7),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux41~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~1_combout\);

-- Location: LCCOMB_X82_Y42_N30
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[7]~feeder_combout\ = \Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux56~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[7]~feeder_combout\);

-- Location: FF_X82_Y42_N31
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[7]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(7));

-- Location: LCCOMB_X82_Y42_N8
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[7]~feeder_combout\ = \Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux56~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[7]~feeder_combout\);

-- Location: FF_X82_Y42_N9
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[7]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(7));

-- Location: LCCOMB_X79_Y42_N10
\IF_ID_REG_BANK_INSTANCE|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(7)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) 
-- & (\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(7) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(7),
	datab => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(7),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~2_combout\);

-- Location: FF_X79_Y42_N1
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux56~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(7));

-- Location: LCCOMB_X83_Y42_N26
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[7]~feeder_combout\ = \Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux56~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[7]~feeder_combout\);

-- Location: FF_X83_Y42_N27
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[7]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(7));

-- Location: LCCOMB_X79_Y42_N0
\IF_ID_REG_BANK_INSTANCE|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux41~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(7))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux41~2_combout\ & 
-- (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux41~2_combout\,
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(7),
	datad => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(7),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~3_combout\);

-- Location: LCCOMB_X79_Y42_N4
\IF_ID_REG_BANK_INSTANCE|Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux41~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux41~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux41~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux41~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~4_combout\);

-- Location: LCCOMB_X84_Y40_N24
\IF_ID_REG_BANK_INSTANCE|Mux41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(7))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(7),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~5_combout\);

-- Location: LCCOMB_X84_Y40_N20
\IF_ID_REG_BANK_INSTANCE|Mux41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux41~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(7)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux41~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(7))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(7),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux41~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~6_combout\);

-- Location: LCCOMB_X81_Y40_N12
\IF_ID_REG_BANK_INSTANCE|Mux41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux41~6_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(7),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux41~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~7_combout\);

-- Location: LCCOMB_X81_Y40_N2
\IF_ID_REG_BANK_INSTANCE|Mux41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux41~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(7))) # (!\IF_ID_REG_BANK_INSTANCE|Mux41~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(7)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(7),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(7),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux41~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~8_combout\);

-- Location: LCCOMB_X79_Y42_N14
\IF_ID_REG_BANK_INSTANCE|Mux41~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux41~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux41~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux41~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux41~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux41~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux41~9_combout\);

-- Location: FF_X79_Y42_N15
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux41~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(7));

-- Location: LCCOMB_X79_Y42_N24
\Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(7))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(7) & 
-- !\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(7),
	datab => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(7),
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux40~2_combout\);

-- Location: LCCOMB_X79_Y42_N16
\Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~3_combout\ = (\Mux40~2_combout\) # ((\Mux56~0_combout\ & (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux56~0_combout\,
	datab => \Mux40~2_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux40~3_combout\);

-- Location: FF_X79_Y42_N17
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux40~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7));

-- Location: FF_X81_Y40_N29
\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux48~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(15));

-- Location: LCCOMB_X77_Y39_N28
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[15]~feeder_combout\ = \Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux48~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[15]~feeder_combout\);

-- Location: FF_X77_Y39_N29
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[15]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(15));

-- Location: FF_X81_Y40_N17
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux48~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(15));

-- Location: FF_X82_Y40_N31
\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux48~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(15));

-- Location: LCCOMB_X77_Y40_N16
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[15]~feeder_combout\ = \Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux48~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[15]~feeder_combout\);

-- Location: FF_X77_Y40_N17
\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out[15]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(15));

-- Location: FF_X82_Y40_N3
\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux48~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(15));

-- Location: FF_X77_Y40_N9
\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux48~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(15));

-- Location: LCCOMB_X77_Y40_N8
\IF_ID_REG_BANK_INSTANCE|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux17~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) 
-- & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(15)))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(15),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(15),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux17~0_combout\);

-- Location: LCCOMB_X77_Y40_N14
\IF_ID_REG_BANK_INSTANCE|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux17~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux17~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(15)) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux17~0_combout\ & 
-- (((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(15) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(15),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(15),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux17~0_combout\,
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux17~1_combout\);

-- Location: LCCOMB_X76_Y39_N18
\IF_ID_REG_BANK_INSTANCE|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux17~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux17~1_combout\) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(15) & (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(15),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux17~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux17~2_combout\);

-- Location: LCCOMB_X76_Y39_N12
\IF_ID_REG_BANK_INSTANCE|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux17~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux17~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(15)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux17~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(15))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(15),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(15),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux17~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux17~3_combout\);

-- Location: FF_X76_Y39_N13
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux17~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(15));

-- Location: LCCOMB_X76_Y39_N22
\Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(15))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & ((\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(15),
	datad => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(15),
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X76_Y39_N8
\Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = (\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & ((\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & ((\Mux16~0_combout\))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\Mux48~0_combout\)))) # 
-- (!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\ & (((\Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datac => \Mux16~0_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	combout => \Mux16~1_combout\);

-- Location: LCCOMB_X82_Y40_N2
\IF_ID_REG_BANK_INSTANCE|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(15))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(15),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~5_combout\);

-- Location: LCCOMB_X82_Y40_N30
\IF_ID_REG_BANK_INSTANCE|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux33~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(15)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux33~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(15))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(15),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux33~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~6_combout\);

-- Location: LCCOMB_X81_Y40_N16
\IF_ID_REG_BANK_INSTANCE|Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux33~6_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(15)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux33~6_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(15),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~7_combout\);

-- Location: LCCOMB_X81_Y40_N28
\IF_ID_REG_BANK_INSTANCE|Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux33~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(15))) # (!\IF_ID_REG_BANK_INSTANCE|Mux33~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(15)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(15),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(15),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux33~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~8_combout\);

-- Location: LCCOMB_X81_Y43_N2
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[15]~feeder_combout\ = \Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux48~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[15]~feeder_combout\);

-- Location: FF_X81_Y43_N3
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[15]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(15));

-- Location: FF_X82_Y43_N25
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux48~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(15));

-- Location: LCCOMB_X81_Y43_N16
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[15]~feeder_combout\ = \Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux48~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[15]~feeder_combout\);

-- Location: FF_X81_Y43_N17
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[15]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(15));

-- Location: FF_X82_Y43_N7
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux48~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(15));

-- Location: LCCOMB_X82_Y43_N6
\IF_ID_REG_BANK_INSTANCE|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(15))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(15),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(15),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~0_combout\);

-- Location: LCCOMB_X82_Y43_N24
\IF_ID_REG_BANK_INSTANCE|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux33~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(15))) # (!\IF_ID_REG_BANK_INSTANCE|Mux33~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(15)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(15),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(15),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux33~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~1_combout\);

-- Location: LCCOMB_X79_Y43_N10
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[15]~feeder_combout\ = \Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux48~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[15]~feeder_combout\);

-- Location: FF_X79_Y43_N11
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[15]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(15));

-- Location: FF_X77_Y43_N21
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux48~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(15));

-- Location: LCCOMB_X82_Y42_N12
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[15]~feeder_combout\ = \Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux48~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[15]~feeder_combout\);

-- Location: FF_X82_Y42_N13
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[15]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(15));

-- Location: FF_X82_Y42_N19
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux48~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(15));

-- Location: LCCOMB_X82_Y42_N18
\IF_ID_REG_BANK_INSTANCE|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(15))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(15),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~2_combout\);

-- Location: LCCOMB_X77_Y43_N20
\IF_ID_REG_BANK_INSTANCE|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux33~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(15))) # (!\IF_ID_REG_BANK_INSTANCE|Mux33~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(15)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(15),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux33~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~3_combout\);

-- Location: LCCOMB_X77_Y43_N10
\IF_ID_REG_BANK_INSTANCE|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux33~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux33~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux33~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux33~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~4_combout\);

-- Location: LCCOMB_X77_Y43_N8
\IF_ID_REG_BANK_INSTANCE|Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux33~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux33~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux33~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux33~8_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux33~4_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux33~9_combout\);

-- Location: FF_X77_Y43_N9
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux33~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(15));

-- Location: LCCOMB_X77_Y43_N16
\Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(15))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(15) & 
-- (!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datab => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(15),
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(15),
	combout => \Mux32~2_combout\);

-- Location: LCCOMB_X76_Y43_N8
\EX_ALU_SRC_B[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[15]~3_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux32~2_combout\) # ((\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\ & \Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~2_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	datac => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datad => \Mux48~0_combout\,
	combout => \EX_ALU_SRC_B[15]~3_combout\);

-- Location: LCCOMB_X76_Y43_N6
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|Cout~0_combout\ = (\Mux17~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|Cout~0_combout\) # (\EX_ALU_SRC_B[14]~4_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\)))) # (!\Mux17~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|Cout~0_combout\ & (\EX_ALU_SRC_B[14]~4_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1_combout\,
	datab => \EX_ALU_SRC_B[14]~4_combout\,
	datac => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD14|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|Cout~0_combout\);

-- Location: LCCOMB_X76_Y43_N28
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD16|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD16|S~combout\ = \ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\Mux16~1_combout\ $ (\EX_ALU_SRC_B[15]~3_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \Mux16~1_combout\,
	datac => \EX_ALU_SRC_B[15]~3_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD15|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD16|S~combout\);

-- Location: FF_X76_Y43_N29
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD16|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(15));

-- Location: FF_X77_Y43_N5
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(15));

-- Location: LCCOMB_X75_Y45_N10
\DATA_MEMORY_INSTANCE|mem~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~69_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~69_combout\);

-- Location: FF_X75_Y45_N11
\DATA_MEMORY_INSTANCE|mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~69_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[10][7]~q\);

-- Location: LCCOMB_X75_Y46_N14
\DATA_MEMORY_INSTANCE|mem~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~70_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~6_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	combout => \DATA_MEMORY_INSTANCE|mem~70_combout\);

-- Location: FF_X75_Y46_N15
\DATA_MEMORY_INSTANCE|mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~70_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[8][7]~q\);

-- Location: LCCOMB_X76_Y46_N14
\DATA_MEMORY_INSTANCE|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~7_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~0_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[10][7]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[10][7]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[8][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~7_combout\);

-- Location: LCCOMB_X73_Y43_N26
\DATA_MEMORY_INSTANCE|mem~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~71_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~13_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~71_combout\);

-- Location: FF_X73_Y43_N27
\DATA_MEMORY_INSTANCE|mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~71_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[14][7]~q\);

-- Location: LCCOMB_X77_Y46_N24
\DATA_MEMORY_INSTANCE|mem~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~68_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~14_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	combout => \DATA_MEMORY_INSTANCE|mem~68_combout\);

-- Location: FF_X77_Y46_N25
\DATA_MEMORY_INSTANCE|mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~68_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[12][7]~q\);

-- Location: LCCOMB_X76_Y46_N0
\DATA_MEMORY_INSTANCE|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~8_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Mux8~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[14][7]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux8~7_combout\ & ((\DATA_MEMORY_INSTANCE|mem[12][7]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux8~7_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[14][7]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[12][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~8_combout\);

-- Location: LCCOMB_X73_Y43_N12
\DATA_MEMORY_INSTANCE|mem~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~59_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~15_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~59_combout\);

-- Location: FF_X73_Y43_N13
\DATA_MEMORY_INSTANCE|mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~59_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[15][7]~q\);

-- Location: LCCOMB_X72_Y44_N22
\DATA_MEMORY_INSTANCE|mem~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~56_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15))) # (!\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~7_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	combout => \DATA_MEMORY_INSTANCE|mem~56_combout\);

-- Location: FF_X72_Y44_N23
\DATA_MEMORY_INSTANCE|mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~56_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[11][7]~q\);

-- Location: LCCOMB_X76_Y45_N2
\DATA_MEMORY_INSTANCE|mem~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~58_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15))) # (!\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~4_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	combout => \DATA_MEMORY_INSTANCE|mem~58_combout\);

-- Location: FF_X76_Y45_N3
\DATA_MEMORY_INSTANCE|mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~58_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[9][7]~q\);

-- Location: LCCOMB_X76_Y45_N28
\DATA_MEMORY_INSTANCE|mem~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~57_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15))) # (!\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~12_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	combout => \DATA_MEMORY_INSTANCE|mem~57_combout\);

-- Location: FF_X76_Y45_N29
\DATA_MEMORY_INSTANCE|mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~57_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[13][7]~q\);

-- Location: LCCOMB_X76_Y45_N24
\DATA_MEMORY_INSTANCE|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~0_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[13][7]~q\))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|mem[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[9][7]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[13][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~0_combout\);

-- Location: LCCOMB_X76_Y45_N6
\DATA_MEMORY_INSTANCE|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~1_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux8~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[15][7]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux8~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[11][7]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[15][7]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[11][7]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux8~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~1_combout\);

-- Location: LCCOMB_X72_Y46_N12
\DATA_MEMORY_INSTANCE|mem~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~63_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~63_combout\);

-- Location: FF_X72_Y46_N13
\DATA_MEMORY_INSTANCE|mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~63_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[6][7]~q\);

-- Location: LCCOMB_X75_Y46_N20
\DATA_MEMORY_INSTANCE|mem~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~60_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~9_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	combout => \DATA_MEMORY_INSTANCE|mem~60_combout\);

-- Location: FF_X75_Y46_N21
\DATA_MEMORY_INSTANCE|mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~60_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[2][7]~q\);

-- Location: LCCOMB_X73_Y46_N6
\DATA_MEMORY_INSTANCE|mem~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~61_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~61_combout\);

-- Location: FF_X73_Y46_N7
\DATA_MEMORY_INSTANCE|mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~61_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[4][7]~q\);

-- Location: LCCOMB_X72_Y46_N6
\DATA_MEMORY_INSTANCE|mem~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~62_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15))) # (!\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~10_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	combout => \DATA_MEMORY_INSTANCE|mem~62_combout\);

-- Location: FF_X72_Y46_N7
\DATA_MEMORY_INSTANCE|mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~62_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[0][7]~q\);

-- Location: LCCOMB_X76_Y46_N12
\DATA_MEMORY_INSTANCE|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~2_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[4][7]~q\) # ((\DATA_MEMORY_INSTANCE|Add1~0_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & 
-- \DATA_MEMORY_INSTANCE|mem[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[4][7]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[0][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~2_combout\);

-- Location: LCCOMB_X76_Y46_N18
\DATA_MEMORY_INSTANCE|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~3_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux8~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[6][7]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux8~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[2][7]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[6][7]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[2][7]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux8~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~3_combout\);

-- Location: LCCOMB_X73_Y45_N22
\DATA_MEMORY_INSTANCE|mem~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~64_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15))) # (!\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~11_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	combout => \DATA_MEMORY_INSTANCE|mem~64_combout\);

-- Location: FF_X73_Y45_N23
\DATA_MEMORY_INSTANCE|mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~64_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[3][7]~q\);

-- Location: LCCOMB_X73_Y45_N8
\DATA_MEMORY_INSTANCE|mem~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~66_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~8_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	combout => \DATA_MEMORY_INSTANCE|mem~66_combout\);

-- Location: FF_X73_Y45_N9
\DATA_MEMORY_INSTANCE|mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~66_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[1][7]~q\);

-- Location: LCCOMB_X75_Y45_N12
\DATA_MEMORY_INSTANCE|mem~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~65_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15))) # (!\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~1_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	combout => \DATA_MEMORY_INSTANCE|mem~65_combout\);

-- Location: FF_X75_Y45_N13
\DATA_MEMORY_INSTANCE|mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~65_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[5][7]~q\);

-- Location: LCCOMB_X76_Y45_N16
\DATA_MEMORY_INSTANCE|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~4_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[5][7]~q\))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|mem[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[1][7]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[5][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~4_combout\);

-- Location: LCCOMB_X76_Y45_N18
\DATA_MEMORY_INSTANCE|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~5_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux8~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[7][7]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux8~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[3][7]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[7][7]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[3][7]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux8~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~5_combout\);

-- Location: LCCOMB_X76_Y46_N24
\DATA_MEMORY_INSTANCE|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~6_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- (\DATA_MEMORY_INSTANCE|Mux8~3_combout\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux8~3_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux8~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~6_combout\);

-- Location: LCCOMB_X76_Y46_N28
\DATA_MEMORY_INSTANCE|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux8~9_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux8~6_combout\ & (\DATA_MEMORY_INSTANCE|Mux8~8_combout\)) # (!\DATA_MEMORY_INSTANCE|Mux8~6_combout\ & ((\DATA_MEMORY_INSTANCE|Mux8~1_combout\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux8~8_combout\,
	datac => \DATA_MEMORY_INSTANCE|Mux8~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux8~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux8~9_combout\);

-- Location: FF_X76_Y46_N29
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux8~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(15));

-- Location: LCCOMB_X77_Y43_N4
\Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(15))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(15),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(15),
	combout => \Mux48~0_combout\);

-- Location: LCCOMB_X77_Y43_N24
\Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~3_combout\ = (\Mux32~2_combout\) # ((!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\Mux48~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datab => \Mux48~0_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datad => \Mux32~2_combout\,
	combout => \Mux32~3_combout\);

-- Location: FF_X77_Y43_N25
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux32~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15));

-- Location: LCCOMB_X74_Y45_N16
\DATA_MEMORY_INSTANCE|mem~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~67_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(7),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(15),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~67_combout\);

-- Location: FF_X74_Y45_N17
\DATA_MEMORY_INSTANCE|mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~67_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[7][7]~q\);

-- Location: LCCOMB_X76_Y45_N20
\DATA_MEMORY_INSTANCE|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~7_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2)) # ((\DATA_MEMORY_INSTANCE|mem[11][7]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|mem[3][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|mem[11][7]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[3][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~7_combout\);

-- Location: LCCOMB_X76_Y45_N22
\DATA_MEMORY_INSTANCE|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~8_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|Mux0~7_combout\ & ((\DATA_MEMORY_INSTANCE|mem[15][7]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux0~7_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[7][7]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((\DATA_MEMORY_INSTANCE|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[7][7]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[15][7]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|Mux0~7_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~8_combout\);

-- Location: LCCOMB_X76_Y46_N2
\DATA_MEMORY_INSTANCE|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~0_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|mem[10][7]~q\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- (((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & \DATA_MEMORY_INSTANCE|mem[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[10][7]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|mem[2][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~0_combout\);

-- Location: LCCOMB_X76_Y46_N4
\DATA_MEMORY_INSTANCE|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~1_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|Mux0~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[14][7]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux0~0_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[6][7]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((\DATA_MEMORY_INSTANCE|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[6][7]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|mem[14][7]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux0~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~1_combout\);

-- Location: LCCOMB_X76_Y46_N22
\DATA_MEMORY_INSTANCE|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- ((\DATA_MEMORY_INSTANCE|mem[4][7]~q\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\DATA_MEMORY_INSTANCE|mem[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[0][7]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|mem[4][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~4_combout\);

-- Location: LCCOMB_X76_Y46_N20
\DATA_MEMORY_INSTANCE|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~5_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|Mux0~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[12][7]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux0~4_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[8][7]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\DATA_MEMORY_INSTANCE|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[8][7]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \DATA_MEMORY_INSTANCE|Mux0~4_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[12][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~5_combout\);

-- Location: LCCOMB_X76_Y45_N4
\DATA_MEMORY_INSTANCE|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~2_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- ((\DATA_MEMORY_INSTANCE|mem[5][7]~q\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\DATA_MEMORY_INSTANCE|mem[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|mem[1][7]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[5][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~2_combout\);

-- Location: LCCOMB_X76_Y45_N10
\DATA_MEMORY_INSTANCE|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~3_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|Mux0~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[13][7]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux0~2_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[9][7]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\DATA_MEMORY_INSTANCE|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \DATA_MEMORY_INSTANCE|mem[9][7]~q\,
	datac => \DATA_MEMORY_INSTANCE|Mux0~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[13][7]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~3_combout\);

-- Location: LCCOMB_X76_Y46_N30
\DATA_MEMORY_INSTANCE|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- ((\DATA_MEMORY_INSTANCE|Mux0~3_combout\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (\DATA_MEMORY_INSTANCE|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|Mux0~5_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux0~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~6_combout\);

-- Location: LCCOMB_X76_Y46_N6
\DATA_MEMORY_INSTANCE|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux0~9_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|Mux0~6_combout\ & (\DATA_MEMORY_INSTANCE|Mux0~8_combout\)) # (!\DATA_MEMORY_INSTANCE|Mux0~6_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|Mux0~1_combout\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\DATA_MEMORY_INSTANCE|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux0~8_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux0~1_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datad => \DATA_MEMORY_INSTANCE|Mux0~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux0~9_combout\);

-- Location: FF_X76_Y46_N7
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(7));

-- Location: LCCOMB_X76_Y44_N24
\Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(7))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(7),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(7),
	combout => \Mux56~0_combout\);

-- Location: LCCOMB_X79_Y42_N22
\EX_ALU_SRC_B[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[7]~11_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux40~2_combout\) # ((\Mux56~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux56~0_combout\,
	datab => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	datad => \Mux40~2_combout\,
	combout => \EX_ALU_SRC_B[7]~11_combout\);

-- Location: LCCOMB_X76_Y44_N22
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|Cout~0_combout\ = (\Mux24~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|Cout~0_combout\) # (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[7]~11_combout\)))) # (!\Mux24~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|Cout~0_combout\ & (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datab => \EX_ALU_SRC_B[7]~11_combout\,
	datac => \Mux24~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD7|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|Cout~0_combout\);

-- Location: LCCOMB_X76_Y41_N24
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|S~combout\ = \Mux23~1_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[8]~10_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~1_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \EX_ALU_SRC_B[8]~10_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|S~combout\);

-- Location: FF_X76_Y41_N25
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(8));

-- Location: LCCOMB_X76_Y41_N18
\Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(8))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(8) & 
-- ((!\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(8),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(8),
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X76_Y41_N16
\Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = (\Mux23~0_combout\) # ((\Mux55~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux55~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \Mux23~0_combout\,
	combout => \Mux23~1_combout\);

-- Location: LCCOMB_X76_Y41_N0
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|Cout~0_combout\ = (\Mux23~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|Cout~0_combout\) # (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[8]~10_combout\)))) # (!\Mux23~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|Cout~0_combout\ & (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~1_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \EX_ALU_SRC_B[8]~10_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD8|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|Cout~0_combout\);

-- Location: LCCOMB_X76_Y41_N2
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|Cout~0_combout\ = (\Mux22~1_combout\ & ((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|Cout~0_combout\) # (\EX_ALU_SRC_B[9]~9_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\)))) # (!\Mux22~1_combout\ & 
-- (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|Cout~0_combout\ & (\EX_ALU_SRC_B[9]~9_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_SRC_B[9]~9_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \Mux22~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|Cout~0_combout\);

-- Location: LCCOMB_X76_Y41_N8
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|S~combout\ = \Mux21~1_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\EX_ALU_SRC_B[10]~8_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~1_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \EX_ALU_SRC_B[10]~8_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|S~combout\);

-- Location: FF_X76_Y41_N9
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD11|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(10));

-- Location: FF_X75_Y43_N27
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(10));

-- Location: LCCOMB_X73_Y43_N4
\DATA_MEMORY_INSTANCE|mem~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~107_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~15_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~107_combout\);

-- Location: FF_X73_Y43_N5
\DATA_MEMORY_INSTANCE|mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~107_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[15][2]~q\);

-- Location: LCCOMB_X74_Y45_N18
\DATA_MEMORY_INSTANCE|mem~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~104_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~104_combout\);

-- Location: FF_X74_Y45_N19
\DATA_MEMORY_INSTANCE|mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~104_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[7][2]~q\);

-- Location: LCCOMB_X75_Y45_N4
\DATA_MEMORY_INSTANCE|mem~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~106_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~1_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	combout => \DATA_MEMORY_INSTANCE|mem~106_combout\);

-- Location: FF_X75_Y45_N5
\DATA_MEMORY_INSTANCE|mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~106_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[5][2]~q\);

-- Location: LCCOMB_X76_Y47_N20
\DATA_MEMORY_INSTANCE|mem~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~105_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10))) # (!\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~12_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|mem~105_combout\);

-- Location: FF_X76_Y47_N21
\DATA_MEMORY_INSTANCE|mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~105_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[13][2]~q\);

-- Location: LCCOMB_X75_Y43_N28
\DATA_MEMORY_INSTANCE|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~0_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~0_combout\) # ((\DATA_MEMORY_INSTANCE|mem[13][2]~q\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[5][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[5][2]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[13][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~0_combout\);

-- Location: LCCOMB_X75_Y43_N6
\DATA_MEMORY_INSTANCE|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~1_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux13~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[15][2]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux13~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[7][2]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[15][2]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[7][2]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux13~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~1_combout\);

-- Location: LCCOMB_X74_Y43_N2
\DATA_MEMORY_INSTANCE|mem~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~116_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~14_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~116_combout\);

-- Location: FF_X74_Y43_N3
\DATA_MEMORY_INSTANCE|mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~116_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[12][2]~q\);

-- Location: LCCOMB_X73_Y46_N14
\DATA_MEMORY_INSTANCE|mem~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~117_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~117_combout\);

-- Location: FF_X72_Y46_N11
\DATA_MEMORY_INSTANCE|mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \DATA_MEMORY_INSTANCE|mem~117_combout\,
	sload => VCC,
	ena => \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[6][2]~q\);

-- Location: LCCOMB_X73_Y46_N10
\DATA_MEMORY_INSTANCE|mem~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~118_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~118_combout\);

-- Location: FF_X73_Y46_N11
\DATA_MEMORY_INSTANCE|mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~118_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[4][2]~q\);

-- Location: LCCOMB_X74_Y43_N0
\DATA_MEMORY_INSTANCE|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~7_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~0_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[6][2]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[6][2]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[4][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~7_combout\);

-- Location: LCCOMB_X74_Y43_N6
\DATA_MEMORY_INSTANCE|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~8_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux13~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[14][2]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux13~7_combout\ & ((\DATA_MEMORY_INSTANCE|mem[12][2]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[14][2]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[12][2]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux13~7_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~8_combout\);

-- Location: LCCOMB_X74_Y45_N28
\DATA_MEMORY_INSTANCE|mem~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~112_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~11_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~112_combout\);

-- Location: FF_X74_Y45_N29
\DATA_MEMORY_INSTANCE|mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~112_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[3][2]~q\);

-- Location: LCCOMB_X73_Y44_N30
\DATA_MEMORY_INSTANCE|mem~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~115_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~7_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	combout => \DATA_MEMORY_INSTANCE|mem~115_combout\);

-- Location: FF_X73_Y44_N31
\DATA_MEMORY_INSTANCE|mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~115_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[11][2]~q\);

-- Location: LCCOMB_X75_Y47_N14
\DATA_MEMORY_INSTANCE|mem~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~113_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~4_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	combout => \DATA_MEMORY_INSTANCE|mem~113_combout\);

-- Location: FF_X75_Y47_N15
\DATA_MEMORY_INSTANCE|mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~113_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[9][2]~q\);

-- Location: LCCOMB_X76_Y47_N18
\DATA_MEMORY_INSTANCE|mem~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~114_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~8_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~114_combout\);

-- Location: FF_X76_Y47_N19
\DATA_MEMORY_INSTANCE|mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~114_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[1][2]~q\);

-- Location: LCCOMB_X75_Y43_N0
\DATA_MEMORY_INSTANCE|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~4_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~2_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[9][2]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[9][2]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[1][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~4_combout\);

-- Location: LCCOMB_X75_Y43_N30
\DATA_MEMORY_INSTANCE|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~5_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux13~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[11][2]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux13~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[3][2]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[3][2]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[11][2]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux13~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~5_combout\);

-- Location: LCCOMB_X73_Y46_N20
\DATA_MEMORY_INSTANCE|mem~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~110_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~10_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~110_combout\);

-- Location: FF_X73_Y46_N21
\DATA_MEMORY_INSTANCE|mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~110_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[0][2]~q\);

-- Location: LCCOMB_X75_Y46_N18
\DATA_MEMORY_INSTANCE|mem~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~109_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~109_combout\);

-- Location: FF_X75_Y46_N19
\DATA_MEMORY_INSTANCE|mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~109_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[8][2]~q\);

-- Location: LCCOMB_X74_Y43_N10
\DATA_MEMORY_INSTANCE|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~2_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~0_combout\) # (\DATA_MEMORY_INSTANCE|mem[8][2]~q\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[0][2]~q\ & 
-- (!\DATA_MEMORY_INSTANCE|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[0][2]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[8][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~2_combout\);

-- Location: LCCOMB_X75_Y46_N8
\DATA_MEMORY_INSTANCE|mem~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~108_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~9_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~108_combout\);

-- Location: FF_X75_Y46_N9
\DATA_MEMORY_INSTANCE|mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~108_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[2][2]~q\);

-- Location: LCCOMB_X75_Y45_N14
\DATA_MEMORY_INSTANCE|mem~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~111_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10))) # (!\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~5_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	combout => \DATA_MEMORY_INSTANCE|mem~111_combout\);

-- Location: FF_X75_Y45_N15
\DATA_MEMORY_INSTANCE|mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~111_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[10][2]~q\);

-- Location: LCCOMB_X74_Y43_N24
\DATA_MEMORY_INSTANCE|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~3_combout\ = (\DATA_MEMORY_INSTANCE|Mux13~2_combout\ & (((\DATA_MEMORY_INSTANCE|mem[10][2]~q\)) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\))) # (!\DATA_MEMORY_INSTANCE|Mux13~2_combout\ & (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux13~2_combout\,
	datab => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[2][2]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[10][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~3_combout\);

-- Location: LCCOMB_X75_Y43_N24
\DATA_MEMORY_INSTANCE|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\) # (\DATA_MEMORY_INSTANCE|Mux13~3_combout\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- (\DATA_MEMORY_INSTANCE|Mux13~5_combout\ & (!\DATA_MEMORY_INSTANCE|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux13~5_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux13~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~6_combout\);

-- Location: LCCOMB_X75_Y43_N16
\DATA_MEMORY_INSTANCE|Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux13~9_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Mux13~6_combout\ & ((\DATA_MEMORY_INSTANCE|Mux13~8_combout\))) # (!\DATA_MEMORY_INSTANCE|Mux13~6_combout\ & 
-- (\DATA_MEMORY_INSTANCE|Mux13~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((\DATA_MEMORY_INSTANCE|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux13~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux13~8_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux13~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux13~9_combout\);

-- Location: FF_X75_Y43_N17
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux13~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(10));

-- Location: LCCOMB_X75_Y43_N26
\Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(10))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(10),
	datad => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(10),
	combout => \Mux53~0_combout\);

-- Location: LCCOMB_X77_Y39_N22
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[10]~feeder_combout\ = \Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux53~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[10]~feeder_combout\);

-- Location: FF_X77_Y39_N23
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[10]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(10));

-- Location: LCCOMB_X79_Y40_N28
\IF_ID_REG_BANK_INSTANCE|Mux38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(10))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(10),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~5_combout\);

-- Location: LCCOMB_X79_Y40_N14
\IF_ID_REG_BANK_INSTANCE|Mux38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux38~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(10)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux38~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(10))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(10),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(10),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux38~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~6_combout\);

-- Location: LCCOMB_X80_Y40_N12
\IF_ID_REG_BANK_INSTANCE|Mux38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux38~6_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(10))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(10),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux38~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~7_combout\);

-- Location: LCCOMB_X80_Y40_N8
\IF_ID_REG_BANK_INSTANCE|Mux38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux38~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(10))) # (!\IF_ID_REG_BANK_INSTANCE|Mux38~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(10)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(10),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux38~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~8_combout\);

-- Location: FF_X76_Y41_N13
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(10));

-- Location: FF_X76_Y40_N23
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(10));

-- Location: LCCOMB_X75_Y40_N10
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[10]~feeder_combout\ = \Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux53~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[10]~feeder_combout\);

-- Location: FF_X75_Y40_N11
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[10]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(10));

-- Location: FF_X75_Y40_N25
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(10));

-- Location: LCCOMB_X75_Y40_N24
\IF_ID_REG_BANK_INSTANCE|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(10))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(10),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(10),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~2_combout\);

-- Location: LCCOMB_X76_Y40_N22
\IF_ID_REG_BANK_INSTANCE|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux38~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(10))) # (!\IF_ID_REG_BANK_INSTANCE|Mux38~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(10)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(10),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(10),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux38~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~3_combout\);

-- Location: LCCOMB_X84_Y43_N12
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[10]~feeder_combout\ = \Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux53~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[10]~feeder_combout\);

-- Location: FF_X84_Y43_N13
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[10]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(10));

-- Location: FF_X83_Y43_N17
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(10));

-- Location: LCCOMB_X84_Y43_N2
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[10]~feeder_combout\ = \Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux53~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[10]~feeder_combout\);

-- Location: FF_X84_Y43_N3
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[10]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(10));

-- Location: FF_X83_Y43_N19
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux53~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(10));

-- Location: LCCOMB_X83_Y43_N18
\IF_ID_REG_BANK_INSTANCE|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(10))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(10),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~0_combout\);

-- Location: LCCOMB_X83_Y43_N16
\IF_ID_REG_BANK_INSTANCE|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux38~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(10))) # (!\IF_ID_REG_BANK_INSTANCE|Mux38~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(10)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(10),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux38~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~1_combout\);

-- Location: LCCOMB_X76_Y40_N12
\IF_ID_REG_BANK_INSTANCE|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & ((\IF_ID_REG_BANK_INSTANCE|Mux38~1_combout\))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- (\IF_ID_REG_BANK_INSTANCE|Mux38~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux38~3_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux38~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~4_combout\);

-- Location: LCCOMB_X76_Y40_N26
\IF_ID_REG_BANK_INSTANCE|Mux38~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux38~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux38~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux38~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux38~8_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux38~4_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux38~9_combout\);

-- Location: FF_X76_Y40_N27
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux38~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(10));

-- Location: LCCOMB_X76_Y40_N14
\Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(10))))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(10) & 
-- (!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(10),
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(10),
	datad => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	combout => \Mux37~2_combout\);

-- Location: LCCOMB_X77_Y44_N16
\Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~3_combout\ = (\Mux37~2_combout\) # ((!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\Mux53~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~2_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datac => \Mux53~0_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux37~3_combout\);

-- Location: FF_X77_Y44_N17
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux37~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10));

-- Location: LCCOMB_X73_Y43_N14
\DATA_MEMORY_INSTANCE|mem~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~119_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(10),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~13_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~119_combout\);

-- Location: FF_X73_Y43_N15
\DATA_MEMORY_INSTANCE|mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~119_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[14][2]~q\);

-- Location: LCCOMB_X74_Y43_N20
\DATA_MEMORY_INSTANCE|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~0_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- ((\DATA_MEMORY_INSTANCE|mem[10][2]~q\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\DATA_MEMORY_INSTANCE|mem[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \DATA_MEMORY_INSTANCE|mem[2][2]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[10][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux5~0_combout\);

-- Location: LCCOMB_X74_Y43_N14
\DATA_MEMORY_INSTANCE|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~1_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|Mux5~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[14][2]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux5~0_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[6][2]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((\DATA_MEMORY_INSTANCE|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[14][2]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[6][2]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|Mux5~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux5~1_combout\);

-- Location: LCCOMB_X75_Y43_N20
\DATA_MEMORY_INSTANCE|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~7_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2)) # ((\DATA_MEMORY_INSTANCE|mem[11][2]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|mem[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|mem[11][2]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[3][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux5~7_combout\);

-- Location: LCCOMB_X75_Y43_N18
\DATA_MEMORY_INSTANCE|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~8_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|Mux5~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[15][2]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux5~7_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[7][2]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((\DATA_MEMORY_INSTANCE|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[15][2]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|mem[7][2]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux5~7_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux5~8_combout\);

-- Location: LCCOMB_X75_Y43_N10
\DATA_MEMORY_INSTANCE|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~2_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (\DATA_MEMORY_INSTANCE|mem[5][2]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|mem[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|mem[5][2]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[1][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux5~2_combout\);

-- Location: LCCOMB_X75_Y43_N4
\DATA_MEMORY_INSTANCE|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~3_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|Mux5~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[13][2]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux5~2_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[9][2]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\DATA_MEMORY_INSTANCE|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[9][2]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[13][2]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|Mux5~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux5~3_combout\);

-- Location: LCCOMB_X74_Y43_N8
\DATA_MEMORY_INSTANCE|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (\DATA_MEMORY_INSTANCE|mem[4][2]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|mem[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[4][2]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|mem[0][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux5~4_combout\);

-- Location: LCCOMB_X74_Y43_N22
\DATA_MEMORY_INSTANCE|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~5_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|Mux5~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[12][2]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux5~4_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[8][2]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\DATA_MEMORY_INSTANCE|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[12][2]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \DATA_MEMORY_INSTANCE|Mux5~4_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[8][2]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux5~5_combout\);

-- Location: LCCOMB_X75_Y43_N22
\DATA_MEMORY_INSTANCE|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- (\DATA_MEMORY_INSTANCE|Mux5~3_combout\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|Mux5~3_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux5~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux5~6_combout\);

-- Location: LCCOMB_X75_Y43_N2
\DATA_MEMORY_INSTANCE|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux5~9_combout\ = (\DATA_MEMORY_INSTANCE|Mux5~6_combout\ & (((\DATA_MEMORY_INSTANCE|Mux5~8_combout\) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))) # (!\DATA_MEMORY_INSTANCE|Mux5~6_combout\ & 
-- (\DATA_MEMORY_INSTANCE|Mux5~1_combout\ & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux5~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux5~8_combout\,
	datac => \DATA_MEMORY_INSTANCE|Mux5~6_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Mux5~9_combout\);

-- Location: FF_X75_Y43_N3
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux5~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(2));

-- Location: FF_X75_Y43_N13
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(2));

-- Location: LCCOMB_X75_Y43_N12
\Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(2)))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(2),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(2),
	datad => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	combout => \Mux61~0_combout\);

-- Location: LCCOMB_X81_Y43_N18
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[2]~feeder_combout\ = \Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux61~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[2]~feeder_combout\);

-- Location: FF_X81_Y43_N19
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[2]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(2));

-- Location: FF_X82_Y43_N29
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux61~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(2));

-- Location: LCCOMB_X81_Y43_N20
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[2]~feeder_combout\ = \Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux61~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[2]~feeder_combout\);

-- Location: FF_X81_Y43_N21
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[2]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(2));

-- Location: FF_X82_Y43_N19
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux61~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(2));

-- Location: LCCOMB_X82_Y43_N18
\IF_ID_REG_BANK_INSTANCE|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(2))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(2),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~3_combout\);

-- Location: LCCOMB_X82_Y43_N28
\IF_ID_REG_BANK_INSTANCE|Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux46~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(2))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~3_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(2)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux46~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~4_combout\);

-- Location: LCCOMB_X82_Y39_N28
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[2]~feeder_combout\ = \Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux61~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[2]~feeder_combout\);

-- Location: FF_X82_Y39_N29
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[2]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(2));

-- Location: FF_X81_Y42_N11
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux61~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(2));

-- Location: LCCOMB_X82_Y42_N16
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[2]~feeder_combout\ = \Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux61~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[2]~feeder_combout\);

-- Location: FF_X82_Y42_N17
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[2]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(2));

-- Location: FF_X82_Y42_N27
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux61~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(2));

-- Location: LCCOMB_X82_Y42_N26
\IF_ID_REG_BANK_INSTANCE|Mux46~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(2))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(2),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(2),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~5_combout\);

-- Location: LCCOMB_X81_Y42_N10
\IF_ID_REG_BANK_INSTANCE|Mux46~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux46~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(2)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(2))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(2),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~6_combout\);

-- Location: LCCOMB_X81_Y42_N4
\IF_ID_REG_BANK_INSTANCE|Mux46~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~7_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux46~4_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux46~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux46~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~7_combout\);

-- Location: LCCOMB_X82_Y41_N20
\IF_ID_REG_BANK_INSTANCE|Mux46~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~8_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~8_combout\);

-- Location: LCCOMB_X82_Y41_N30
\IF_ID_REG_BANK_INSTANCE|Mux46~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~9_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux46~8_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(2)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~8_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux46~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~9_combout\);

-- Location: LCCOMB_X81_Y41_N10
\IF_ID_REG_BANK_INSTANCE|Mux46~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~10_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~9_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux46~9_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~10_combout\);

-- Location: LCCOMB_X81_Y41_N4
\IF_ID_REG_BANK_INSTANCE|Mux46~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~11_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~10_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~10_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~10_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~11_combout\);

-- Location: LCCOMB_X81_Y42_N14
\IF_ID_REG_BANK_INSTANCE|Mux46~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux46~12_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~7_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux46~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux46~7_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux46~11_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux46~12_combout\);

-- Location: FF_X81_Y42_N15
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux46~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(2));

-- Location: LCCOMB_X81_Y42_N6
\Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2)))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(2),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	combout => \Mux45~0_combout\);

-- Location: LCCOMB_X80_Y42_N14
\Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~1_combout\ = (\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & ((\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & ((\Mux45~0_combout\))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\Mux61~0_combout\)))) # 
-- (!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & (((\Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux61~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \Mux45~0_combout\,
	combout => \Mux45~1_combout\);

-- Location: LCCOMB_X80_Y44_N6
\EX_ALU_SRC_B[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[2]~1_combout\ = (\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(1))) # (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux45~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(1),
	datad => \Mux45~1_combout\,
	combout => \EX_ALU_SRC_B[2]~1_combout\);

-- Location: LCCOMB_X80_Y44_N8
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|S~combout\ = \EX_ALU_SRC_B[2]~1_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\Mux29~1_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_SRC_B[2]~1_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \Mux29~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|S~combout\);

-- Location: FF_X80_Y44_N9
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD3|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2));

-- Location: LCCOMB_X74_Y43_N16
\DATA_MEMORY_INSTANCE|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Add1~1_combout\ = \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) $ (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Add1~1_combout\);

-- Location: FF_X81_Y42_N19
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux47~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0));

-- Location: LCCOMB_X77_Y44_N26
\Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~3_combout\ = (\Mux39~2_combout\) # ((\Mux55~0_combout\ & (\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & !\FORWARDING_UNIT_INSTANCE|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux55~0_combout\,
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \Mux39~2_combout\,
	combout => \Mux39~3_combout\);

-- Location: FF_X77_Y44_N27
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux39~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8));

-- Location: LCCOMB_X72_Y46_N18
\DATA_MEMORY_INSTANCE|mem~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~148_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~0_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~148_combout\);

-- Location: FF_X72_Y46_N19
\DATA_MEMORY_INSTANCE|mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~148_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[6][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[6][0]~q\);

-- Location: LCCOMB_X73_Y43_N30
\DATA_MEMORY_INSTANCE|mem~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~151_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~13_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~13_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~151_combout\);

-- Location: FF_X73_Y43_N31
\DATA_MEMORY_INSTANCE|mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~151_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[14][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[14][0]~q\);

-- Location: LCCOMB_X75_Y46_N6
\DATA_MEMORY_INSTANCE|mem~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~150_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~9_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~9_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~150_combout\);

-- Location: FF_X75_Y46_N7
\DATA_MEMORY_INSTANCE|mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~150_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[2][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[2][0]~q\);

-- Location: LCCOMB_X75_Y45_N6
\DATA_MEMORY_INSTANCE|mem~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~149_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~149_combout\);

-- Location: FF_X75_Y45_N7
\DATA_MEMORY_INSTANCE|mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~149_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[10][0]~q\);

-- Location: LCCOMB_X79_Y46_N10
\DATA_MEMORY_INSTANCE|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~7_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\) # (\DATA_MEMORY_INSTANCE|mem[10][0]~q\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[2][0]~q\ & 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[2][0]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[10][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~7_combout\);

-- Location: LCCOMB_X79_Y46_N0
\DATA_MEMORY_INSTANCE|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~8_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Mux15~7_combout\ & ((\DATA_MEMORY_INSTANCE|mem[14][0]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux15~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[6][0]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (((\DATA_MEMORY_INSTANCE|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[6][0]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[14][0]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux15~7_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~8_combout\);

-- Location: LCCOMB_X72_Y44_N14
\DATA_MEMORY_INSTANCE|mem~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~136_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~7_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~7_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~136_combout\);

-- Location: FF_X72_Y44_N15
\DATA_MEMORY_INSTANCE|mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~136_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[11][0]~q\);

-- Location: LCCOMB_X73_Y43_N8
\DATA_MEMORY_INSTANCE|mem~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~139_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~15_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~15_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~139_combout\);

-- Location: FF_X73_Y43_N9
\DATA_MEMORY_INSTANCE|mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~139_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[15][0]~q\);

-- Location: LCCOMB_X73_Y45_N30
\DATA_MEMORY_INSTANCE|mem~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~138_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~11_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|Decoder0~11_combout\,
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	combout => \DATA_MEMORY_INSTANCE|mem~138_combout\);

-- Location: FF_X73_Y45_N31
\DATA_MEMORY_INSTANCE|mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~138_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[3][0]~q\);

-- Location: LCCOMB_X74_Y45_N22
\DATA_MEMORY_INSTANCE|mem~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~137_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~3_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~137_combout\);

-- Location: FF_X74_Y45_N23
\DATA_MEMORY_INSTANCE|mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~137_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[7][0]~q\);

-- Location: LCCOMB_X73_Y44_N28
\DATA_MEMORY_INSTANCE|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~0_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~2_combout\) # ((\DATA_MEMORY_INSTANCE|mem[7][0]~q\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[3][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[3][0]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[7][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~0_combout\);

-- Location: LCCOMB_X73_Y44_N18
\DATA_MEMORY_INSTANCE|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~1_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux15~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[15][0]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux15~0_combout\ & (\DATA_MEMORY_INSTANCE|mem[11][0]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[11][0]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[15][0]~q\,
	datac => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux15~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~1_combout\);

-- Location: LCCOMB_X75_Y47_N30
\DATA_MEMORY_INSTANCE|mem~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~140_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~4_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~4_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	combout => \DATA_MEMORY_INSTANCE|mem~140_combout\);

-- Location: FF_X75_Y47_N31
\DATA_MEMORY_INSTANCE|mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~140_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[9][0]~q\);

-- Location: LCCOMB_X76_Y47_N30
\DATA_MEMORY_INSTANCE|mem~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~143_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8))) # (!\DATA_MEMORY_INSTANCE|Decoder0~12_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~12_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|mem~143_combout\);

-- Location: FF_X76_Y47_N31
\DATA_MEMORY_INSTANCE|mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~143_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[13][0]~q\);

-- Location: LCCOMB_X75_Y45_N24
\DATA_MEMORY_INSTANCE|mem~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~141_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8))) # (!\DATA_MEMORY_INSTANCE|Decoder0~1_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datab => \DATA_MEMORY_INSTANCE|Decoder0~1_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|mem~141_combout\);

-- Location: FF_X75_Y45_N25
\DATA_MEMORY_INSTANCE|mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~141_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[5][0]~q\);

-- Location: LCCOMB_X77_Y46_N26
\DATA_MEMORY_INSTANCE|mem~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~142_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8))) # (!\DATA_MEMORY_INSTANCE|Decoder0~8_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~8_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~142_combout\);

-- Location: FF_X77_Y46_N27
\DATA_MEMORY_INSTANCE|mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~142_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[1][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[1][0]~q\);

-- Location: LCCOMB_X79_Y46_N12
\DATA_MEMORY_INSTANCE|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~2_combout\ = (\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~2_combout\) # ((\DATA_MEMORY_INSTANCE|mem[5][0]~q\)))) # (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[5][0]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[1][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~2_combout\);

-- Location: LCCOMB_X79_Y46_N14
\DATA_MEMORY_INSTANCE|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~3_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux15~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[13][0]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux15~2_combout\ & (\DATA_MEMORY_INSTANCE|mem[9][0]~q\)))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[9][0]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[13][0]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux15~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~3_combout\);

-- Location: LCCOMB_X77_Y46_N0
\DATA_MEMORY_INSTANCE|mem~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~147_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8)))) # (!\DATA_MEMORY_INSTANCE|Decoder0~14_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Decoder0~14_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	combout => \DATA_MEMORY_INSTANCE|mem~147_combout\);

-- Location: FF_X77_Y46_N1
\DATA_MEMORY_INSTANCE|mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~147_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[12][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[12][0]~q\);

-- Location: LCCOMB_X75_Y46_N16
\DATA_MEMORY_INSTANCE|mem~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~144_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8))) # (!\DATA_MEMORY_INSTANCE|Decoder0~6_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~144_combout\);

-- Location: FF_X75_Y46_N17
\DATA_MEMORY_INSTANCE|mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~144_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[8][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[8][0]~q\);

-- Location: LCCOMB_X73_Y46_N2
\DATA_MEMORY_INSTANCE|mem~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~145_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8))) # (!\DATA_MEMORY_INSTANCE|Decoder0~2_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~145_combout\);

-- Location: FF_X73_Y46_N3
\DATA_MEMORY_INSTANCE|mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~145_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[4][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[4][0]~q\);

-- Location: LCCOMB_X72_Y46_N8
\DATA_MEMORY_INSTANCE|mem~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~146_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8))) # (!\DATA_MEMORY_INSTANCE|Decoder0~10_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATA_MEMORY_INSTANCE|Decoder0~10_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(8),
	datad => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(0),
	combout => \DATA_MEMORY_INSTANCE|mem~146_combout\);

-- Location: FF_X72_Y46_N9
\DATA_MEMORY_INSTANCE|mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~146_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[0][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[0][0]~q\);

-- Location: LCCOMB_X79_Y46_N24
\DATA_MEMORY_INSTANCE|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~4_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Add1~1_combout\)))) # (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Add1~1_combout\ & (\DATA_MEMORY_INSTANCE|mem[4][0]~q\)) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~1_combout\ & ((\DATA_MEMORY_INSTANCE|mem[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[4][0]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|Add1~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[0][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~4_combout\);

-- Location: LCCOMB_X79_Y46_N6
\DATA_MEMORY_INSTANCE|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~5_combout\ = (\DATA_MEMORY_INSTANCE|Add1~2_combout\ & ((\DATA_MEMORY_INSTANCE|Mux15~4_combout\ & (\DATA_MEMORY_INSTANCE|mem[12][0]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux15~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[8][0]~q\))))) # 
-- (!\DATA_MEMORY_INSTANCE|Add1~2_combout\ & (((\DATA_MEMORY_INSTANCE|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[12][0]~q\,
	datab => \DATA_MEMORY_INSTANCE|Add1~2_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[8][0]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux15~4_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~5_combout\);

-- Location: LCCOMB_X79_Y46_N20
\DATA_MEMORY_INSTANCE|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Mux15~5_combout\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)) # ((\DATA_MEMORY_INSTANCE|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|Mux15~3_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux15~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~6_combout\);

-- Location: LCCOMB_X77_Y44_N22
\DATA_MEMORY_INSTANCE|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux15~9_combout\ = (\DATA_MEMORY_INSTANCE|Add1~0_combout\ & ((\DATA_MEMORY_INSTANCE|Mux15~6_combout\ & (\DATA_MEMORY_INSTANCE|Mux15~8_combout\)) # (!\DATA_MEMORY_INSTANCE|Mux15~6_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|Mux15~1_combout\))))) # (!\DATA_MEMORY_INSTANCE|Add1~0_combout\ & (((\DATA_MEMORY_INSTANCE|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux15~8_combout\,
	datab => \DATA_MEMORY_INSTANCE|Add1~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|Mux15~1_combout\,
	datad => \DATA_MEMORY_INSTANCE|Mux15~6_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux15~9_combout\);

-- Location: FF_X77_Y44_N23
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux15~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(8));

-- Location: FF_X77_Y44_N5
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(8));

-- Location: LCCOMB_X77_Y44_N4
\Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(8)))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(8),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(8),
	datad => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	combout => \Mux55~0_combout\);

-- Location: FF_X77_Y39_N15
\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux55~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(8));

-- Location: LCCOMB_X77_Y40_N0
\IF_ID_REG_BANK_INSTANCE|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux24~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(8)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) 
-- & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(8) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(8),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux24~0_combout\);

-- Location: LCCOMB_X77_Y40_N20
\IF_ID_REG_BANK_INSTANCE|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux24~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|Mux24~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(8))) # (!\IF_ID_REG_BANK_INSTANCE|Mux24~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(8)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((\IF_ID_REG_BANK_INSTANCE|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(8),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(8),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux24~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux24~1_combout\);

-- Location: LCCOMB_X76_Y39_N6
\IF_ID_REG_BANK_INSTANCE|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux24~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux24~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(8))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(8),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux24~1_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux24~2_combout\);

-- Location: LCCOMB_X76_Y39_N16
\IF_ID_REG_BANK_INSTANCE|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux24~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux24~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(8))) # (!\IF_ID_REG_BANK_INSTANCE|Mux24~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(8)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(8),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux24~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux24~3_combout\);

-- Location: LCCOMB_X84_Y43_N16
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[9]~feeder_combout\ = \Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux54~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[9]~feeder_combout\);

-- Location: FF_X84_Y43_N17
\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out[9]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(9));

-- Location: FF_X83_Y43_N25
\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux54~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(9));

-- Location: LCCOMB_X84_Y43_N10
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[9]~feeder_combout\ = \Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux54~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[9]~feeder_combout\);

-- Location: FF_X84_Y43_N11
\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out[9]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(9));

-- Location: FF_X83_Y43_N3
\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux54~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(9));

-- Location: LCCOMB_X83_Y43_N2
\IF_ID_REG_BANK_INSTANCE|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & 
-- (\IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(9))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG14_INSTANCE|D_out\(9),
	datac => \IF_ID_REG_BANK_INSTANCE|REG12_INSTANCE|D_out\(9),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~0_combout\);

-- Location: LCCOMB_X83_Y43_N24
\IF_ID_REG_BANK_INSTANCE|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux39~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(9))) # (!\IF_ID_REG_BANK_INSTANCE|Mux39~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(9)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG15_INSTANCE|D_out\(9),
	datac => \IF_ID_REG_BANK_INSTANCE|REG13_INSTANCE|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux39~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~1_combout\);

-- Location: LCCOMB_X83_Y42_N10
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[9]~feeder_combout\ = \Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux54~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[9]~feeder_combout\);

-- Location: FF_X83_Y42_N11
\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out[9]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(9));

-- Location: FF_X79_Y42_N21
\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux54~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(9));

-- Location: LCCOMB_X75_Y40_N18
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[9]~feeder_combout\ = \Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux54~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[9]~feeder_combout\);

-- Location: FF_X75_Y40_N19
\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out[9]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(9));

-- Location: LCCOMB_X75_Y40_N8
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[9]~feeder_combout\ = \Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux54~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[9]~feeder_combout\);

-- Location: FF_X75_Y40_N9
\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out[9]~feeder_combout\,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(9));

-- Location: LCCOMB_X79_Y42_N6
\IF_ID_REG_BANK_INSTANCE|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(9)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) 
-- & (((\IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(9) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG9_INSTANCE|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG8_INSTANCE|D_out\(9),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~2_combout\);

-- Location: LCCOMB_X79_Y42_N20
\IF_ID_REG_BANK_INSTANCE|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|Mux39~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(9))) # (!\IF_ID_REG_BANK_INSTANCE|Mux39~2_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(9)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (((\IF_ID_REG_BANK_INSTANCE|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG11_INSTANCE|D_out\(9),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG10_INSTANCE|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux39~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~3_combout\);

-- Location: LCCOMB_X79_Y42_N8
\IF_ID_REG_BANK_INSTANCE|Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~4_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\IF_ID_REG_BANK_INSTANCE|Mux39~1_combout\)) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & 
-- ((\IF_ID_REG_BANK_INSTANCE|Mux39~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux39~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux39~3_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~4_combout\);

-- Location: LCCOMB_X79_Y40_N2
\IF_ID_REG_BANK_INSTANCE|Mux39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~5_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(9)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) 
-- & (((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(9) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(9),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(9),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~5_combout\);

-- Location: LCCOMB_X79_Y40_N20
\IF_ID_REG_BANK_INSTANCE|Mux39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~6_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & ((\IF_ID_REG_BANK_INSTANCE|Mux39~5_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(9)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux39~5_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(9))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (((\IF_ID_REG_BANK_INSTANCE|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(9),
	datac => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux39~5_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~6_combout\);

-- Location: LCCOMB_X80_Y40_N18
\IF_ID_REG_BANK_INSTANCE|Mux39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux39~6_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(9))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux46~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~2_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux39~6_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~7_combout\);

-- Location: LCCOMB_X80_Y40_N26
\IF_ID_REG_BANK_INSTANCE|Mux39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux39~7_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(9))) # (!\IF_ID_REG_BANK_INSTANCE|Mux39~7_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(9)))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux39~7_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~8_combout\);

-- Location: LCCOMB_X79_Y42_N18
\IF_ID_REG_BANK_INSTANCE|Mux39~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux39~9_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux39~4_combout\) # ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & \IF_ID_REG_BANK_INSTANCE|Mux39~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux39~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux39~8_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux39~9_combout\);

-- Location: LCCOMB_X76_Y42_N12
\CONTROL_UNIT_INSTANCE|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~5_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux24~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux40~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux23~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux39~9_combout\)))) # 
-- (!\IF_ID_REG_BANK_INSTANCE|Mux24~3_combout\ & (!\IF_ID_REG_BANK_INSTANCE|Mux40~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux23~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux24~3_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux23~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux39~9_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux40~9_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~5_combout\);

-- Location: LCCOMB_X76_Y42_N14
\CONTROL_UNIT_INSTANCE|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~6_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~6_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux37~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux22~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux38~9_combout\)))) # 
-- (!\IF_ID_REG_BANK_INSTANCE|Mux21~6_combout\ & (!\IF_ID_REG_BANK_INSTANCE|Mux37~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux22~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux38~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux21~6_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux37~9_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux22~3_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux38~9_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~6_combout\);

-- Location: LCCOMB_X76_Y42_N26
\CONTROL_UNIT_INSTANCE|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~8_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux17~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux33~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux18~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux34~9_combout\)))) # 
-- (!\IF_ID_REG_BANK_INSTANCE|Mux17~3_combout\ & (!\IF_ID_REG_BANK_INSTANCE|Mux33~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux18~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux17~3_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux18~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux34~9_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux33~9_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~8_combout\);

-- Location: LCCOMB_X76_Y42_N16
\CONTROL_UNIT_INSTANCE|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~7_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux19~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux35~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux36~9_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux20~3_combout\)))) # 
-- (!\IF_ID_REG_BANK_INSTANCE|Mux19~3_combout\ & (!\IF_ID_REG_BANK_INSTANCE|Mux35~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux36~9_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux19~3_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux36~9_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux35~9_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux20~3_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~7_combout\);

-- Location: LCCOMB_X76_Y42_N4
\CONTROL_UNIT_INSTANCE|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~9_combout\ = (\CONTROL_UNIT_INSTANCE|Mux0~5_combout\ & (\CONTROL_UNIT_INSTANCE|Mux0~6_combout\ & (\CONTROL_UNIT_INSTANCE|Mux0~8_combout\ & \CONTROL_UNIT_INSTANCE|Mux0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL_UNIT_INSTANCE|Mux0~5_combout\,
	datab => \CONTROL_UNIT_INSTANCE|Mux0~6_combout\,
	datac => \CONTROL_UNIT_INSTANCE|Mux0~8_combout\,
	datad => \CONTROL_UNIT_INSTANCE|Mux0~7_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~9_combout\);

-- Location: LCCOMB_X81_Y42_N16
\CONTROL_UNIT_INSTANCE|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~1_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux45~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux29~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux46~12_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux30~3_combout\)))) # 
-- (!\IF_ID_REG_BANK_INSTANCE|Mux45~9_combout\ & (!\IF_ID_REG_BANK_INSTANCE|Mux29~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux46~12_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux45~9_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux46~12_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux30~3_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux29~3_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~1_combout\);

-- Location: LCCOMB_X76_Y42_N8
\CONTROL_UNIT_INSTANCE|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux42~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux26~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux25~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux41~9_combout\)))) # 
-- (!\IF_ID_REG_BANK_INSTANCE|Mux42~9_combout\ & (!\IF_ID_REG_BANK_INSTANCE|Mux26~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux25~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux41~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux42~9_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux26~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux25~3_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux41~9_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~3_combout\);

-- Location: LCCOMB_X76_Y42_N30
\CONTROL_UNIT_INSTANCE|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux27~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux43~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux28~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux44~9_combout\)))) # 
-- (!\IF_ID_REG_BANK_INSTANCE|Mux27~3_combout\ & (!\IF_ID_REG_BANK_INSTANCE|Mux43~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux28~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux44~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux27~3_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux43~9_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux28~3_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux44~9_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~2_combout\);

-- Location: LCCOMB_X80_Y38_N28
\IF_ID_REG_BANK_INSTANCE|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux31~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1)) # ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))))) # 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	combout => \IF_ID_REG_BANK_INSTANCE|Mux31~0_combout\);

-- Location: LCCOMB_X80_Y38_N22
\IF_ID_REG_BANK_INSTANCE|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux31~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & ((\IF_ID_REG_BANK_INSTANCE|Mux31~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(1))) # (!\IF_ID_REG_BANK_INSTANCE|Mux31~0_combout\ & 
-- ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1)))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (((\IF_ID_REG_BANK_INSTANCE|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG7_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|Mux31~0_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux31~1_combout\);

-- Location: LCCOMB_X80_Y38_N20
\IF_ID_REG_BANK_INSTANCE|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux31~2_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux31~1_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|Mux21~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux31~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux21~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux31~2_combout\);

-- Location: LCCOMB_X80_Y38_N14
\IF_ID_REG_BANK_INSTANCE|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_REG_BANK_INSTANCE|Mux31~3_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|Mux31~2_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1)))) # (!\IF_ID_REG_BANK_INSTANCE|Mux31~2_combout\ & 
-- (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1))))) # (!\IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\ & (((\IF_ID_REG_BANK_INSTANCE|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|Mux21~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux31~2_combout\,
	combout => \IF_ID_REG_BANK_INSTANCE|Mux31~3_combout\);

-- Location: LCCOMB_X76_Y42_N28
\CONTROL_UNIT_INSTANCE|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|Mux31~3_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux47~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux32~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux48~9_combout\)))) # 
-- (!\IF_ID_REG_BANK_INSTANCE|Mux31~3_combout\ & (!\IF_ID_REG_BANK_INSTANCE|Mux47~9_combout\ & (\IF_ID_REG_BANK_INSTANCE|Mux32~3_combout\ $ (!\IF_ID_REG_BANK_INSTANCE|Mux48~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|Mux31~3_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|Mux32~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|Mux47~9_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|Mux48~9_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~0_combout\);

-- Location: LCCOMB_X76_Y42_N2
\CONTROL_UNIT_INSTANCE|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~4_combout\ = (\CONTROL_UNIT_INSTANCE|Mux0~1_combout\ & (\CONTROL_UNIT_INSTANCE|Mux0~3_combout\ & (\CONTROL_UNIT_INSTANCE|Mux0~2_combout\ & \CONTROL_UNIT_INSTANCE|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL_UNIT_INSTANCE|Mux0~1_combout\,
	datab => \CONTROL_UNIT_INSTANCE|Mux0~3_combout\,
	datac => \CONTROL_UNIT_INSTANCE|Mux0~2_combout\,
	datad => \CONTROL_UNIT_INSTANCE|Mux0~0_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~4_combout\);

-- Location: LCCOMB_X76_Y42_N6
\CONTROL_UNIT_INSTANCE|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux0~10_combout\ = ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13) & ((!\CONTROL_UNIT_INSTANCE|Mux0~4_combout\) # (!\CONTROL_UNIT_INSTANCE|Mux0~9_combout\)))) # (!\CONTROL_UNIT_INSTANCE|Mux7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~0_combout\,
	datac => \CONTROL_UNIT_INSTANCE|Mux0~9_combout\,
	datad => \CONTROL_UNIT_INSTANCE|Mux0~4_combout\,
	combout => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\);

-- Location: FF_X77_Y42_N25
\IF_PC_INSTANCE|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[3]~10_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD4|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(3));

-- Location: LCCOMB_X83_Y40_N24
\INSTRUCTION_MEMORY_INSTANCE|mem~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~459_combout\ = (!\IF_PC_INSTANCE|D_out\(5) & ((\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(2)))) # (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~459_combout\);

-- Location: LCCOMB_X83_Y40_N4
\INSTRUCTION_MEMORY_INSTANCE|mem~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~457_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (((\INSTRUCTION_MEMORY_INSTANCE|mem~459_combout\)))) # (!\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(5) $ ((!\IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~459_combout\,
	datad => \IF_PC_INSTANCE|D_out\(4),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~457_combout\);

-- Location: LCCOMB_X83_Y40_N18
\INSTRUCTION_MEMORY_INSTANCE|mem~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~456_combout\ = (!\IF_PC_INSTANCE|D_out\(5) & (!\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(1)) # (\IF_PC_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~456_combout\);

-- Location: LCCOMB_X83_Y40_N10
\INSTRUCTION_MEMORY_INSTANCE|mem~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~454_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (((\INSTRUCTION_MEMORY_INSTANCE|mem~456_combout\)))) # (!\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(3),
	datac => \IF_PC_INSTANCE|D_out\(5),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~456_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~454_combout\);

-- Location: LCCOMB_X83_Y40_N28
\INSTRUCTION_MEMORY_INSTANCE|mem~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~517_combout\ = (\IF_PC_INSTANCE|D_out\(0) & (\INSTRUCTION_MEMORY_INSTANCE|mem~457_combout\)) # (!\IF_PC_INSTANCE|D_out\(0) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~454_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~457_combout\,
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~454_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~517_combout\);

-- Location: FF_X83_Y40_N29
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~517_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13));

-- Location: LCCOMB_X76_Y42_N20
\CONTROL_UNIT_INSTANCE|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux7~1_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15) & !\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	combout => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\);

-- Location: LCCOMB_X74_Y40_N10
\IF_PC_ADD_INSTANCE|FADD3|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\ = (\IF_PC_INSTANCE|D_out\(1) & \IF_PC_INSTANCE|D_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_PC_INSTANCE|D_out\(1),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\);

-- Location: LCCOMB_X73_Y42_N4
\IF_PC_ADD_INSTANCE|FADD6|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD6|S~combout\ = \IF_PC_INSTANCE|D_out\(5) $ (((\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\ & \IF_PC_INSTANCE|D_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\,
	datad => \IF_PC_INSTANCE|D_out\(4),
	combout => \IF_PC_ADD_INSTANCE|FADD6|S~combout\);

-- Location: LCCOMB_X73_Y42_N18
\IF_PC_ADD_INSTANCE|FADD5|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD5|S~combout\ = \IF_PC_INSTANCE|D_out\(4) $ (((\IF_PC_INSTANCE|D_out\(1) & (\IF_PC_INSTANCE|D_out\(2) & \IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \IF_PC_INSTANCE|D_out\(4),
	combout => \IF_PC_ADD_INSTANCE|FADD5|S~combout\);

-- Location: FF_X73_Y42_N19
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD5|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4));

-- Location: FF_X73_Y42_N5
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD6|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(5));

-- Location: LCCOMB_X73_Y42_N0
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\ = (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(3) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2)) # (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\))) # (!\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(3) 
-- & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2) & \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(3),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\);

-- Location: LCCOMB_X73_Y42_N16
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD6|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD6|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(5) $ (((\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3)) # (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\))) # 
-- (!\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3) & \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4),
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(5),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD6|S~combout\);

-- Location: LCCOMB_X74_Y42_N24
\Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\CONTROL_UNIT_INSTANCE|Mux0~10_combout\ & (\IF_PC_ADD_INSTANCE|FADD6|S~combout\)) # (!\CONTROL_UNIT_INSTANCE|Mux0~10_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD6|S~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datab => \IF_PC_ADD_INSTANCE|FADD6|S~combout\,
	datac => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD6|S~combout\,
	combout => \Mux10~0_combout\);

-- Location: FF_X74_Y42_N25
\IF_PC_INSTANCE|D_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \Mux10~0_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(5));

-- Location: LCCOMB_X76_Y38_N18
\INSTRUCTION_MEMORY_INSTANCE|mem~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~491_combout\ = (\IF_PC_INSTANCE|D_out\(5) & ((\IF_PC_INSTANCE|D_out\(3)) # ((\IF_PC_INSTANCE|D_out\(2) & \IF_PC_INSTANCE|D_out\(1))))) # (!\IF_PC_INSTANCE|D_out\(5) & (!\IF_PC_INSTANCE|D_out\(2) & 
-- (\IF_PC_INSTANCE|D_out\(1) $ (\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(1),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~491_combout\);

-- Location: LCCOMB_X76_Y38_N20
\INSTRUCTION_MEMORY_INSTANCE|mem~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~490_combout\ = (\IF_PC_INSTANCE|D_out\(1) & (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(5) $ (\IF_PC_INSTANCE|D_out\(2))))) # (!\IF_PC_INSTANCE|D_out\(1) & (!\IF_PC_INSTANCE|D_out\(2) & (\IF_PC_INSTANCE|D_out\(5) 
-- $ (\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(1),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~490_combout\);

-- Location: LCCOMB_X76_Y38_N4
\INSTRUCTION_MEMORY_INSTANCE|mem~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~492_combout\ = (\IF_PC_INSTANCE|D_out\(4) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~490_combout\))) # (!\IF_PC_INSTANCE|D_out\(4) & (\INSTRUCTION_MEMORY_INSTANCE|mem~491_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~491_combout\,
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~490_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~492_combout\);

-- Location: FF_X76_Y38_N5
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~492_combout\,
	sclr => \IF_PC_INSTANCE|D_out\(0),
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0));

-- Location: LCCOMB_X75_Y42_N2
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD2|S~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD2|S~0_combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(1) $ (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(1),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD2|S~0_combout\);

-- Location: LCCOMB_X75_Y42_N26
\IF_PC_INSTANCE|D_out[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[1]~12_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD2|S~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0),
	datab => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD2|S~0_combout\,
	datad => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	combout => \IF_PC_INSTANCE|D_out[1]~12_combout\);

-- Location: LCCOMB_X75_Y41_N8
\IF_PC_INSTANCE|D_out[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[1]~_wirecell_combout\ = !\IF_PC_INSTANCE|D_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	combout => \IF_PC_INSTANCE|D_out[1]~_wirecell_combout\);

-- Location: FF_X75_Y42_N27
\IF_PC_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[1]~12_combout\,
	asdata => \IF_PC_INSTANCE|D_out[1]~_wirecell_combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(1));

-- Location: LCCOMB_X75_Y42_N6
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[1]~0_combout\ = !\IF_PC_INSTANCE|D_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_PC_INSTANCE|D_out\(1),
	combout => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[1]~0_combout\);

-- Location: FF_X75_Y42_N7
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[1]~0_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(1));

-- Location: LCCOMB_X75_Y42_N12
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|S~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|S~0_combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(2) $ (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1) $ (((\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(1) & \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(1),
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(2),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(0),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|S~0_combout\);

-- Location: LCCOMB_X75_Y42_N0
\IF_PC_INSTANCE|D_out[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[2]~11_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1)))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|S~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|S~0_combout\,
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(1),
	datad => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	combout => \IF_PC_INSTANCE|D_out[2]~11_combout\);

-- Location: FF_X75_Y42_N1
\IF_PC_INSTANCE|D_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[2]~11_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD3|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(2));

-- Location: LCCOMB_X76_Y38_N10
\INSTRUCTION_MEMORY_INSTANCE|mem~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~427_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(2) & (!\IF_PC_INSTANCE|D_out\(5) & \IF_PC_INSTANCE|D_out\(3)))) # (!\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(2) & ((\IF_PC_INSTANCE|D_out\(3)) 
-- # (!\IF_PC_INSTANCE|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(5),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~427_combout\);

-- Location: LCCOMB_X77_Y38_N14
\INSTRUCTION_MEMORY_INSTANCE|mem~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~426_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (!\IF_PC_INSTANCE|D_out\(2) & (\IF_PC_INSTANCE|D_out\(5) $ (\IF_PC_INSTANCE|D_out\(4))))) # (!\IF_PC_INSTANCE|D_out\(3) & (\IF_PC_INSTANCE|D_out\(2) $ 
-- (((\IF_PC_INSTANCE|D_out\(5)) # (\IF_PC_INSTANCE|D_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \IF_PC_INSTANCE|D_out\(4),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~426_combout\);

-- Location: LCCOMB_X76_Y38_N6
\INSTRUCTION_MEMORY_INSTANCE|mem~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~423_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (((!\IF_PC_INSTANCE|D_out\(2) & !\IF_PC_INSTANCE|D_out\(3))) # (!\IF_PC_INSTANCE|D_out\(5)))) # (!\IF_PC_INSTANCE|D_out\(4) & ((\IF_PC_INSTANCE|D_out\(2)) # 
-- ((\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \IF_PC_INSTANCE|D_out\(5),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~423_combout\);

-- Location: LCCOMB_X76_Y38_N12
\INSTRUCTION_MEMORY_INSTANCE|mem~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~424_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(2) & ((!\IF_PC_INSTANCE|D_out\(5)) # (!\IF_PC_INSTANCE|D_out\(3))))) # (!\IF_PC_INSTANCE|D_out\(4) & ((\IF_PC_INSTANCE|D_out\(3) $ 
-- (!\IF_PC_INSTANCE|D_out\(5))) # (!\IF_PC_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \IF_PC_INSTANCE|D_out\(5),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~424_combout\);

-- Location: LCCOMB_X76_Y38_N24
\INSTRUCTION_MEMORY_INSTANCE|mem~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~480_combout\ = (\IF_PC_INSTANCE|D_out\(1) & ((\IF_PC_INSTANCE|D_out\(0)) # ((\INSTRUCTION_MEMORY_INSTANCE|mem~424_combout\)))) # (!\IF_PC_INSTANCE|D_out\(1) & (!\IF_PC_INSTANCE|D_out\(0) & 
-- (\INSTRUCTION_MEMORY_INSTANCE|mem~423_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~423_combout\,
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~424_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~480_combout\);

-- Location: LCCOMB_X76_Y38_N0
\INSTRUCTION_MEMORY_INSTANCE|mem~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~481_combout\ = (\IF_PC_INSTANCE|D_out\(0) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~480_combout\ & (\INSTRUCTION_MEMORY_INSTANCE|mem~427_combout\)) # (!\INSTRUCTION_MEMORY_INSTANCE|mem~480_combout\ & 
-- ((\INSTRUCTION_MEMORY_INSTANCE|mem~426_combout\))))) # (!\IF_PC_INSTANCE|D_out\(0) & (((\INSTRUCTION_MEMORY_INSTANCE|mem~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~427_combout\,
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~426_combout\,
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~480_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~481_combout\);

-- Location: FF_X76_Y38_N1
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~481_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14));

-- Location: LCCOMB_X81_Y44_N12
\ID_REG_DST_AB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID_REG_DST_AB~0_combout\ = (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13) & \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	combout => \ID_REG_DST_AB~0_combout\);

-- Location: FF_X81_Y44_N13
\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ID_REG_DST_AB~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\);

-- Location: LCCOMB_X80_Y43_N14
\EX_REG_DST_MUX[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_REG_DST_MUX[1]~2_combout\ = (\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\ & ((\PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(1)))) # (!\PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\ & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|EX_REG_DST_INSTANCE|D_out~q\,
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1),
	datad => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RD_INSTANCE|D_out\(1),
	combout => \EX_REG_DST_MUX[1]~2_combout\);

-- Location: FF_X80_Y43_N31
\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \EX_REG_DST_MUX[1]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1));

-- Location: LCCOMB_X80_Y43_N20
\FORWARDING_UNIT_INSTANCE|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FORWARDING_UNIT_INSTANCE|process_0~0_combout\ = (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1)) # ((\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0)) # ((\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3)) # 
-- (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datac => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datad => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	combout => \FORWARDING_UNIT_INSTANCE|process_0~0_combout\);

-- Location: LCCOMB_X80_Y41_N6
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~3_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3) $ 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) & (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3) $ 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2),
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~3_combout\);

-- Location: LCCOMB_X81_Y44_N30
\ID_MEM_READ_AB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID_MEM_READ_AB~0_combout\ = (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15) & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13) & \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	combout => \ID_MEM_READ_AB~0_combout\);

-- Location: FF_X81_Y44_N31
\PIPE_ID_EX_INSTANCE|MEM_READ_INSTANCE|D_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ID_MEM_READ_AB~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|MEM_READ_INSTANCE|D_out~q\);

-- Location: LCCOMB_X79_Y41_N2
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) $ 
-- (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) $ 
-- (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0),
	datad => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~0_combout\);

-- Location: LCCOMB_X79_Y41_N4
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~1_combout\ = (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3) & (\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~0_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11) $ 
-- (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(3),
	datab => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~0_combout\,
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11),
	datad => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(2),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~1_combout\);

-- Location: LCCOMB_X82_Y41_N10
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~2_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0) $ 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (!\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1) & (\PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0) $ 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datab => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(0),
	datac => \PIPE_ID_EX_INSTANCE|IF_ID_REG_RT_INSTANCE|D_out\(1),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~2_combout\);

-- Location: LCCOMB_X82_Y41_N4
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~4_combout\ = (\PIPE_ID_EX_INSTANCE|MEM_READ_INSTANCE|D_out~q\ & ((\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~1_combout\) # ((\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~3_combout\ & 
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~3_combout\,
	datab => \PIPE_ID_EX_INSTANCE|MEM_READ_INSTANCE|D_out~q\,
	datac => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~1_combout\,
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~2_combout\,
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~4_combout\);

-- Location: LCCOMB_X80_Y43_N6
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~5_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) $ 
-- (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0))))) # (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) $ 
-- (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~5_combout\);

-- Location: LCCOMB_X82_Y41_N2
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~7_combout\ = (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11) $ (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11),
	datac => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~7_combout\);

-- Location: LCCOMB_X80_Y41_N30
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~8_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) $ 
-- (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2))))) # (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) $ 
-- (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~8_combout\);

-- Location: LCCOMB_X80_Y43_N8
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~6_combout\ = (\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) $ 
-- (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1))))) # (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) $ 
-- (!\PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datad => \PIPE_MEM_WB_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~6_combout\);

-- Location: LCCOMB_X82_Y41_N12
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~9_combout\ = (\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~5_combout\ & ((\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~8_combout\) # ((\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~7_combout\ & 
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~6_combout\)))) # (!\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~5_combout\ & (\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~7_combout\ & ((\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~5_combout\,
	datab => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~7_combout\,
	datac => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~8_combout\,
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~6_combout\,
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~9_combout\);

-- Location: LCCOMB_X82_Y41_N26
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~10_combout\ = (\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~4_combout\) # ((!\FORWARDING_UNIT_INSTANCE|Equal3~0_combout\ & (\PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\ & 
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|Equal3~0_combout\,
	datab => \PIPE_MEM_WB_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datac => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~4_combout\,
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~9_combout\,
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~10_combout\);

-- Location: LCCOMB_X80_Y41_N24
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~14_combout\ = (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11) $ (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11),
	datad => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~14_combout\);

-- Location: LCCOMB_X80_Y43_N24
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~11_combout\ = (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0) $ 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))))) # (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1) & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10) & (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0) $ 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~11_combout\);

-- Location: LCCOMB_X80_Y41_N16
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~13_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) $ 
-- (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2))))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8) & (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7) $ 
-- (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datab => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(3),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datad => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(2),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~13_combout\);

-- Location: LCCOMB_X80_Y43_N12
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~12_combout\ = (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1) $ 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6))))) # (!\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0) & (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5) & (\PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1) $ 
-- (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(0),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datac => \PIPE_EX_MEM_INSTANCE|REG_DST_INSTANCE|D_out\(1),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~12_combout\);

-- Location: LCCOMB_X81_Y41_N18
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~15_combout\ = (\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~14_combout\ & ((\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~11_combout\) # ((\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~13_combout\ & 
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~12_combout\)))) # (!\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~14_combout\ & (((\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~13_combout\ & \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~14_combout\,
	datab => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~11_combout\,
	datac => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~13_combout\,
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~12_combout\,
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~15_combout\);

-- Location: LCCOMB_X82_Y41_N0
\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\ = (!\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~10_combout\ & (((!\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~15_combout\) # (!\PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\)) # 
-- (!\FORWARDING_UNIT_INSTANCE|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FORWARDING_UNIT_INSTANCE|process_0~0_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|WB_REG_WRITE_INSTANCE|D_out~q\,
	datac => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~10_combout\,
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~15_combout\,
	combout => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\);

-- Location: FF_X76_Y42_N11
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[0]~feeder_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(0));

-- Location: LCCOMB_X76_Y42_N22
\Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\CONTROL_UNIT_INSTANCE|Mux0~10_combout\ & ((\IF_PC_INSTANCE|D_out\(0)))) # (!\CONTROL_UNIT_INSTANCE|Mux0~10_combout\ & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(0),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	combout => \Mux15~0_combout\);

-- Location: FF_X76_Y42_N23
\IF_PC_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \Mux15~0_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(0));

-- Location: LCCOMB_X74_Y40_N12
\DOUBLE_SEGS_INSTANCE|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\ = (\IF_PC_INSTANCE|D_out\(0) & (\IF_PC_INSTANCE|D_out\(2) & \IF_PC_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(0),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(1),
	combout => \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\);

-- Location: LCCOMB_X74_Y40_N18
\INSTRUCTION_MEMORY_INSTANCE|mem~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~500_combout\ = (\IF_PC_INSTANCE|D_out\(4) & ((\IF_PC_INSTANCE|D_out\(1) & ((!\IF_PC_INSTANCE|D_out\(2)))) # (!\IF_PC_INSTANCE|D_out\(1) & ((\IF_PC_INSTANCE|D_out\(0)) # (\IF_PC_INSTANCE|D_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~500_combout\);

-- Location: LCCOMB_X74_Y40_N20
\INSTRUCTION_MEMORY_INSTANCE|mem~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~499_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (((!\IF_PC_INSTANCE|D_out\(0) & !\IF_PC_INSTANCE|D_out\(2))))) # (!\IF_PC_INSTANCE|D_out\(4) & ((\IF_PC_INSTANCE|D_out\(1) & ((!\IF_PC_INSTANCE|D_out\(2)) # 
-- (!\IF_PC_INSTANCE|D_out\(0)))) # (!\IF_PC_INSTANCE|D_out\(1) & ((\IF_PC_INSTANCE|D_out\(0)) # (\IF_PC_INSTANCE|D_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(1),
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~499_combout\);

-- Location: LCCOMB_X74_Y40_N16
\INSTRUCTION_MEMORY_INSTANCE|mem~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~501_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (((\IF_PC_INSTANCE|D_out\(5))))) # (!\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(5) & ((\INSTRUCTION_MEMORY_INSTANCE|mem~499_combout\))) # (!\IF_PC_INSTANCE|D_out\(5) & 
-- (\INSTRUCTION_MEMORY_INSTANCE|mem~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~500_combout\,
	datac => \IF_PC_INSTANCE|D_out\(5),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~499_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~501_combout\);

-- Location: LCCOMB_X74_Y40_N14
\INSTRUCTION_MEMORY_INSTANCE|mem~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~502_combout\ = (\IF_PC_INSTANCE|D_out\(0)) # (\IF_PC_INSTANCE|D_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \IF_PC_INSTANCE|D_out\(4),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~502_combout\);

-- Location: LCCOMB_X74_Y40_N4
\INSTRUCTION_MEMORY_INSTANCE|mem~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~503_combout\ = (\INSTRUCTION_MEMORY_INSTANCE|mem~501_combout\ & (((!\IF_PC_INSTANCE|D_out\(3)) # (!\INSTRUCTION_MEMORY_INSTANCE|mem~502_combout\)))) # (!\INSTRUCTION_MEMORY_INSTANCE|mem~501_combout\ & 
-- (\DOUBLE_SEGS_INSTANCE|Equal7~0_combout\ & ((\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\,
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~501_combout\,
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~502_combout\,
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~503_combout\);

-- Location: FF_X74_Y40_N5
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~503_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3));

-- Location: LCCOMB_X73_Y42_N30
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4) $ (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3) $ (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|S~combout\);

-- Location: LCCOMB_X77_Y42_N2
\IF_PC_INSTANCE|D_out[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[4]~9_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|S~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3),
	datab => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|S~combout\,
	datad => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	combout => \IF_PC_INSTANCE|D_out[4]~9_combout\);

-- Location: FF_X77_Y42_N3
\IF_PC_INSTANCE|D_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[4]~9_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD5|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(4));

-- Location: LCCOMB_X76_Y38_N30
\INSTRUCTION_MEMORY_INSTANCE|mem~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~471_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (!\IF_PC_INSTANCE|D_out\(2) & (!\IF_PC_INSTANCE|D_out\(1) & !\IF_PC_INSTANCE|D_out\(3)))) # (!\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(2) & 
-- ((\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(1),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~471_combout\);

-- Location: LCCOMB_X76_Y38_N22
\INSTRUCTION_MEMORY_INSTANCE|mem~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~468_combout\ = (\IF_PC_INSTANCE|D_out\(2) & ((\IF_PC_INSTANCE|D_out\(1) & ((!\IF_PC_INSTANCE|D_out\(3)) # (!\IF_PC_INSTANCE|D_out\(4)))) # (!\IF_PC_INSTANCE|D_out\(1) & ((\IF_PC_INSTANCE|D_out\(3)))))) # 
-- (!\IF_PC_INSTANCE|D_out\(2) & (((\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(1),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~468_combout\);

-- Location: LCCOMB_X76_Y38_N16
\INSTRUCTION_MEMORY_INSTANCE|mem~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~467_combout\ = (\IF_PC_INSTANCE|D_out\(3)) # ((\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_INSTANCE|D_out\(2) & \IF_PC_INSTANCE|D_out\(1))) # (!\IF_PC_INSTANCE|D_out\(4) & ((\IF_PC_INSTANCE|D_out\(2)) # 
-- (\IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \IF_PC_INSTANCE|D_out\(1),
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~467_combout\);

-- Location: LCCOMB_X76_Y38_N2
\INSTRUCTION_MEMORY_INSTANCE|mem~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~486_combout\ = (\IF_PC_INSTANCE|D_out\(5) & (((\IF_PC_INSTANCE|D_out\(0))))) # (!\IF_PC_INSTANCE|D_out\(5) & ((\IF_PC_INSTANCE|D_out\(0) & (\INSTRUCTION_MEMORY_INSTANCE|mem~468_combout\)) # (!\IF_PC_INSTANCE|D_out\(0) & 
-- ((\INSTRUCTION_MEMORY_INSTANCE|mem~467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~468_combout\,
	datab => \IF_PC_INSTANCE|D_out\(5),
	datac => \IF_PC_INSTANCE|D_out\(0),
	datad => \INSTRUCTION_MEMORY_INSTANCE|mem~467_combout\,
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~486_combout\);

-- Location: LCCOMB_X76_Y38_N8
\INSTRUCTION_MEMORY_INSTANCE|mem~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~470_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (((!\IF_PC_INSTANCE|D_out\(4))))) # (!\IF_PC_INSTANCE|D_out\(3) & ((\IF_PC_INSTANCE|D_out\(2) & (\IF_PC_INSTANCE|D_out\(1) & !\IF_PC_INSTANCE|D_out\(4))) # 
-- (!\IF_PC_INSTANCE|D_out\(2) & ((\IF_PC_INSTANCE|D_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \IF_PC_INSTANCE|D_out\(3),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \IF_PC_INSTANCE|D_out\(4),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~470_combout\);

-- Location: LCCOMB_X76_Y38_N26
\INSTRUCTION_MEMORY_INSTANCE|mem~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \INSTRUCTION_MEMORY_INSTANCE|mem~487_combout\ = (\INSTRUCTION_MEMORY_INSTANCE|mem~486_combout\ & ((\INSTRUCTION_MEMORY_INSTANCE|mem~471_combout\) # ((!\IF_PC_INSTANCE|D_out\(5))))) # (!\INSTRUCTION_MEMORY_INSTANCE|mem~486_combout\ & 
-- (((\INSTRUCTION_MEMORY_INSTANCE|mem~470_combout\ & \IF_PC_INSTANCE|D_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION_MEMORY_INSTANCE|mem~471_combout\,
	datab => \INSTRUCTION_MEMORY_INSTANCE|mem~486_combout\,
	datac => \INSTRUCTION_MEMORY_INSTANCE|mem~470_combout\,
	datad => \IF_PC_INSTANCE|D_out\(5),
	combout => \INSTRUCTION_MEMORY_INSTANCE|mem~487_combout\);

-- Location: FF_X76_Y38_N27
\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \INSTRUCTION_MEMORY_INSTANCE|mem~487_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15));

-- Location: LCCOMB_X81_Y44_N24
\ID_ALU_SRC_AB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID_ALU_SRC_AB~0_combout\ = (\IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13) $ (((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15)) # (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datad => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	combout => \ID_ALU_SRC_AB~0_combout\);

-- Location: FF_X81_Y44_N25
\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ID_ALU_SRC_AB~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\);

-- Location: LCCOMB_X74_Y41_N24
\EX_ALU_SRC_B[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EX_ALU_SRC_B[9]~9_combout\ = (!\PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\ & ((\Mux38~2_combout\) # ((\Mux54~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_ID_EX_INSTANCE|EX_ALU_SRC_INSTANCE|D_out~q\,
	datab => \Mux54~0_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~3_combout\,
	datad => \Mux38~2_combout\,
	combout => \EX_ALU_SRC_B[9]~9_combout\);

-- Location: LCCOMB_X76_Y41_N26
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|S~combout\ = \EX_ALU_SRC_B[9]~9_combout\ $ (\ALU_CONTROL_INSTANCE|Mux0~0_combout\ $ (\Mux22~1_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_SRC_B[9]~9_combout\,
	datab => \ALU_CONTROL_INSTANCE|Mux0~0_combout\,
	datac => \Mux22~1_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD9|Cout~0_combout\,
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|S~combout\);

-- Location: FF_X76_Y41_N27
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD10|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(9));

-- Location: FF_X79_Y42_N19
\PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_ID_REG_BANK_INSTANCE|Mux39~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(9));

-- Location: LCCOMB_X79_Y42_N30
\Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~2_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(9))) # (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & (((!\FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\ & 
-- \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(9),
	datab => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \PIPE_ID_EX_INSTANCE|REG_B_INSTANCE|D_out\(9),
	combout => \Mux38~2_combout\);

-- Location: LCCOMB_X79_Y42_N26
\Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~3_combout\ = (\Mux38~2_combout\) # ((\Mux54~0_combout\ & (!\FORWARDING_UNIT_INSTANCE|process_0~3_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux38~2_combout\,
	datab => \Mux54~0_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|process_0~3_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|FOWARD_B[0]~2_combout\,
	combout => \Mux38~3_combout\);

-- Location: FF_X79_Y42_N27
\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \Mux38~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9));

-- Location: LCCOMB_X75_Y45_N26
\DATA_MEMORY_INSTANCE|mem~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|mem~133_combout\ = (\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & (\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9))) # (!\DATA_MEMORY_INSTANCE|Decoder0~5_combout\ & ((\PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(9),
	datac => \PIPE_EX_MEM_INSTANCE|RT_DATA_INSTANCE|D_out\(1),
	datad => \DATA_MEMORY_INSTANCE|Decoder0~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|mem~133_combout\);

-- Location: FF_X75_Y45_N27
\DATA_MEMORY_INSTANCE|mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|mem~133_combout\,
	ena => \DATA_MEMORY_INSTANCE|mem[10][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATA_MEMORY_INSTANCE|mem[10][1]~q\);

-- Location: LCCOMB_X72_Y43_N20
\DATA_MEMORY_INSTANCE|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~0_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- ((\DATA_MEMORY_INSTANCE|mem[9][1]~q\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (\DATA_MEMORY_INSTANCE|mem[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datac => \DATA_MEMORY_INSTANCE|mem[8][1]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[9][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux6~0_combout\);

-- Location: LCCOMB_X72_Y43_N22
\DATA_MEMORY_INSTANCE|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~1_combout\ = (\DATA_MEMORY_INSTANCE|Mux6~0_combout\ & (((\DATA_MEMORY_INSTANCE|mem[11][1]~q\) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))) # (!\DATA_MEMORY_INSTANCE|Mux6~0_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[10][1]~q\ & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[10][1]~q\,
	datab => \DATA_MEMORY_INSTANCE|Mux6~0_combout\,
	datac => \DATA_MEMORY_INSTANCE|mem[11][1]~q\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Mux6~1_combout\);

-- Location: LCCOMB_X72_Y45_N16
\DATA_MEMORY_INSTANCE|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~2_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- (\DATA_MEMORY_INSTANCE|mem[6][1]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|mem[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[6][1]~q\,
	datab => \DATA_MEMORY_INSTANCE|mem[4][1]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	combout => \DATA_MEMORY_INSTANCE|Mux6~2_combout\);

-- Location: LCCOMB_X72_Y45_N30
\DATA_MEMORY_INSTANCE|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~3_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|Mux6~2_combout\ & ((\DATA_MEMORY_INSTANCE|mem[7][1]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux6~2_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[5][1]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & (((\DATA_MEMORY_INSTANCE|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datab => \DATA_MEMORY_INSTANCE|mem[5][1]~q\,
	datac => \DATA_MEMORY_INSTANCE|mem[7][1]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux6~2_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux6~3_combout\);

-- Location: LCCOMB_X72_Y45_N6
\DATA_MEMORY_INSTANCE|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0)) # (\DATA_MEMORY_INSTANCE|mem[2][1]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- (\DATA_MEMORY_INSTANCE|mem[0][1]~q\ & (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|mem[0][1]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|mem[2][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux6~4_combout\);

-- Location: LCCOMB_X72_Y45_N8
\DATA_MEMORY_INSTANCE|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~5_combout\ = (\DATA_MEMORY_INSTANCE|Mux6~4_combout\ & (((\DATA_MEMORY_INSTANCE|mem[3][1]~q\) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\DATA_MEMORY_INSTANCE|Mux6~4_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[1][1]~q\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux6~4_combout\,
	datab => \DATA_MEMORY_INSTANCE|mem[1][1]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|mem[3][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux6~5_combout\);

-- Location: LCCOMB_X72_Y45_N26
\DATA_MEMORY_INSTANCE|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|Mux6~3_combout\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (((\DATA_MEMORY_INSTANCE|Mux6~5_combout\ & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux6~3_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux6~5_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	combout => \DATA_MEMORY_INSTANCE|Mux6~6_combout\);

-- Location: LCCOMB_X72_Y43_N8
\DATA_MEMORY_INSTANCE|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~7_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & 
-- (\DATA_MEMORY_INSTANCE|mem[13][1]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & ((\DATA_MEMORY_INSTANCE|mem[12][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|mem[13][1]~q\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|mem[12][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux6~7_combout\);

-- Location: LCCOMB_X72_Y43_N6
\DATA_MEMORY_INSTANCE|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~8_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|Mux6~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[15][1]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux6~7_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[14][1]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & (((\DATA_MEMORY_INSTANCE|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|mem[15][1]~q\,
	datac => \DATA_MEMORY_INSTANCE|Mux6~7_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[14][1]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux6~8_combout\);

-- Location: LCCOMB_X72_Y43_N28
\DATA_MEMORY_INSTANCE|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux6~9_combout\ = (\DATA_MEMORY_INSTANCE|Mux6~6_combout\ & (((\DATA_MEMORY_INSTANCE|Mux6~8_combout\) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))) # (!\DATA_MEMORY_INSTANCE|Mux6~6_combout\ & 
-- (\DATA_MEMORY_INSTANCE|Mux6~1_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux6~1_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux6~6_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datad => \DATA_MEMORY_INSTANCE|Mux6~8_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux6~9_combout\);

-- Location: FF_X72_Y43_N29
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux6~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(1));

-- Location: FF_X72_Y43_N15
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(1));

-- Location: LCCOMB_X72_Y43_N14
\Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(1)))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(1),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(1),
	datad => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	combout => \Mux62~0_combout\);

-- Location: FF_X80_Y38_N13
\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \IF_ID_REG_BANK_INSTANCE|Mux31~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(1));

-- Location: LCCOMB_X80_Y44_N18
\Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1))) # (!\FORWARDING_UNIT_INSTANCE|process_0~6_combout\ & (((\PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(1) & 
-- !\FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \PIPE_ID_EX_INSTANCE|REG_A_INSTANCE|D_out\(1),
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \FORWARDING_UNIT_INSTANCE|process_0~6_combout\,
	combout => \Mux30~0_combout\);

-- Location: LCCOMB_X80_Y44_N12
\Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = (\Mux30~0_combout\) # ((\Mux62~0_combout\ & \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~0_combout\,
	datac => \FORWARDING_UNIT_INSTANCE|FOWARD_A[0]~2_combout\,
	datad => \Mux30~0_combout\,
	combout => \Mux30~1_combout\);

-- Location: LCCOMB_X80_Y44_N30
\ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|S~combout\ = \Mux30~1_combout\ $ (\ALU_INSTANCE|RIPPLE_DECLARATION|Y\(1) $ (((\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~1_combout\) # (\ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~1_combout\,
	datab => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~1_combout\,
	datac => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD1|Cout~2_combout\,
	datad => \ALU_INSTANCE|RIPPLE_DECLARATION|Y\(1),
	combout => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|S~combout\);

-- Location: FF_X80_Y44_N31
\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \ALU_INSTANCE|RIPPLE_DECLARATION|FADD2|S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1));

-- Location: LCCOMB_X79_Y46_N26
\DATA_MEMORY_INSTANCE|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~2_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- ((\DATA_MEMORY_INSTANCE|mem[6][0]~q\))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (\DATA_MEMORY_INSTANCE|mem[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[2][0]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|mem[6][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux7~2_combout\);

-- Location: LCCOMB_X79_Y46_N8
\DATA_MEMORY_INSTANCE|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~3_combout\ = (\DATA_MEMORY_INSTANCE|Mux7~2_combout\ & (((\DATA_MEMORY_INSTANCE|mem[14][0]~q\)) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3)))) # (!\DATA_MEMORY_INSTANCE|Mux7~2_combout\ & 
-- (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|mem[10][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux7~2_combout\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \DATA_MEMORY_INSTANCE|mem[14][0]~q\,
	datad => \DATA_MEMORY_INSTANCE|mem[10][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux7~3_combout\);

-- Location: LCCOMB_X79_Y46_N2
\DATA_MEMORY_INSTANCE|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~4_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|mem[8][0]~q\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- (((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & \DATA_MEMORY_INSTANCE|mem[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[8][0]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|mem[0][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux7~4_combout\);

-- Location: LCCOMB_X79_Y46_N16
\DATA_MEMORY_INSTANCE|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~5_combout\ = (\DATA_MEMORY_INSTANCE|Mux7~4_combout\ & ((\DATA_MEMORY_INSTANCE|mem[12][0]~q\) # ((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\DATA_MEMORY_INSTANCE|Mux7~4_combout\ & 
-- (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & \DATA_MEMORY_INSTANCE|mem[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[12][0]~q\,
	datab => \DATA_MEMORY_INSTANCE|Mux7~4_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|mem[4][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux7~5_combout\);

-- Location: LCCOMB_X79_Y46_N30
\DATA_MEMORY_INSTANCE|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~6_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & ((\DATA_MEMORY_INSTANCE|Mux7~3_combout\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1) & 
-- (((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & \DATA_MEMORY_INSTANCE|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(1),
	datab => \DATA_MEMORY_INSTANCE|Mux7~3_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux7~5_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux7~6_combout\);

-- Location: LCCOMB_X73_Y44_N4
\DATA_MEMORY_INSTANCE|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~7_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|mem[7][0]~q\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & 
-- (((\DATA_MEMORY_INSTANCE|mem[3][0]~q\ & !\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[7][0]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|mem[3][0]~q\,
	datad => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	combout => \DATA_MEMORY_INSTANCE|Mux7~7_combout\);

-- Location: LCCOMB_X73_Y44_N26
\DATA_MEMORY_INSTANCE|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~8_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|Mux7~7_combout\ & (\DATA_MEMORY_INSTANCE|mem[15][0]~q\)) # (!\DATA_MEMORY_INSTANCE|Mux7~7_combout\ & 
-- ((\DATA_MEMORY_INSTANCE|mem[11][0]~q\))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & (((\DATA_MEMORY_INSTANCE|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datab => \DATA_MEMORY_INSTANCE|mem[15][0]~q\,
	datac => \DATA_MEMORY_INSTANCE|Mux7~7_combout\,
	datad => \DATA_MEMORY_INSTANCE|mem[11][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux7~8_combout\);

-- Location: LCCOMB_X79_Y46_N18
\DATA_MEMORY_INSTANCE|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~0_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & ((\DATA_MEMORY_INSTANCE|mem[9][0]~q\) # ((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2))))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3) & 
-- (((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & \DATA_MEMORY_INSTANCE|mem[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[9][0]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(3),
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datad => \DATA_MEMORY_INSTANCE|mem[1][0]~q\,
	combout => \DATA_MEMORY_INSTANCE|Mux7~0_combout\);

-- Location: LCCOMB_X79_Y46_N28
\DATA_MEMORY_INSTANCE|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~1_combout\ = (\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & ((\DATA_MEMORY_INSTANCE|Mux7~0_combout\ & ((\DATA_MEMORY_INSTANCE|mem[13][0]~q\))) # (!\DATA_MEMORY_INSTANCE|Mux7~0_combout\ & 
-- (\DATA_MEMORY_INSTANCE|mem[5][0]~q\)))) # (!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2) & (((\DATA_MEMORY_INSTANCE|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|mem[5][0]~q\,
	datab => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(2),
	datac => \DATA_MEMORY_INSTANCE|mem[13][0]~q\,
	datad => \DATA_MEMORY_INSTANCE|Mux7~0_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux7~1_combout\);

-- Location: LCCOMB_X79_Y46_N22
\DATA_MEMORY_INSTANCE|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATA_MEMORY_INSTANCE|Mux7~9_combout\ = (\DATA_MEMORY_INSTANCE|Mux7~6_combout\ & ((\DATA_MEMORY_INSTANCE|Mux7~8_combout\) # ((!\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0))))) # (!\DATA_MEMORY_INSTANCE|Mux7~6_combout\ & 
-- (((\PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0) & \DATA_MEMORY_INSTANCE|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEMORY_INSTANCE|Mux7~6_combout\,
	datab => \DATA_MEMORY_INSTANCE|Mux7~8_combout\,
	datac => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	datad => \DATA_MEMORY_INSTANCE|Mux7~1_combout\,
	combout => \DATA_MEMORY_INSTANCE|Mux7~9_combout\);

-- Location: FF_X79_Y46_N23
\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \DATA_MEMORY_INSTANCE|Mux7~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(0));

-- Location: FF_X79_Y46_N5
\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	asdata => \PIPE_EX_MEM_INSTANCE|ALU_OUT_INSTANCE|D_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(0));

-- Location: LCCOMB_X79_Y46_N4
\Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~0_combout\ = (\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & ((\PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(0)))) # (!\PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1) & (\PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_MEM_WB_INSTANCE|MEM_OUT_INSTANCE|D_out\(0),
	datac => \PIPE_MEM_WB_INSTANCE|ALU_RESULT_INSTANCE|D_out\(0),
	datad => \PIPE_MEM_WB_INSTANCE|WB_MEM_TO_REG_INSTANCE|D_out\(1),
	combout => \Mux63~0_combout\);

-- Location: FF_X81_Y40_N19
\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	asdata => \Mux63~0_combout\,
	sload => VCC,
	ena => \IF_ID_REG_BANK_INSTANCE|R_IN\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0));

-- Location: LCCOMB_X77_Y41_N28
\SEGS0_INSTANCE|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal0~2_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(5) & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(6) & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(6),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(7),
	combout => \SEGS0_INSTANCE|Equal0~2_combout\);

-- Location: LCCOMB_X80_Y40_N14
\SEGS0_INSTANCE|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal0~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(10) & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(8) & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(11) & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(11),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(9),
	combout => \SEGS0_INSTANCE|Equal0~1_combout\);

-- Location: LCCOMB_X81_Y40_N22
\SEGS0_INSTANCE|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal0~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(13) & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(15) & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(14) & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(13),
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(15),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(14),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(12),
	combout => \SEGS0_INSTANCE|Equal0~0_combout\);

-- Location: LCCOMB_X86_Y47_N16
\SEGS0_INSTANCE|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal16~0_combout\ = (\SEGS0_INSTANCE|Equal0~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(4) & (\SEGS0_INSTANCE|Equal0~1_combout\ & \SEGS0_INSTANCE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal0~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(4),
	datac => \SEGS0_INSTANCE|Equal0~1_combout\,
	datad => \SEGS0_INSTANCE|Equal0~0_combout\,
	combout => \SEGS0_INSTANCE|Equal16~0_combout\);

-- Location: LCCOMB_X86_Y47_N4
\SEGS0_INSTANCE|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal16~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & \SEGS0_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datad => \SEGS0_INSTANCE|Equal16~0_combout\,
	combout => \SEGS0_INSTANCE|Equal16~1_combout\);

-- Location: LCCOMB_X86_Y50_N8
\SEGS0_INSTANCE|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr6~2_combout\ = (((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1))) # (!\SEGS0_INSTANCE|Equal16~1_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \SEGS0_INSTANCE|Equal16~1_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	combout => \SEGS0_INSTANCE|WideOr6~2_combout\);

-- Location: LCCOMB_X86_Y50_N12
\SEGS0_INSTANCE|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal0~3_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	combout => \SEGS0_INSTANCE|Equal0~3_combout\);

-- Location: LCCOMB_X86_Y47_N10
\SEGS0_INSTANCE|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal0~4_combout\ = (\SEGS0_INSTANCE|Equal0~2_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(4) & (\SEGS0_INSTANCE|Equal0~1_combout\ & \SEGS0_INSTANCE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal0~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(4),
	datac => \SEGS0_INSTANCE|Equal0~1_combout\,
	datad => \SEGS0_INSTANCE|Equal0~0_combout\,
	combout => \SEGS0_INSTANCE|Equal0~4_combout\);

-- Location: LCCOMB_X86_Y50_N6
\SEGS0_INSTANCE|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal4~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	combout => \SEGS0_INSTANCE|Equal4~0_combout\);

-- Location: LCCOMB_X87_Y50_N26
\SEGS0_INSTANCE|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr6~1_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((!\SEGS0_INSTANCE|Equal4~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & (!\SEGS0_INSTANCE|Equal0~3_combout\))) # 
-- (!\SEGS0_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal0~3_combout\,
	datab => \SEGS0_INSTANCE|Equal0~4_combout\,
	datac => \SEGS0_INSTANCE|Equal4~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideOr6~1_combout\);

-- Location: LCCOMB_X86_Y50_N10
\SEGS0_INSTANCE|WideOr6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr6~3_combout\ = (\SEGS0_INSTANCE|WideOr6~2_combout\ & \SEGS0_INSTANCE|WideOr6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SEGS0_INSTANCE|WideOr6~2_combout\,
	datad => \SEGS0_INSTANCE|WideOr6~1_combout\,
	combout => \SEGS0_INSTANCE|WideOr6~3_combout\);

-- Location: LCCOMB_X86_Y50_N30
\SEGS0_INSTANCE|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal7~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2) & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	combout => \SEGS0_INSTANCE|Equal7~0_combout\);

-- Location: LCCOMB_X86_Y50_N4
\SEGS0_INSTANCE|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal1~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2) & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	combout => \SEGS0_INSTANCE|Equal1~0_combout\);

-- Location: LCCOMB_X87_Y50_N28
\SEGS0_INSTANCE|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal0~5_combout\ = (\SEGS0_INSTANCE|Equal0~4_combout\ & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS0_INSTANCE|Equal0~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|Equal0~5_combout\);

-- Location: LCCOMB_X87_Y49_N2
\SEGS0_INSTANCE|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr3~1_combout\ = (\SEGS0_INSTANCE|Equal1~0_combout\ & (((!\SEGS0_INSTANCE|Equal16~1_combout\ & !\SEGS0_INSTANCE|Equal0~5_combout\)))) # (!\SEGS0_INSTANCE|Equal1~0_combout\ & (((!\SEGS0_INSTANCE|Equal0~5_combout\)) # 
-- (!\SEGS0_INSTANCE|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal7~0_combout\,
	datab => \SEGS0_INSTANCE|Equal1~0_combout\,
	datac => \SEGS0_INSTANCE|Equal16~1_combout\,
	datad => \SEGS0_INSTANCE|Equal0~5_combout\,
	combout => \SEGS0_INSTANCE|WideOr3~1_combout\);

-- Location: LCCOMB_X86_Y50_N16
\SEGS0_INSTANCE|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal5~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2) & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	combout => \SEGS0_INSTANCE|Equal5~0_combout\);

-- Location: LCCOMB_X86_Y50_N18
\SEGS0_INSTANCE|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal6~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	combout => \SEGS0_INSTANCE|Equal6~0_combout\);

-- Location: LCCOMB_X87_Y50_N20
\SEGS0_INSTANCE|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr6~0_combout\ = (\SEGS0_INSTANCE|Equal16~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((\SEGS0_INSTANCE|Equal5~0_combout\) # (\SEGS0_INSTANCE|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal5~0_combout\,
	datab => \SEGS0_INSTANCE|Equal16~0_combout\,
	datac => \SEGS0_INSTANCE|Equal6~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideOr6~0_combout\);

-- Location: LCCOMB_X86_Y47_N8
\SEGS0_INSTANCE|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal24~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & \SEGS0_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datad => \SEGS0_INSTANCE|Equal16~0_combout\,
	combout => \SEGS0_INSTANCE|Equal24~0_combout\);

-- Location: LCCOMB_X86_Y50_N26
\SEGS0_INSTANCE|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal2~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	combout => \SEGS0_INSTANCE|Equal2~0_combout\);

-- Location: LCCOMB_X87_Y50_N14
\SEGS0_INSTANCE|WideNor0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~14_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((!\SEGS0_INSTANCE|Equal2~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & (!\SEGS0_INSTANCE|Equal5~0_combout\))) # 
-- (!\SEGS0_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal5~0_combout\,
	datab => \SEGS0_INSTANCE|Equal16~0_combout\,
	datac => \SEGS0_INSTANCE|Equal2~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideNor0~14_combout\);

-- Location: LCCOMB_X87_Y49_N10
\SEGS0_INSTANCE|WideNor0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~15_combout\ = (\SEGS0_INSTANCE|WideNor0~14_combout\ & (((!\SEGS0_INSTANCE|Equal24~0_combout\ & !\SEGS0_INSTANCE|Equal0~5_combout\)) # (!\SEGS0_INSTANCE|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal24~0_combout\,
	datab => \SEGS0_INSTANCE|Equal4~0_combout\,
	datac => \SEGS0_INSTANCE|WideNor0~14_combout\,
	datad => \SEGS0_INSTANCE|Equal0~5_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~15_combout\);

-- Location: LCCOMB_X86_Y47_N28
\SEGS0_INSTANCE|WideNor0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~3_combout\ = (\SEGS0_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & (\SEGS0_INSTANCE|Equal6~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & 
-- ((\SEGS0_INSTANCE|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datab => \SEGS0_INSTANCE|Equal16~0_combout\,
	datac => \SEGS0_INSTANCE|Equal6~0_combout\,
	datad => \SEGS0_INSTANCE|Equal2~0_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~3_combout\);

-- Location: LCCOMB_X86_Y47_N18
\SEGS0_INSTANCE|WideNor0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~2_combout\ = (\SEGS0_INSTANCE|Equal0~4_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((\SEGS0_INSTANCE|Equal1~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & 
-- (\SEGS0_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal0~4_combout\,
	datab => \SEGS0_INSTANCE|Equal5~0_combout\,
	datac => \SEGS0_INSTANCE|Equal1~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideNor0~2_combout\);

-- Location: LCCOMB_X86_Y47_N22
\SEGS0_INSTANCE|WideNor0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~4_combout\ = (\SEGS0_INSTANCE|WideNor0~3_combout\) # (\SEGS0_INSTANCE|WideNor0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS0_INSTANCE|WideNor0~3_combout\,
	datad => \SEGS0_INSTANCE|WideNor0~2_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~4_combout\);

-- Location: LCCOMB_X87_Y50_N30
\SEGS0_INSTANCE|WideNor0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~10_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((!\SEGS0_INSTANCE|Equal5~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & (!\SEGS0_INSTANCE|Equal2~0_combout\))) # 
-- (!\SEGS0_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal2~0_combout\,
	datab => \SEGS0_INSTANCE|Equal0~4_combout\,
	datac => \SEGS0_INSTANCE|Equal5~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideNor0~10_combout\);

-- Location: LCCOMB_X86_Y50_N28
\SEGS0_INSTANCE|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal3~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2) & (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0) & \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(1),
	combout => \SEGS0_INSTANCE|Equal3~0_combout\);

-- Location: LCCOMB_X86_Y47_N26
\SEGS0_INSTANCE|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal8~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & \SEGS0_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datad => \SEGS0_INSTANCE|Equal0~4_combout\,
	combout => \SEGS0_INSTANCE|Equal8~0_combout\);

-- Location: LCCOMB_X87_Y49_N6
\SEGS0_INSTANCE|WideNor0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~9_combout\ = (\SEGS0_INSTANCE|Equal3~0_combout\ & (!\SEGS0_INSTANCE|Equal8~0_combout\ & ((!\SEGS0_INSTANCE|Equal0~3_combout\) # (!\SEGS0_INSTANCE|Equal16~1_combout\)))) # (!\SEGS0_INSTANCE|Equal3~0_combout\ & 
-- (((!\SEGS0_INSTANCE|Equal0~3_combout\) # (!\SEGS0_INSTANCE|Equal16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal3~0_combout\,
	datab => \SEGS0_INSTANCE|Equal8~0_combout\,
	datac => \SEGS0_INSTANCE|Equal16~1_combout\,
	datad => \SEGS0_INSTANCE|Equal0~3_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~9_combout\);

-- Location: LCCOMB_X87_Y49_N0
\SEGS0_INSTANCE|WideNor0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~11_combout\ = (\SEGS0_INSTANCE|WideNor0~10_combout\ & (\SEGS0_INSTANCE|WideNor0~9_combout\ & ((!\SEGS0_INSTANCE|Equal1~0_combout\) # (!\SEGS0_INSTANCE|Equal16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal16~1_combout\,
	datab => \SEGS0_INSTANCE|Equal1~0_combout\,
	datac => \SEGS0_INSTANCE|WideNor0~10_combout\,
	datad => \SEGS0_INSTANCE|WideNor0~9_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~11_combout\);

-- Location: LCCOMB_X87_Y50_N8
\SEGS0_INSTANCE|WideNor0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~12_combout\ = ((!\SEGS0_INSTANCE|Equal6~0_combout\ & ((!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3)) # (!\SEGS0_INSTANCE|Equal0~3_combout\)))) # (!\SEGS0_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal0~3_combout\,
	datab => \SEGS0_INSTANCE|Equal0~4_combout\,
	datac => \SEGS0_INSTANCE|Equal6~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideNor0~12_combout\);

-- Location: LCCOMB_X87_Y50_N22
\SEGS0_INSTANCE|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr3~0_combout\ = (((!\SEGS0_INSTANCE|Equal7~0_combout\ & !\SEGS0_INSTANCE|Equal2~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3))) # (!\SEGS0_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal7~0_combout\,
	datab => \SEGS0_INSTANCE|Equal0~4_combout\,
	datac => \SEGS0_INSTANCE|Equal2~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideOr3~0_combout\);

-- Location: LCCOMB_X87_Y50_N0
\SEGS0_INSTANCE|WideNor0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~13_combout\ = (\SEGS0_INSTANCE|WideOr6~3_combout\ & (\SEGS0_INSTANCE|WideNor0~11_combout\ & (\SEGS0_INSTANCE|WideNor0~12_combout\ & \SEGS0_INSTANCE|WideOr3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|WideOr6~3_combout\,
	datab => \SEGS0_INSTANCE|WideNor0~11_combout\,
	datac => \SEGS0_INSTANCE|WideNor0~12_combout\,
	datad => \SEGS0_INSTANCE|WideOr3~0_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~13_combout\);

-- Location: LCCOMB_X87_Y49_N20
\SEGS0_INSTANCE|WideNor0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~5_combout\ = (\SEGS0_INSTANCE|Equal24~0_combout\ & (!\SEGS0_INSTANCE|Equal5~0_combout\ & ((!\SEGS0_INSTANCE|Equal0~5_combout\) # (!\SEGS0_INSTANCE|Equal1~0_combout\)))) # (!\SEGS0_INSTANCE|Equal24~0_combout\ & 
-- (((!\SEGS0_INSTANCE|Equal0~5_combout\)) # (!\SEGS0_INSTANCE|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal24~0_combout\,
	datab => \SEGS0_INSTANCE|Equal1~0_combout\,
	datac => \SEGS0_INSTANCE|Equal5~0_combout\,
	datad => \SEGS0_INSTANCE|Equal0~5_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~5_combout\);

-- Location: LCCOMB_X87_Y49_N18
\SEGS0_INSTANCE|WideNor0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~6_combout\ = (\SEGS0_INSTANCE|WideNor0~5_combout\ & (((!\SEGS0_INSTANCE|Equal0~3_combout\ & !\SEGS0_INSTANCE|Equal3~0_combout\)) # (!\SEGS0_INSTANCE|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal24~0_combout\,
	datab => \SEGS0_INSTANCE|Equal0~3_combout\,
	datac => \SEGS0_INSTANCE|Equal3~0_combout\,
	datad => \SEGS0_INSTANCE|WideNor0~5_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~6_combout\);

-- Location: LCCOMB_X87_Y49_N28
\SEGS0_INSTANCE|WideNor0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~7_combout\ = (\SEGS0_INSTANCE|WideNor0~6_combout\ & (((!\SEGS0_INSTANCE|Equal7~0_combout\ & !\SEGS0_INSTANCE|Equal3~0_combout\)) # (!\SEGS0_INSTANCE|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal7~0_combout\,
	datab => \SEGS0_INSTANCE|WideNor0~6_combout\,
	datac => \SEGS0_INSTANCE|Equal3~0_combout\,
	datad => \SEGS0_INSTANCE|Equal0~5_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~7_combout\);

-- Location: LCCOMB_X87_Y49_N22
\SEGS0_INSTANCE|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal25~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & (\SEGS0_INSTANCE|Equal1~0_combout\ & \SEGS0_INSTANCE|Equal16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datab => \SEGS0_INSTANCE|Equal1~0_combout\,
	datad => \SEGS0_INSTANCE|Equal16~0_combout\,
	combout => \SEGS0_INSTANCE|Equal25~0_combout\);

-- Location: LCCOMB_X87_Y49_N16
\SEGS0_INSTANCE|WideNor0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~8_combout\ = (\SEGS0_INSTANCE|WideNor0~7_combout\ & (!\SEGS0_INSTANCE|Equal25~0_combout\ & ((!\SEGS0_INSTANCE|Equal16~1_combout\) # (!\SEGS0_INSTANCE|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal3~0_combout\,
	datab => \SEGS0_INSTANCE|WideNor0~7_combout\,
	datac => \SEGS0_INSTANCE|Equal16~1_combout\,
	datad => \SEGS0_INSTANCE|Equal25~0_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~8_combout\);

-- Location: LCCOMB_X87_Y49_N4
\SEGS0_INSTANCE|WideNor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideNor0~combout\ = ((\SEGS0_INSTANCE|WideNor0~4_combout\) # ((!\SEGS0_INSTANCE|WideNor0~8_combout\) # (!\SEGS0_INSTANCE|WideNor0~13_combout\))) # (!\SEGS0_INSTANCE|WideNor0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|WideNor0~15_combout\,
	datab => \SEGS0_INSTANCE|WideNor0~4_combout\,
	datac => \SEGS0_INSTANCE|WideNor0~13_combout\,
	datad => \SEGS0_INSTANCE|WideNor0~8_combout\,
	combout => \SEGS0_INSTANCE|WideNor0~combout\);

-- Location: LCCOMB_X86_Y50_N0
\SEGS0_INSTANCE|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr6~combout\ = (((\SEGS0_INSTANCE|WideOr6~0_combout\) # (!\SEGS0_INSTANCE|WideNor0~combout\)) # (!\SEGS0_INSTANCE|WideOr3~1_combout\)) # (!\SEGS0_INSTANCE|WideOr6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|WideOr6~3_combout\,
	datab => \SEGS0_INSTANCE|WideOr3~1_combout\,
	datac => \SEGS0_INSTANCE|WideOr6~0_combout\,
	datad => \SEGS0_INSTANCE|WideNor0~combout\,
	combout => \SEGS0_INSTANCE|WideOr6~combout\);

-- Location: LCCOMB_X87_Y49_N12
\SEGS0_INSTANCE|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr5~0_combout\ = (\SEGS0_INSTANCE|Equal16~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((\SEGS0_INSTANCE|Equal1~0_combout\) # (\SEGS0_INSTANCE|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal16~0_combout\,
	datab => \SEGS0_INSTANCE|Equal1~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datad => \SEGS0_INSTANCE|Equal7~0_combout\,
	combout => \SEGS0_INSTANCE|WideOr5~0_combout\);

-- Location: LCCOMB_X87_Y49_N30
\SEGS0_INSTANCE|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr5~1_combout\ = (\SEGS0_INSTANCE|WideOr5~0_combout\) # (((!\SEGS0_INSTANCE|WideNor0~8_combout\) # (!\SEGS0_INSTANCE|WideNor0~10_combout\)) # (!\SEGS0_INSTANCE|WideNor0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|WideOr5~0_combout\,
	datab => \SEGS0_INSTANCE|WideNor0~combout\,
	datac => \SEGS0_INSTANCE|WideNor0~10_combout\,
	datad => \SEGS0_INSTANCE|WideNor0~8_combout\,
	combout => \SEGS0_INSTANCE|WideOr5~1_combout\);

-- Location: LCCOMB_X86_Y50_N22
\SEGS0_INSTANCE|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr2~0_combout\ = (!\SEGS0_INSTANCE|Equal25~0_combout\ & (((!\SEGS0_INSTANCE|Equal2~0_combout\ & !\SEGS0_INSTANCE|Equal5~0_combout\)) # (!\SEGS0_INSTANCE|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal2~0_combout\,
	datab => \SEGS0_INSTANCE|Equal16~1_combout\,
	datac => \SEGS0_INSTANCE|Equal25~0_combout\,
	datad => \SEGS0_INSTANCE|Equal5~0_combout\,
	combout => \SEGS0_INSTANCE|WideOr2~0_combout\);

-- Location: LCCOMB_X86_Y50_N24
\SEGS0_INSTANCE|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr3~2_combout\ = (((\SEGS0_INSTANCE|Equal4~0_combout\ & \SEGS0_INSTANCE|Equal0~5_combout\)) # (!\SEGS0_INSTANCE|WideOr2~0_combout\)) # (!\SEGS0_INSTANCE|WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal4~0_combout\,
	datab => \SEGS0_INSTANCE|WideOr3~0_combout\,
	datac => \SEGS0_INSTANCE|WideOr2~0_combout\,
	datad => \SEGS0_INSTANCE|Equal0~5_combout\,
	combout => \SEGS0_INSTANCE|WideOr3~2_combout\);

-- Location: LCCOMB_X86_Y50_N2
\SEGS0_INSTANCE|WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr3~3_combout\ = (\SEGS0_INSTANCE|WideOr3~1_combout\ & \SEGS0_INSTANCE|WideNor0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS0_INSTANCE|WideOr3~1_combout\,
	datad => \SEGS0_INSTANCE|WideNor0~combout\,
	combout => \SEGS0_INSTANCE|WideOr3~3_combout\);

-- Location: LCCOMB_X86_Y50_N20
\SEGS0_INSTANCE|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr3~combout\ = (\SEGS0_INSTANCE|WideOr3~2_combout\) # (((\SEGS0_INSTANCE|Equal6~0_combout\ & \SEGS0_INSTANCE|Equal16~1_combout\)) # (!\SEGS0_INSTANCE|WideOr3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal6~0_combout\,
	datab => \SEGS0_INSTANCE|WideOr3~2_combout\,
	datac => \SEGS0_INSTANCE|Equal16~1_combout\,
	datad => \SEGS0_INSTANCE|WideOr3~3_combout\,
	combout => \SEGS0_INSTANCE|WideOr3~combout\);

-- Location: LCCOMB_X87_Y50_N2
\SEGS0_INSTANCE|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr2~1_combout\ = (\SEGS0_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & (\SEGS0_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & 
-- ((\SEGS0_INSTANCE|Equal0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datab => \SEGS0_INSTANCE|Equal16~0_combout\,
	datac => \SEGS0_INSTANCE|Equal5~0_combout\,
	datad => \SEGS0_INSTANCE|Equal0~3_combout\,
	combout => \SEGS0_INSTANCE|WideOr2~1_combout\);

-- Location: LCCOMB_X87_Y50_N10
\SEGS0_INSTANCE|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr1~1_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((!\SEGS0_INSTANCE|Equal2~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & (!\SEGS0_INSTANCE|Equal3~0_combout\))) # 
-- (!\SEGS0_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal16~0_combout\,
	datab => \SEGS0_INSTANCE|Equal3~0_combout\,
	datac => \SEGS0_INSTANCE|Equal2~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideOr1~1_combout\);

-- Location: LCCOMB_X86_Y47_N24
\SEGS0_INSTANCE|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr1~2_combout\ = (\SEGS0_INSTANCE|Equal6~0_combout\ & (!\SEGS0_INSTANCE|Equal24~0_combout\ & ((!\SEGS0_INSTANCE|Equal7~0_combout\) # (!\SEGS0_INSTANCE|Equal8~0_combout\)))) # (!\SEGS0_INSTANCE|Equal6~0_combout\ & 
-- (((!\SEGS0_INSTANCE|Equal7~0_combout\) # (!\SEGS0_INSTANCE|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal6~0_combout\,
	datab => \SEGS0_INSTANCE|Equal24~0_combout\,
	datac => \SEGS0_INSTANCE|Equal8~0_combout\,
	datad => \SEGS0_INSTANCE|Equal7~0_combout\,
	combout => \SEGS0_INSTANCE|WideOr1~2_combout\);

-- Location: LCCOMB_X87_Y49_N8
\SEGS0_INSTANCE|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr0~4_combout\ = (\SEGS0_INSTANCE|WideNor0~combout\ & (((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3)) # (!\SEGS0_INSTANCE|Equal4~0_combout\)) # (!\SEGS0_INSTANCE|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal16~0_combout\,
	datab => \SEGS0_INSTANCE|Equal4~0_combout\,
	datac => \SEGS0_INSTANCE|WideNor0~combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideOr0~4_combout\);

-- Location: LCCOMB_X87_Y50_N16
\SEGS0_INSTANCE|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr1~0_combout\ = (((!\SEGS0_INSTANCE|Equal6~0_combout\ & !\SEGS0_INSTANCE|Equal4~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3))) # (!\SEGS0_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal6~0_combout\,
	datab => \SEGS0_INSTANCE|Equal0~4_combout\,
	datac => \SEGS0_INSTANCE|Equal4~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideOr1~0_combout\);

-- Location: LCCOMB_X87_Y50_N12
\SEGS0_INSTANCE|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr1~3_combout\ = (\SEGS0_INSTANCE|WideOr1~1_combout\ & (\SEGS0_INSTANCE|WideOr1~2_combout\ & (\SEGS0_INSTANCE|WideOr0~4_combout\ & \SEGS0_INSTANCE|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|WideOr1~1_combout\,
	datab => \SEGS0_INSTANCE|WideOr1~2_combout\,
	datac => \SEGS0_INSTANCE|WideOr0~4_combout\,
	datad => \SEGS0_INSTANCE|WideOr1~0_combout\,
	combout => \SEGS0_INSTANCE|WideOr1~3_combout\);

-- Location: LCCOMB_X87_Y50_N4
\SEGS0_INSTANCE|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|Equal2~1_combout\ = (\SEGS0_INSTANCE|Equal2~0_combout\ & (\SEGS0_INSTANCE|Equal0~4_combout\ & !\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal2~0_combout\,
	datab => \SEGS0_INSTANCE|Equal0~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|Equal2~1_combout\);

-- Location: LCCOMB_X86_Y50_N14
\SEGS0_INSTANCE|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr2~combout\ = (\SEGS0_INSTANCE|WideOr2~1_combout\) # (((\SEGS0_INSTANCE|Equal2~1_combout\) # (!\SEGS0_INSTANCE|WideOr2~0_combout\)) # (!\SEGS0_INSTANCE|WideOr1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|WideOr2~1_combout\,
	datab => \SEGS0_INSTANCE|WideOr1~3_combout\,
	datac => \SEGS0_INSTANCE|WideOr2~0_combout\,
	datad => \SEGS0_INSTANCE|Equal2~1_combout\,
	combout => \SEGS0_INSTANCE|WideOr2~combout\);

-- Location: LCCOMB_X87_Y50_N6
\SEGS0_INSTANCE|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr1~4_combout\ = (\SEGS0_INSTANCE|Equal0~4_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((\SEGS0_INSTANCE|Equal6~0_combout\) # (\SEGS0_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal6~0_combout\,
	datab => \SEGS0_INSTANCE|Equal0~4_combout\,
	datac => \SEGS0_INSTANCE|Equal5~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	combout => \SEGS0_INSTANCE|WideOr1~4_combout\);

-- Location: LCCOMB_X87_Y50_N24
\SEGS0_INSTANCE|WideOr1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr1~5_combout\ = (\SEGS0_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & ((\SEGS0_INSTANCE|Equal0~3_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & 
-- (\SEGS0_INSTANCE|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datab => \SEGS0_INSTANCE|Equal16~0_combout\,
	datac => \SEGS0_INSTANCE|Equal7~0_combout\,
	datad => \SEGS0_INSTANCE|Equal0~3_combout\,
	combout => \SEGS0_INSTANCE|WideOr1~5_combout\);

-- Location: LCCOMB_X87_Y49_N24
\SEGS0_INSTANCE|WideOr1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr1~6_combout\ = (\SEGS0_INSTANCE|Equal24~0_combout\ & ((\SEGS0_INSTANCE|Equal4~0_combout\) # ((\SEGS0_INSTANCE|Equal8~0_combout\ & \SEGS0_INSTANCE|Equal3~0_combout\)))) # (!\SEGS0_INSTANCE|Equal24~0_combout\ & 
-- (\SEGS0_INSTANCE|Equal8~0_combout\ & (\SEGS0_INSTANCE|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|Equal24~0_combout\,
	datab => \SEGS0_INSTANCE|Equal8~0_combout\,
	datac => \SEGS0_INSTANCE|Equal3~0_combout\,
	datad => \SEGS0_INSTANCE|Equal4~0_combout\,
	combout => \SEGS0_INSTANCE|WideOr1~6_combout\);

-- Location: LCCOMB_X87_Y50_N18
\SEGS0_INSTANCE|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr1~combout\ = (\SEGS0_INSTANCE|WideOr1~4_combout\) # ((\SEGS0_INSTANCE|WideOr1~5_combout\) # ((\SEGS0_INSTANCE|WideOr1~6_combout\) # (!\SEGS0_INSTANCE|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|WideOr1~4_combout\,
	datab => \SEGS0_INSTANCE|WideOr1~5_combout\,
	datac => \SEGS0_INSTANCE|WideOr1~6_combout\,
	datad => \SEGS0_INSTANCE|WideOr1~3_combout\,
	combout => \SEGS0_INSTANCE|WideOr1~combout\);

-- Location: LCCOMB_X87_Y49_N26
\SEGS0_INSTANCE|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr0~5_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3) & (\SEGS0_INSTANCE|Equal5~0_combout\ & \SEGS0_INSTANCE|Equal0~4_combout\))) # (!\SEGS0_INSTANCE|WideNor0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG1_INSTANCE|D_out\(3),
	datab => \SEGS0_INSTANCE|Equal5~0_combout\,
	datac => \SEGS0_INSTANCE|Equal0~4_combout\,
	datad => \SEGS0_INSTANCE|WideNor0~6_combout\,
	combout => \SEGS0_INSTANCE|WideOr0~5_combout\);

-- Location: LCCOMB_X87_Y49_N14
\SEGS0_INSTANCE|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS0_INSTANCE|WideOr0~combout\ = (((\SEGS0_INSTANCE|WideOr0~5_combout\) # (!\SEGS0_INSTANCE|WideNor0~9_combout\)) # (!\SEGS0_INSTANCE|WideOr0~4_combout\)) # (!\SEGS0_INSTANCE|WideNor0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS0_INSTANCE|WideNor0~15_combout\,
	datab => \SEGS0_INSTANCE|WideOr0~4_combout\,
	datac => \SEGS0_INSTANCE|WideOr0~5_combout\,
	datad => \SEGS0_INSTANCE|WideNor0~9_combout\,
	combout => \SEGS0_INSTANCE|WideOr0~combout\);

-- Location: LCCOMB_X76_Y39_N28
\SEGS1_INSTANCE|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal0~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(12) & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(13) & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(14) & !\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(12),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(13),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(14),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(15),
	combout => \SEGS1_INSTANCE|Equal0~0_combout\);

-- Location: LCCOMB_X80_Y40_N30
\SEGS1_INSTANCE|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal0~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(11) & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(8) & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(9) & !\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(11),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(10),
	combout => \SEGS1_INSTANCE|Equal0~1_combout\);

-- Location: LCCOMB_X81_Y40_N8
\SEGS1_INSTANCE|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal0~2_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(5) & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(7) & !\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(6),
	combout => \SEGS1_INSTANCE|Equal0~2_combout\);

-- Location: LCCOMB_X81_Y38_N24
\SEGS1_INSTANCE|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal16~0_combout\ = (\SEGS1_INSTANCE|Equal0~0_combout\ & (\SEGS1_INSTANCE|Equal0~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(4) & \SEGS1_INSTANCE|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal0~0_combout\,
	datab => \SEGS1_INSTANCE|Equal0~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(4),
	datad => \SEGS1_INSTANCE|Equal0~2_combout\,
	combout => \SEGS1_INSTANCE|Equal16~0_combout\);

-- Location: LCCOMB_X81_Y38_N10
\SEGS1_INSTANCE|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal16~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & \SEGS1_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal16~0_combout\,
	combout => \SEGS1_INSTANCE|Equal16~1_combout\);

-- Location: LCCOMB_X81_Y38_N12
\SEGS1_INSTANCE|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr6~2_combout\ = (((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1))) # (!\SEGS1_INSTANCE|Equal16~1_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	datad => \SEGS1_INSTANCE|Equal16~1_combout\,
	combout => \SEGS1_INSTANCE|WideOr6~2_combout\);

-- Location: LCCOMB_X81_Y38_N18
\SEGS1_INSTANCE|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal0~3_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0) & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	combout => \SEGS1_INSTANCE|Equal0~3_combout\);

-- Location: LCCOMB_X81_Y38_N0
\SEGS1_INSTANCE|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal4~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	combout => \SEGS1_INSTANCE|Equal4~0_combout\);

-- Location: LCCOMB_X81_Y38_N14
\SEGS1_INSTANCE|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal0~4_combout\ = (\SEGS1_INSTANCE|Equal0~0_combout\ & (\SEGS1_INSTANCE|Equal0~1_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(4) & \SEGS1_INSTANCE|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal0~0_combout\,
	datab => \SEGS1_INSTANCE|Equal0~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(4),
	datad => \SEGS1_INSTANCE|Equal0~2_combout\,
	combout => \SEGS1_INSTANCE|Equal0~4_combout\);

-- Location: LCCOMB_X81_Y38_N20
\SEGS1_INSTANCE|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr6~1_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & ((!\SEGS1_INSTANCE|Equal4~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & (!\SEGS1_INSTANCE|Equal0~3_combout\))) # 
-- (!\SEGS1_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal0~3_combout\,
	datab => \SEGS1_INSTANCE|Equal4~0_combout\,
	datac => \SEGS1_INSTANCE|Equal0~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	combout => \SEGS1_INSTANCE|WideOr6~1_combout\);

-- Location: LCCOMB_X81_Y38_N6
\SEGS1_INSTANCE|WideOr6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr6~3_combout\ = (\SEGS1_INSTANCE|WideOr6~2_combout\ & \SEGS1_INSTANCE|WideOr6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideOr6~2_combout\,
	datad => \SEGS1_INSTANCE|WideOr6~1_combout\,
	combout => \SEGS1_INSTANCE|WideOr6~3_combout\);

-- Location: LCCOMB_X81_Y38_N28
\SEGS1_INSTANCE|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal0~5_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & \SEGS1_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datac => \SEGS1_INSTANCE|Equal0~4_combout\,
	combout => \SEGS1_INSTANCE|Equal0~5_combout\);

-- Location: LCCOMB_X80_Y38_N10
\SEGS1_INSTANCE|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal1~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0) & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1) & !\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	combout => \SEGS1_INSTANCE|Equal1~0_combout\);

-- Location: LCCOMB_X80_Y38_N24
\SEGS1_INSTANCE|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal7~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1) & \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	combout => \SEGS1_INSTANCE|Equal7~0_combout\);

-- Location: LCCOMB_X81_Y38_N8
\SEGS1_INSTANCE|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr3~1_combout\ = (\SEGS1_INSTANCE|Equal0~5_combout\ & (((!\SEGS1_INSTANCE|Equal1~0_combout\ & !\SEGS1_INSTANCE|Equal7~0_combout\)))) # (!\SEGS1_INSTANCE|Equal0~5_combout\ & (((!\SEGS1_INSTANCE|Equal1~0_combout\)) # 
-- (!\SEGS1_INSTANCE|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~1_combout\,
	datab => \SEGS1_INSTANCE|Equal0~5_combout\,
	datac => \SEGS1_INSTANCE|Equal1~0_combout\,
	datad => \SEGS1_INSTANCE|Equal7~0_combout\,
	combout => \SEGS1_INSTANCE|WideOr3~1_combout\);

-- Location: LCCOMB_X80_Y38_N26
\SEGS1_INSTANCE|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal6~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1) & \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	combout => \SEGS1_INSTANCE|Equal6~0_combout\);

-- Location: LCCOMB_X80_Y38_N12
\SEGS1_INSTANCE|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal5~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0) & \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	combout => \SEGS1_INSTANCE|Equal5~0_combout\);

-- Location: LCCOMB_X80_Y38_N0
\SEGS1_INSTANCE|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr6~0_combout\ = (\SEGS1_INSTANCE|Equal16~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & ((\SEGS1_INSTANCE|Equal6~0_combout\) # (\SEGS1_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~0_combout\,
	datab => \SEGS1_INSTANCE|Equal6~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal5~0_combout\,
	combout => \SEGS1_INSTANCE|WideOr6~0_combout\);

-- Location: LCCOMB_X80_Y38_N16
\SEGS1_INSTANCE|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal2~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1) & !\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	combout => \SEGS1_INSTANCE|Equal2~0_combout\);

-- Location: LCCOMB_X83_Y38_N4
\SEGS1_INSTANCE|WideNor0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~14_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & (!\SEGS1_INSTANCE|Equal2~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & ((!\SEGS1_INSTANCE|Equal5~0_combout\)))) # 
-- (!\SEGS1_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal2~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datac => \SEGS1_INSTANCE|Equal16~0_combout\,
	datad => \SEGS1_INSTANCE|Equal5~0_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~14_combout\);

-- Location: LCCOMB_X83_Y38_N18
\SEGS1_INSTANCE|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal24~0_combout\ = (\SEGS1_INSTANCE|Equal16~0_combout\ & \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	combout => \SEGS1_INSTANCE|Equal24~0_combout\);

-- Location: LCCOMB_X82_Y38_N30
\SEGS1_INSTANCE|WideNor0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~15_combout\ = (\SEGS1_INSTANCE|WideNor0~14_combout\ & (((!\SEGS1_INSTANCE|Equal0~5_combout\ & !\SEGS1_INSTANCE|Equal24~0_combout\)) # (!\SEGS1_INSTANCE|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideNor0~14_combout\,
	datab => \SEGS1_INSTANCE|Equal0~5_combout\,
	datac => \SEGS1_INSTANCE|Equal4~0_combout\,
	datad => \SEGS1_INSTANCE|Equal24~0_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~15_combout\);

-- Location: LCCOMB_X82_Y38_N14
\SEGS1_INSTANCE|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal8~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & \SEGS1_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal0~4_combout\,
	combout => \SEGS1_INSTANCE|Equal8~0_combout\);

-- Location: LCCOMB_X80_Y38_N30
\SEGS1_INSTANCE|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal3~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1) & !\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(2),
	combout => \SEGS1_INSTANCE|Equal3~0_combout\);

-- Location: LCCOMB_X82_Y38_N28
\SEGS1_INSTANCE|WideNor0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~9_combout\ = (\SEGS1_INSTANCE|Equal16~1_combout\ & (!\SEGS1_INSTANCE|Equal0~3_combout\ & ((!\SEGS1_INSTANCE|Equal3~0_combout\) # (!\SEGS1_INSTANCE|Equal8~0_combout\)))) # (!\SEGS1_INSTANCE|Equal16~1_combout\ & 
-- (((!\SEGS1_INSTANCE|Equal3~0_combout\) # (!\SEGS1_INSTANCE|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~1_combout\,
	datab => \SEGS1_INSTANCE|Equal0~3_combout\,
	datac => \SEGS1_INSTANCE|Equal8~0_combout\,
	datad => \SEGS1_INSTANCE|Equal3~0_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~9_combout\);

-- Location: LCCOMB_X83_Y38_N24
\SEGS1_INSTANCE|WideNor0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~10_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & ((!\SEGS1_INSTANCE|Equal5~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & (!\SEGS1_INSTANCE|Equal2~0_combout\))) # 
-- (!\SEGS1_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal2~0_combout\,
	datab => \SEGS1_INSTANCE|Equal5~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal0~4_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~10_combout\);

-- Location: LCCOMB_X82_Y38_N10
\SEGS1_INSTANCE|WideNor0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~11_combout\ = (\SEGS1_INSTANCE|WideNor0~9_combout\ & (\SEGS1_INSTANCE|WideNor0~10_combout\ & ((!\SEGS1_INSTANCE|Equal1~0_combout\) # (!\SEGS1_INSTANCE|Equal16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~1_combout\,
	datab => \SEGS1_INSTANCE|WideNor0~9_combout\,
	datac => \SEGS1_INSTANCE|Equal1~0_combout\,
	datad => \SEGS1_INSTANCE|WideNor0~10_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~11_combout\);

-- Location: LCCOMB_X81_Y38_N22
\SEGS1_INSTANCE|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr3~0_combout\ = (((!\SEGS1_INSTANCE|Equal2~0_combout\ & !\SEGS1_INSTANCE|Equal7~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3))) # (!\SEGS1_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal0~4_combout\,
	datab => \SEGS1_INSTANCE|Equal2~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal7~0_combout\,
	combout => \SEGS1_INSTANCE|WideOr3~0_combout\);

-- Location: LCCOMB_X83_Y38_N22
\SEGS1_INSTANCE|WideNor0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~12_combout\ = ((!\SEGS1_INSTANCE|Equal6~0_combout\ & ((!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3)) # (!\SEGS1_INSTANCE|Equal0~3_combout\)))) # (!\SEGS1_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal6~0_combout\,
	datab => \SEGS1_INSTANCE|Equal0~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal0~4_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~12_combout\);

-- Location: LCCOMB_X82_Y38_N16
\SEGS1_INSTANCE|WideNor0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~13_combout\ = (\SEGS1_INSTANCE|WideNor0~11_combout\ & (\SEGS1_INSTANCE|WideOr3~0_combout\ & (\SEGS1_INSTANCE|WideOr6~3_combout\ & \SEGS1_INSTANCE|WideNor0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideNor0~11_combout\,
	datab => \SEGS1_INSTANCE|WideOr3~0_combout\,
	datac => \SEGS1_INSTANCE|WideOr6~3_combout\,
	datad => \SEGS1_INSTANCE|WideNor0~12_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~13_combout\);

-- Location: LCCOMB_X82_Y38_N4
\SEGS1_INSTANCE|WideNor0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~2_combout\ = (\SEGS1_INSTANCE|Equal0~4_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & ((\SEGS1_INSTANCE|Equal1~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & 
-- (\SEGS1_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal5~0_combout\,
	datab => \SEGS1_INSTANCE|Equal1~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal0~4_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~2_combout\);

-- Location: LCCOMB_X83_Y38_N28
\SEGS1_INSTANCE|WideNor0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~3_combout\ = (\SEGS1_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & ((\SEGS1_INSTANCE|Equal6~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & 
-- (\SEGS1_INSTANCE|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datac => \SEGS1_INSTANCE|Equal2~0_combout\,
	datad => \SEGS1_INSTANCE|Equal6~0_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~3_combout\);

-- Location: LCCOMB_X82_Y38_N26
\SEGS1_INSTANCE|WideNor0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~4_combout\ = (\SEGS1_INSTANCE|WideNor0~2_combout\) # (\SEGS1_INSTANCE|WideNor0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SEGS1_INSTANCE|WideNor0~2_combout\,
	datad => \SEGS1_INSTANCE|WideNor0~3_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~4_combout\);

-- Location: LCCOMB_X82_Y38_N12
\SEGS1_INSTANCE|WideNor0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~5_combout\ = (\SEGS1_INSTANCE|Equal5~0_combout\ & (!\SEGS1_INSTANCE|Equal24~0_combout\ & ((!\SEGS1_INSTANCE|Equal1~0_combout\) # (!\SEGS1_INSTANCE|Equal0~5_combout\)))) # (!\SEGS1_INSTANCE|Equal5~0_combout\ & 
-- (((!\SEGS1_INSTANCE|Equal1~0_combout\)) # (!\SEGS1_INSTANCE|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal5~0_combout\,
	datab => \SEGS1_INSTANCE|Equal0~5_combout\,
	datac => \SEGS1_INSTANCE|Equal1~0_combout\,
	datad => \SEGS1_INSTANCE|Equal24~0_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~5_combout\);

-- Location: LCCOMB_X82_Y38_N22
\SEGS1_INSTANCE|WideNor0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~6_combout\ = (\SEGS1_INSTANCE|WideNor0~5_combout\ & (((!\SEGS1_INSTANCE|Equal3~0_combout\ & !\SEGS1_INSTANCE|Equal0~3_combout\)) # (!\SEGS1_INSTANCE|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideNor0~5_combout\,
	datab => \SEGS1_INSTANCE|Equal24~0_combout\,
	datac => \SEGS1_INSTANCE|Equal3~0_combout\,
	datad => \SEGS1_INSTANCE|Equal0~3_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~6_combout\);

-- Location: LCCOMB_X82_Y38_N20
\SEGS1_INSTANCE|WideNor0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~7_combout\ = (\SEGS1_INSTANCE|WideNor0~6_combout\ & (((!\SEGS1_INSTANCE|Equal7~0_combout\ & !\SEGS1_INSTANCE|Equal3~0_combout\)) # (!\SEGS1_INSTANCE|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal7~0_combout\,
	datab => \SEGS1_INSTANCE|Equal0~5_combout\,
	datac => \SEGS1_INSTANCE|WideNor0~6_combout\,
	datad => \SEGS1_INSTANCE|Equal3~0_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~7_combout\);

-- Location: LCCOMB_X82_Y38_N6
\SEGS1_INSTANCE|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal25~0_combout\ = (\SEGS1_INSTANCE|Equal16~0_combout\ & (\SEGS1_INSTANCE|Equal1~0_combout\ & \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~0_combout\,
	datab => \SEGS1_INSTANCE|Equal1~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	combout => \SEGS1_INSTANCE|Equal25~0_combout\);

-- Location: LCCOMB_X82_Y38_N0
\SEGS1_INSTANCE|WideNor0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~8_combout\ = (\SEGS1_INSTANCE|WideNor0~7_combout\ & (!\SEGS1_INSTANCE|Equal25~0_combout\ & ((!\SEGS1_INSTANCE|Equal3~0_combout\) # (!\SEGS1_INSTANCE|Equal16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~1_combout\,
	datab => \SEGS1_INSTANCE|WideNor0~7_combout\,
	datac => \SEGS1_INSTANCE|Equal25~0_combout\,
	datad => \SEGS1_INSTANCE|Equal3~0_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~8_combout\);

-- Location: LCCOMB_X82_Y38_N24
\SEGS1_INSTANCE|WideNor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideNor0~combout\ = (((\SEGS1_INSTANCE|WideNor0~4_combout\) # (!\SEGS1_INSTANCE|WideNor0~8_combout\)) # (!\SEGS1_INSTANCE|WideNor0~13_combout\)) # (!\SEGS1_INSTANCE|WideNor0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideNor0~15_combout\,
	datab => \SEGS1_INSTANCE|WideNor0~13_combout\,
	datac => \SEGS1_INSTANCE|WideNor0~4_combout\,
	datad => \SEGS1_INSTANCE|WideNor0~8_combout\,
	combout => \SEGS1_INSTANCE|WideNor0~combout\);

-- Location: LCCOMB_X81_Y38_N26
\SEGS1_INSTANCE|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr6~combout\ = (((\SEGS1_INSTANCE|WideOr6~0_combout\) # (!\SEGS1_INSTANCE|WideNor0~combout\)) # (!\SEGS1_INSTANCE|WideOr3~1_combout\)) # (!\SEGS1_INSTANCE|WideOr6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideOr6~3_combout\,
	datab => \SEGS1_INSTANCE|WideOr3~1_combout\,
	datac => \SEGS1_INSTANCE|WideOr6~0_combout\,
	datad => \SEGS1_INSTANCE|WideNor0~combout\,
	combout => \SEGS1_INSTANCE|WideOr6~combout\);

-- Location: LCCOMB_X80_Y38_N8
\SEGS1_INSTANCE|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr5~0_combout\ = (\SEGS1_INSTANCE|Equal16~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & ((\SEGS1_INSTANCE|Equal7~0_combout\) # (\SEGS1_INSTANCE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~0_combout\,
	datab => \SEGS1_INSTANCE|Equal7~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal1~0_combout\,
	combout => \SEGS1_INSTANCE|WideOr5~0_combout\);

-- Location: LCCOMB_X83_Y38_N26
\SEGS1_INSTANCE|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr5~1_combout\ = (((\SEGS1_INSTANCE|WideOr5~0_combout\) # (!\SEGS1_INSTANCE|WideNor0~10_combout\)) # (!\SEGS1_INSTANCE|WideNor0~combout\)) # (!\SEGS1_INSTANCE|WideNor0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideNor0~8_combout\,
	datab => \SEGS1_INSTANCE|WideNor0~combout\,
	datac => \SEGS1_INSTANCE|WideOr5~0_combout\,
	datad => \SEGS1_INSTANCE|WideNor0~10_combout\,
	combout => \SEGS1_INSTANCE|WideOr5~1_combout\);

-- Location: LCCOMB_X80_Y38_N18
\SEGS1_INSTANCE|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal22~0_combout\ = (\SEGS1_INSTANCE|Equal16~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & \SEGS1_INSTANCE|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal6~0_combout\,
	combout => \SEGS1_INSTANCE|Equal22~0_combout\);

-- Location: LCCOMB_X81_Y38_N16
\SEGS1_INSTANCE|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr2~0_combout\ = (!\SEGS1_INSTANCE|Equal25~0_combout\ & (((!\SEGS1_INSTANCE|Equal2~0_combout\ & !\SEGS1_INSTANCE|Equal5~0_combout\)) # (!\SEGS1_INSTANCE|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal25~0_combout\,
	datab => \SEGS1_INSTANCE|Equal2~0_combout\,
	datac => \SEGS1_INSTANCE|Equal5~0_combout\,
	datad => \SEGS1_INSTANCE|Equal16~1_combout\,
	combout => \SEGS1_INSTANCE|WideOr2~0_combout\);

-- Location: LCCOMB_X81_Y38_N2
\SEGS1_INSTANCE|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr3~2_combout\ = (((\SEGS1_INSTANCE|Equal4~0_combout\ & \SEGS1_INSTANCE|Equal0~5_combout\)) # (!\SEGS1_INSTANCE|WideOr2~0_combout\)) # (!\SEGS1_INSTANCE|WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideOr3~0_combout\,
	datab => \SEGS1_INSTANCE|Equal4~0_combout\,
	datac => \SEGS1_INSTANCE|WideOr2~0_combout\,
	datad => \SEGS1_INSTANCE|Equal0~5_combout\,
	combout => \SEGS1_INSTANCE|WideOr3~2_combout\);

-- Location: LCCOMB_X81_Y38_N4
\SEGS1_INSTANCE|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr3~combout\ = (\SEGS1_INSTANCE|Equal22~0_combout\) # (((\SEGS1_INSTANCE|WideOr3~2_combout\) # (!\SEGS1_INSTANCE|WideOr3~1_combout\)) # (!\SEGS1_INSTANCE|WideNor0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal22~0_combout\,
	datab => \SEGS1_INSTANCE|WideNor0~combout\,
	datac => \SEGS1_INSTANCE|WideOr3~1_combout\,
	datad => \SEGS1_INSTANCE|WideOr3~2_combout\,
	combout => \SEGS1_INSTANCE|WideOr3~combout\);

-- Location: LCCOMB_X82_Y38_N18
\SEGS1_INSTANCE|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr2~1_combout\ = (\SEGS1_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & (\SEGS1_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & 
-- ((\SEGS1_INSTANCE|Equal0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal5~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datac => \SEGS1_INSTANCE|Equal16~0_combout\,
	datad => \SEGS1_INSTANCE|Equal0~3_combout\,
	combout => \SEGS1_INSTANCE|WideOr2~1_combout\);

-- Location: LCCOMB_X83_Y38_N10
\SEGS1_INSTANCE|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr1~0_combout\ = (((!\SEGS1_INSTANCE|Equal6~0_combout\ & !\SEGS1_INSTANCE|Equal4~0_combout\)) # (!\SEGS1_INSTANCE|Equal0~4_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal6~0_combout\,
	datab => \SEGS1_INSTANCE|Equal4~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal0~4_combout\,
	combout => \SEGS1_INSTANCE|WideOr1~0_combout\);

-- Location: LCCOMB_X83_Y38_N20
\SEGS1_INSTANCE|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr1~1_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & ((!\SEGS1_INSTANCE|Equal2~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & (!\SEGS1_INSTANCE|Equal3~0_combout\))) # 
-- (!\SEGS1_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal3~0_combout\,
	datab => \SEGS1_INSTANCE|Equal16~0_combout\,
	datac => \SEGS1_INSTANCE|Equal2~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	combout => \SEGS1_INSTANCE|WideOr1~1_combout\);

-- Location: LCCOMB_X83_Y38_N8
\SEGS1_INSTANCE|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr0~4_combout\ = (\SEGS1_INSTANCE|WideNor0~combout\ & (((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3)) # (!\SEGS1_INSTANCE|Equal4~0_combout\)) # (!\SEGS1_INSTANCE|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal16~0_combout\,
	datab => \SEGS1_INSTANCE|Equal4~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|WideNor0~combout\,
	combout => \SEGS1_INSTANCE|WideOr0~4_combout\);

-- Location: LCCOMB_X83_Y38_N2
\SEGS1_INSTANCE|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr1~2_combout\ = (\SEGS1_INSTANCE|Equal7~0_combout\ & (!\SEGS1_INSTANCE|Equal8~0_combout\ & ((!\SEGS1_INSTANCE|Equal6~0_combout\) # (!\SEGS1_INSTANCE|Equal24~0_combout\)))) # (!\SEGS1_INSTANCE|Equal7~0_combout\ & 
-- (((!\SEGS1_INSTANCE|Equal6~0_combout\)) # (!\SEGS1_INSTANCE|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal7~0_combout\,
	datab => \SEGS1_INSTANCE|Equal24~0_combout\,
	datac => \SEGS1_INSTANCE|Equal6~0_combout\,
	datad => \SEGS1_INSTANCE|Equal8~0_combout\,
	combout => \SEGS1_INSTANCE|WideOr1~2_combout\);

-- Location: LCCOMB_X83_Y38_N0
\SEGS1_INSTANCE|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr1~3_combout\ = (\SEGS1_INSTANCE|WideOr1~0_combout\ & (\SEGS1_INSTANCE|WideOr1~1_combout\ & (\SEGS1_INSTANCE|WideOr0~4_combout\ & \SEGS1_INSTANCE|WideOr1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideOr1~0_combout\,
	datab => \SEGS1_INSTANCE|WideOr1~1_combout\,
	datac => \SEGS1_INSTANCE|WideOr0~4_combout\,
	datad => \SEGS1_INSTANCE|WideOr1~2_combout\,
	combout => \SEGS1_INSTANCE|WideOr1~3_combout\);

-- Location: LCCOMB_X81_Y38_N30
\SEGS1_INSTANCE|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|Equal2~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & (\SEGS1_INSTANCE|Equal0~4_combout\ & \SEGS1_INSTANCE|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datac => \SEGS1_INSTANCE|Equal0~4_combout\,
	datad => \SEGS1_INSTANCE|Equal2~0_combout\,
	combout => \SEGS1_INSTANCE|Equal2~1_combout\);

-- Location: LCCOMB_X82_Y38_N8
\SEGS1_INSTANCE|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr2~combout\ = ((\SEGS1_INSTANCE|WideOr2~1_combout\) # ((\SEGS1_INSTANCE|Equal2~1_combout\) # (!\SEGS1_INSTANCE|WideOr1~3_combout\))) # (!\SEGS1_INSTANCE|WideOr2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideOr2~0_combout\,
	datab => \SEGS1_INSTANCE|WideOr2~1_combout\,
	datac => \SEGS1_INSTANCE|WideOr1~3_combout\,
	datad => \SEGS1_INSTANCE|Equal2~1_combout\,
	combout => \SEGS1_INSTANCE|WideOr2~combout\);

-- Location: LCCOMB_X83_Y38_N6
\SEGS1_INSTANCE|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr1~4_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & (\SEGS1_INSTANCE|Equal0~4_combout\ & ((\SEGS1_INSTANCE|Equal6~0_combout\) # (\SEGS1_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal6~0_combout\,
	datab => \SEGS1_INSTANCE|Equal5~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datad => \SEGS1_INSTANCE|Equal0~4_combout\,
	combout => \SEGS1_INSTANCE|WideOr1~4_combout\);

-- Location: LCCOMB_X83_Y38_N16
\SEGS1_INSTANCE|WideOr1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr1~5_combout\ = (\SEGS1_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & ((\SEGS1_INSTANCE|Equal0~3_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & 
-- (\SEGS1_INSTANCE|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal7~0_combout\,
	datab => \SEGS1_INSTANCE|Equal0~3_combout\,
	datac => \SEGS1_INSTANCE|Equal16~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	combout => \SEGS1_INSTANCE|WideOr1~5_combout\);

-- Location: LCCOMB_X83_Y38_N30
\SEGS1_INSTANCE|WideOr1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr1~6_combout\ = (\SEGS1_INSTANCE|Equal8~0_combout\ & ((\SEGS1_INSTANCE|Equal3~0_combout\) # ((\SEGS1_INSTANCE|Equal4~0_combout\ & \SEGS1_INSTANCE|Equal24~0_combout\)))) # (!\SEGS1_INSTANCE|Equal8~0_combout\ & 
-- (\SEGS1_INSTANCE|Equal4~0_combout\ & ((\SEGS1_INSTANCE|Equal24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal8~0_combout\,
	datab => \SEGS1_INSTANCE|Equal4~0_combout\,
	datac => \SEGS1_INSTANCE|Equal3~0_combout\,
	datad => \SEGS1_INSTANCE|Equal24~0_combout\,
	combout => \SEGS1_INSTANCE|WideOr1~6_combout\);

-- Location: LCCOMB_X83_Y38_N12
\SEGS1_INSTANCE|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr1~combout\ = (\SEGS1_INSTANCE|WideOr1~4_combout\) # ((\SEGS1_INSTANCE|WideOr1~5_combout\) # ((\SEGS1_INSTANCE|WideOr1~6_combout\) # (!\SEGS1_INSTANCE|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideOr1~4_combout\,
	datab => \SEGS1_INSTANCE|WideOr1~5_combout\,
	datac => \SEGS1_INSTANCE|WideOr1~6_combout\,
	datad => \SEGS1_INSTANCE|WideOr1~3_combout\,
	combout => \SEGS1_INSTANCE|WideOr1~combout\);

-- Location: LCCOMB_X82_Y38_N2
\SEGS1_INSTANCE|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr0~5_combout\ = ((\SEGS1_INSTANCE|Equal5~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3) & \SEGS1_INSTANCE|Equal0~4_combout\))) # (!\SEGS1_INSTANCE|WideNor0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|Equal5~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG2_INSTANCE|D_out\(3),
	datac => \SEGS1_INSTANCE|WideNor0~6_combout\,
	datad => \SEGS1_INSTANCE|Equal0~4_combout\,
	combout => \SEGS1_INSTANCE|WideOr0~5_combout\);

-- Location: LCCOMB_X83_Y38_N14
\SEGS1_INSTANCE|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS1_INSTANCE|WideOr0~combout\ = (\SEGS1_INSTANCE|WideOr0~5_combout\) # (((!\SEGS1_INSTANCE|WideNor0~9_combout\) # (!\SEGS1_INSTANCE|WideOr0~4_combout\)) # (!\SEGS1_INSTANCE|WideNor0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS1_INSTANCE|WideOr0~5_combout\,
	datab => \SEGS1_INSTANCE|WideNor0~15_combout\,
	datac => \SEGS1_INSTANCE|WideOr0~4_combout\,
	datad => \SEGS1_INSTANCE|WideNor0~9_combout\,
	combout => \SEGS1_INSTANCE|WideOr0~combout\);

-- Location: LCCOMB_X85_Y37_N30
\SEGS2_INSTANCE|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal4~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	combout => \SEGS2_INSTANCE|Equal4~0_combout\);

-- Location: LCCOMB_X77_Y39_N14
\SEGS2_INSTANCE|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal0~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(9) & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(11) & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(8) & !\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(9),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(11),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(8),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(10),
	combout => \SEGS2_INSTANCE|Equal0~1_combout\);

-- Location: LCCOMB_X77_Y39_N18
\SEGS2_INSTANCE|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal0~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(13) & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(14) & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(12) & !\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(13),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(14),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(12),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(15),
	combout => \SEGS2_INSTANCE|Equal0~0_combout\);

-- Location: LCCOMB_X77_Y39_N12
\SEGS2_INSTANCE|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal0~2_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(6) & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(7) & !\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(6),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(5),
	combout => \SEGS2_INSTANCE|Equal0~2_combout\);

-- Location: LCCOMB_X77_Y39_N6
\SEGS2_INSTANCE|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal16~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(4) & (\SEGS2_INSTANCE|Equal0~1_combout\ & (\SEGS2_INSTANCE|Equal0~0_combout\ & \SEGS2_INSTANCE|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(4),
	datab => \SEGS2_INSTANCE|Equal0~1_combout\,
	datac => \SEGS2_INSTANCE|Equal0~0_combout\,
	datad => \SEGS2_INSTANCE|Equal0~2_combout\,
	combout => \SEGS2_INSTANCE|Equal16~0_combout\);

-- Location: LCCOMB_X86_Y37_N24
\SEGS2_INSTANCE|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal16~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & \SEGS2_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal16~0_combout\,
	combout => \SEGS2_INSTANCE|Equal16~1_combout\);

-- Location: LCCOMB_X85_Y37_N20
\SEGS2_INSTANCE|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr6~1_combout\ = (((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1))) # (!\SEGS2_INSTANCE|Equal16~1_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datad => \SEGS2_INSTANCE|Equal16~1_combout\,
	combout => \SEGS2_INSTANCE|WideOr6~1_combout\);

-- Location: LCCOMB_X77_Y39_N16
\SEGS2_INSTANCE|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal0~3_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(4) & (\SEGS2_INSTANCE|Equal0~1_combout\ & (\SEGS2_INSTANCE|Equal0~0_combout\ & \SEGS2_INSTANCE|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(4),
	datab => \SEGS2_INSTANCE|Equal0~1_combout\,
	datac => \SEGS2_INSTANCE|Equal0~0_combout\,
	datad => \SEGS2_INSTANCE|Equal0~2_combout\,
	combout => \SEGS2_INSTANCE|Equal0~3_combout\);

-- Location: LCCOMB_X85_Y37_N28
\SEGS2_INSTANCE|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal0~4_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1) & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	combout => \SEGS2_INSTANCE|Equal0~4_combout\);

-- Location: LCCOMB_X85_Y37_N26
\SEGS2_INSTANCE|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal0~5_combout\ = (\SEGS2_INSTANCE|Equal0~3_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & \SEGS2_INSTANCE|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS2_INSTANCE|Equal0~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal0~4_combout\,
	combout => \SEGS2_INSTANCE|Equal0~5_combout\);

-- Location: LCCOMB_X86_Y36_N0
\SEGS2_INSTANCE|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal8~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & \SEGS2_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal0~3_combout\,
	combout => \SEGS2_INSTANCE|Equal8~0_combout\);

-- Location: LCCOMB_X85_Y37_N0
\SEGS2_INSTANCE|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr6~2_combout\ = (\SEGS2_INSTANCE|WideOr6~1_combout\ & (!\SEGS2_INSTANCE|Equal0~5_combout\ & ((!\SEGS2_INSTANCE|Equal8~0_combout\) # (!\SEGS2_INSTANCE|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal4~0_combout\,
	datab => \SEGS2_INSTANCE|WideOr6~1_combout\,
	datac => \SEGS2_INSTANCE|Equal0~5_combout\,
	datad => \SEGS2_INSTANCE|Equal8~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr6~2_combout\);

-- Location: LCCOMB_X85_Y37_N12
\SEGS2_INSTANCE|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal5~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2) & \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	combout => \SEGS2_INSTANCE|Equal5~0_combout\);

-- Location: LCCOMB_X85_Y37_N18
\SEGS2_INSTANCE|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal6~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	combout => \SEGS2_INSTANCE|Equal6~0_combout\);

-- Location: LCCOMB_X85_Y36_N12
\SEGS2_INSTANCE|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr6~0_combout\ = (\SEGS2_INSTANCE|Equal16~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & ((\SEGS2_INSTANCE|Equal5~0_combout\) # (\SEGS2_INSTANCE|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal16~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datac => \SEGS2_INSTANCE|Equal5~0_combout\,
	datad => \SEGS2_INSTANCE|Equal6~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr6~0_combout\);

-- Location: LCCOMB_X85_Y37_N14
\SEGS2_INSTANCE|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal1~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1) & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2) & \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	combout => \SEGS2_INSTANCE|Equal1~0_combout\);

-- Location: LCCOMB_X85_Y37_N8
\SEGS2_INSTANCE|WideNor0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~2_combout\ = (\SEGS2_INSTANCE|Equal0~3_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & ((\SEGS2_INSTANCE|Equal1~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & 
-- (\SEGS2_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal5~0_combout\,
	datab => \SEGS2_INSTANCE|Equal0~3_combout\,
	datac => \SEGS2_INSTANCE|Equal1~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	combout => \SEGS2_INSTANCE|WideNor0~2_combout\);

-- Location: LCCOMB_X85_Y37_N6
\SEGS2_INSTANCE|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal2~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1) & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	combout => \SEGS2_INSTANCE|Equal2~0_combout\);

-- Location: LCCOMB_X85_Y36_N10
\SEGS2_INSTANCE|WideNor0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~3_combout\ = (\SEGS2_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & (\SEGS2_INSTANCE|Equal6~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & 
-- ((\SEGS2_INSTANCE|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal16~0_combout\,
	datab => \SEGS2_INSTANCE|Equal6~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal2~0_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~3_combout\);

-- Location: LCCOMB_X85_Y36_N20
\SEGS2_INSTANCE|WideNor0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~4_combout\ = (\SEGS2_INSTANCE|WideNor0~2_combout\) # (\SEGS2_INSTANCE|WideNor0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SEGS2_INSTANCE|WideNor0~2_combout\,
	datad => \SEGS2_INSTANCE|WideNor0~3_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~4_combout\);

-- Location: LCCOMB_X86_Y37_N0
\SEGS2_INSTANCE|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal25~0_combout\ = (\SEGS2_INSTANCE|Equal16~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & \SEGS2_INSTANCE|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS2_INSTANCE|Equal16~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal1~0_combout\,
	combout => \SEGS2_INSTANCE|Equal25~0_combout\);

-- Location: LCCOMB_X85_Y37_N10
\SEGS2_INSTANCE|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal7~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2) & \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	combout => \SEGS2_INSTANCE|Equal7~0_combout\);

-- Location: LCCOMB_X85_Y37_N24
\SEGS2_INSTANCE|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal3~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1) & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2) & \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(0),
	combout => \SEGS2_INSTANCE|Equal3~0_combout\);

-- Location: LCCOMB_X86_Y36_N12
\SEGS2_INSTANCE|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal0~6_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & \SEGS2_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal0~3_combout\,
	combout => \SEGS2_INSTANCE|Equal0~6_combout\);

-- Location: LCCOMB_X86_Y36_N14
\SEGS2_INSTANCE|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal24~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & \SEGS2_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datac => \SEGS2_INSTANCE|Equal16~0_combout\,
	combout => \SEGS2_INSTANCE|Equal24~0_combout\);

-- Location: LCCOMB_X86_Y37_N22
\SEGS2_INSTANCE|WideNor0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~5_combout\ = (\SEGS2_INSTANCE|Equal5~0_combout\ & (!\SEGS2_INSTANCE|Equal24~0_combout\ & ((!\SEGS2_INSTANCE|Equal0~6_combout\) # (!\SEGS2_INSTANCE|Equal1~0_combout\)))) # (!\SEGS2_INSTANCE|Equal5~0_combout\ & 
-- (((!\SEGS2_INSTANCE|Equal0~6_combout\)) # (!\SEGS2_INSTANCE|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal5~0_combout\,
	datab => \SEGS2_INSTANCE|Equal1~0_combout\,
	datac => \SEGS2_INSTANCE|Equal0~6_combout\,
	datad => \SEGS2_INSTANCE|Equal24~0_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~5_combout\);

-- Location: LCCOMB_X86_Y37_N28
\SEGS2_INSTANCE|WideNor0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~6_combout\ = (\SEGS2_INSTANCE|WideNor0~5_combout\ & (((!\SEGS2_INSTANCE|Equal0~4_combout\ & !\SEGS2_INSTANCE|Equal3~0_combout\)) # (!\SEGS2_INSTANCE|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal24~0_combout\,
	datab => \SEGS2_INSTANCE|Equal0~4_combout\,
	datac => \SEGS2_INSTANCE|WideNor0~5_combout\,
	datad => \SEGS2_INSTANCE|Equal3~0_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~6_combout\);

-- Location: LCCOMB_X86_Y37_N26
\SEGS2_INSTANCE|WideNor0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~7_combout\ = (\SEGS2_INSTANCE|WideNor0~6_combout\ & (((!\SEGS2_INSTANCE|Equal7~0_combout\ & !\SEGS2_INSTANCE|Equal3~0_combout\)) # (!\SEGS2_INSTANCE|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal7~0_combout\,
	datab => \SEGS2_INSTANCE|Equal3~0_combout\,
	datac => \SEGS2_INSTANCE|Equal0~6_combout\,
	datad => \SEGS2_INSTANCE|WideNor0~6_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~7_combout\);

-- Location: LCCOMB_X86_Y37_N2
\SEGS2_INSTANCE|WideNor0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~8_combout\ = (!\SEGS2_INSTANCE|Equal25~0_combout\ & (\SEGS2_INSTANCE|WideNor0~7_combout\ & ((!\SEGS2_INSTANCE|Equal3~0_combout\) # (!\SEGS2_INSTANCE|Equal16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal16~1_combout\,
	datab => \SEGS2_INSTANCE|Equal25~0_combout\,
	datac => \SEGS2_INSTANCE|WideNor0~7_combout\,
	datad => \SEGS2_INSTANCE|Equal3~0_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~8_combout\);

-- Location: LCCOMB_X85_Y37_N4
\SEGS2_INSTANCE|WideNor0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~9_combout\ = (\SEGS2_INSTANCE|Equal0~4_combout\ & (!\SEGS2_INSTANCE|Equal16~1_combout\ & ((!\SEGS2_INSTANCE|Equal3~0_combout\) # (!\SEGS2_INSTANCE|Equal8~0_combout\)))) # (!\SEGS2_INSTANCE|Equal0~4_combout\ & 
-- (((!\SEGS2_INSTANCE|Equal3~0_combout\)) # (!\SEGS2_INSTANCE|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal0~4_combout\,
	datab => \SEGS2_INSTANCE|Equal8~0_combout\,
	datac => \SEGS2_INSTANCE|Equal3~0_combout\,
	datad => \SEGS2_INSTANCE|Equal16~1_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~9_combout\);

-- Location: LCCOMB_X85_Y37_N2
\SEGS2_INSTANCE|WideNor0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~10_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & (!\SEGS2_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & ((!\SEGS2_INSTANCE|Equal2~0_combout\)))) # 
-- (!\SEGS2_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal5~0_combout\,
	datab => \SEGS2_INSTANCE|Equal0~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal2~0_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~10_combout\);

-- Location: LCCOMB_X85_Y37_N16
\SEGS2_INSTANCE|WideNor0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~11_combout\ = (\SEGS2_INSTANCE|WideNor0~9_combout\ & (\SEGS2_INSTANCE|WideNor0~10_combout\ & ((!\SEGS2_INSTANCE|Equal16~1_combout\) # (!\SEGS2_INSTANCE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideNor0~9_combout\,
	datab => \SEGS2_INSTANCE|WideNor0~10_combout\,
	datac => \SEGS2_INSTANCE|Equal1~0_combout\,
	datad => \SEGS2_INSTANCE|Equal16~1_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~11_combout\);

-- Location: LCCOMB_X85_Y37_N22
\SEGS2_INSTANCE|WideNor0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~12_combout\ = ((!\SEGS2_INSTANCE|Equal6~0_combout\ & ((!\SEGS2_INSTANCE|Equal0~4_combout\) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3))))) # (!\SEGS2_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal6~0_combout\,
	datab => \SEGS2_INSTANCE|Equal0~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal0~4_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~12_combout\);

-- Location: LCCOMB_X86_Y37_N20
\SEGS2_INSTANCE|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr3~0_combout\ = (((!\SEGS2_INSTANCE|Equal2~0_combout\ & !\SEGS2_INSTANCE|Equal7~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3))) # (!\SEGS2_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal0~3_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datac => \SEGS2_INSTANCE|Equal2~0_combout\,
	datad => \SEGS2_INSTANCE|Equal7~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr3~0_combout\);

-- Location: LCCOMB_X86_Y37_N14
\SEGS2_INSTANCE|WideNor0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~13_combout\ = (\SEGS2_INSTANCE|WideNor0~11_combout\ & (\SEGS2_INSTANCE|WideNor0~12_combout\ & (\SEGS2_INSTANCE|WideOr6~2_combout\ & \SEGS2_INSTANCE|WideOr3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideNor0~11_combout\,
	datab => \SEGS2_INSTANCE|WideNor0~12_combout\,
	datac => \SEGS2_INSTANCE|WideOr6~2_combout\,
	datad => \SEGS2_INSTANCE|WideOr3~0_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~13_combout\);

-- Location: LCCOMB_X86_Y36_N18
\SEGS2_INSTANCE|WideNor0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~14_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & ((!\SEGS2_INSTANCE|Equal2~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & (!\SEGS2_INSTANCE|Equal5~0_combout\))) # 
-- (!\SEGS2_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal5~0_combout\,
	datab => \SEGS2_INSTANCE|Equal2~0_combout\,
	datac => \SEGS2_INSTANCE|Equal16~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	combout => \SEGS2_INSTANCE|WideNor0~14_combout\);

-- Location: LCCOMB_X86_Y36_N20
\SEGS2_INSTANCE|WideNor0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~15_combout\ = (\SEGS2_INSTANCE|WideNor0~14_combout\ & (((!\SEGS2_INSTANCE|Equal24~0_combout\ & !\SEGS2_INSTANCE|Equal0~6_combout\)) # (!\SEGS2_INSTANCE|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal4~0_combout\,
	datab => \SEGS2_INSTANCE|Equal24~0_combout\,
	datac => \SEGS2_INSTANCE|Equal0~6_combout\,
	datad => \SEGS2_INSTANCE|WideNor0~14_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~15_combout\);

-- Location: LCCOMB_X86_Y36_N6
\SEGS2_INSTANCE|WideNor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideNor0~combout\ = (\SEGS2_INSTANCE|WideNor0~4_combout\) # (((!\SEGS2_INSTANCE|WideNor0~15_combout\) # (!\SEGS2_INSTANCE|WideNor0~13_combout\)) # (!\SEGS2_INSTANCE|WideNor0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideNor0~4_combout\,
	datab => \SEGS2_INSTANCE|WideNor0~8_combout\,
	datac => \SEGS2_INSTANCE|WideNor0~13_combout\,
	datad => \SEGS2_INSTANCE|WideNor0~15_combout\,
	combout => \SEGS2_INSTANCE|WideNor0~combout\);

-- Location: LCCOMB_X86_Y37_N16
\SEGS2_INSTANCE|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr3~1_combout\ = (\SEGS2_INSTANCE|Equal1~0_combout\ & (!\SEGS2_INSTANCE|Equal16~1_combout\ & (!\SEGS2_INSTANCE|Equal0~6_combout\))) # (!\SEGS2_INSTANCE|Equal1~0_combout\ & (((!\SEGS2_INSTANCE|Equal7~0_combout\) # 
-- (!\SEGS2_INSTANCE|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal1~0_combout\,
	datab => \SEGS2_INSTANCE|Equal16~1_combout\,
	datac => \SEGS2_INSTANCE|Equal0~6_combout\,
	datad => \SEGS2_INSTANCE|Equal7~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr3~1_combout\);

-- Location: LCCOMB_X86_Y37_N6
\SEGS2_INSTANCE|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr6~combout\ = ((\SEGS2_INSTANCE|WideOr6~0_combout\) # ((!\SEGS2_INSTANCE|WideOr3~1_combout\) # (!\SEGS2_INSTANCE|WideNor0~combout\))) # (!\SEGS2_INSTANCE|WideOr6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideOr6~2_combout\,
	datab => \SEGS2_INSTANCE|WideOr6~0_combout\,
	datac => \SEGS2_INSTANCE|WideNor0~combout\,
	datad => \SEGS2_INSTANCE|WideOr3~1_combout\,
	combout => \SEGS2_INSTANCE|WideOr6~combout\);

-- Location: LCCOMB_X86_Y37_N4
\SEGS2_INSTANCE|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr5~0_combout\ = (\SEGS2_INSTANCE|Equal16~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & ((\SEGS2_INSTANCE|Equal7~0_combout\) # (\SEGS2_INSTANCE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal7~0_combout\,
	datab => \SEGS2_INSTANCE|Equal16~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal1~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr5~0_combout\);

-- Location: LCCOMB_X86_Y37_N30
\SEGS2_INSTANCE|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr5~1_combout\ = ((\SEGS2_INSTANCE|WideOr5~0_combout\) # ((!\SEGS2_INSTANCE|WideNor0~8_combout\) # (!\SEGS2_INSTANCE|WideNor0~combout\))) # (!\SEGS2_INSTANCE|WideNor0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideNor0~10_combout\,
	datab => \SEGS2_INSTANCE|WideOr5~0_combout\,
	datac => \SEGS2_INSTANCE|WideNor0~combout\,
	datad => \SEGS2_INSTANCE|WideNor0~8_combout\,
	combout => \SEGS2_INSTANCE|WideOr5~1_combout\);

-- Location: LCCOMB_X86_Y37_N8
\SEGS2_INSTANCE|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal22~0_combout\ = (\SEGS2_INSTANCE|Equal16~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & \SEGS2_INSTANCE|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS2_INSTANCE|Equal16~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal6~0_combout\,
	combout => \SEGS2_INSTANCE|Equal22~0_combout\);

-- Location: LCCOMB_X86_Y37_N10
\SEGS2_INSTANCE|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr2~0_combout\ = (!\SEGS2_INSTANCE|Equal25~0_combout\ & (((!\SEGS2_INSTANCE|Equal5~0_combout\ & !\SEGS2_INSTANCE|Equal2~0_combout\)) # (!\SEGS2_INSTANCE|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal5~0_combout\,
	datab => \SEGS2_INSTANCE|Equal25~0_combout\,
	datac => \SEGS2_INSTANCE|Equal2~0_combout\,
	datad => \SEGS2_INSTANCE|Equal16~1_combout\,
	combout => \SEGS2_INSTANCE|WideOr2~0_combout\);

-- Location: LCCOMB_X86_Y37_N12
\SEGS2_INSTANCE|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr3~2_combout\ = (((\SEGS2_INSTANCE|Equal4~0_combout\ & \SEGS2_INSTANCE|Equal0~6_combout\)) # (!\SEGS2_INSTANCE|WideOr3~0_combout\)) # (!\SEGS2_INSTANCE|WideOr2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideOr2~0_combout\,
	datab => \SEGS2_INSTANCE|Equal4~0_combout\,
	datac => \SEGS2_INSTANCE|Equal0~6_combout\,
	datad => \SEGS2_INSTANCE|WideOr3~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr3~2_combout\);

-- Location: LCCOMB_X86_Y37_N18
\SEGS2_INSTANCE|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr3~combout\ = (((\SEGS2_INSTANCE|Equal22~0_combout\) # (\SEGS2_INSTANCE|WideOr3~2_combout\)) # (!\SEGS2_INSTANCE|WideOr3~1_combout\)) # (!\SEGS2_INSTANCE|WideNor0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideNor0~combout\,
	datab => \SEGS2_INSTANCE|WideOr3~1_combout\,
	datac => \SEGS2_INSTANCE|Equal22~0_combout\,
	datad => \SEGS2_INSTANCE|WideOr3~2_combout\,
	combout => \SEGS2_INSTANCE|WideOr3~combout\);

-- Location: LCCOMB_X85_Y36_N14
\SEGS2_INSTANCE|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|Equal2~1_combout\ = (\SEGS2_INSTANCE|Equal0~3_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & \SEGS2_INSTANCE|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS2_INSTANCE|Equal0~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal2~0_combout\,
	combout => \SEGS2_INSTANCE|Equal2~1_combout\);

-- Location: LCCOMB_X85_Y36_N4
\SEGS2_INSTANCE|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr2~1_combout\ = (\SEGS2_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & (\SEGS2_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & 
-- ((\SEGS2_INSTANCE|Equal0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal16~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datac => \SEGS2_INSTANCE|Equal5~0_combout\,
	datad => \SEGS2_INSTANCE|Equal0~4_combout\,
	combout => \SEGS2_INSTANCE|WideOr2~1_combout\);

-- Location: LCCOMB_X86_Y36_N26
\SEGS2_INSTANCE|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr1~1_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & ((!\SEGS2_INSTANCE|Equal2~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & (!\SEGS2_INSTANCE|Equal3~0_combout\))) # 
-- (!\SEGS2_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal3~0_combout\,
	datab => \SEGS2_INSTANCE|Equal2~0_combout\,
	datac => \SEGS2_INSTANCE|Equal16~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	combout => \SEGS2_INSTANCE|WideOr1~1_combout\);

-- Location: LCCOMB_X86_Y36_N16
\SEGS2_INSTANCE|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr1~2_combout\ = (\SEGS2_INSTANCE|Equal7~0_combout\ & (!\SEGS2_INSTANCE|Equal8~0_combout\ & ((!\SEGS2_INSTANCE|Equal24~0_combout\) # (!\SEGS2_INSTANCE|Equal6~0_combout\)))) # (!\SEGS2_INSTANCE|Equal7~0_combout\ & 
-- (((!\SEGS2_INSTANCE|Equal24~0_combout\)) # (!\SEGS2_INSTANCE|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal7~0_combout\,
	datab => \SEGS2_INSTANCE|Equal6~0_combout\,
	datac => \SEGS2_INSTANCE|Equal24~0_combout\,
	datad => \SEGS2_INSTANCE|Equal8~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr1~2_combout\);

-- Location: LCCOMB_X86_Y36_N4
\SEGS2_INSTANCE|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr1~0_combout\ = (((!\SEGS2_INSTANCE|Equal6~0_combout\ & !\SEGS2_INSTANCE|Equal4~0_combout\)) # (!\SEGS2_INSTANCE|Equal0~3_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datab => \SEGS2_INSTANCE|Equal6~0_combout\,
	datac => \SEGS2_INSTANCE|Equal0~3_combout\,
	datad => \SEGS2_INSTANCE|Equal4~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr1~0_combout\);

-- Location: LCCOMB_X86_Y36_N28
\SEGS2_INSTANCE|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr0~4_combout\ = (\SEGS2_INSTANCE|WideNor0~combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3)) # ((!\SEGS2_INSTANCE|Equal4~0_combout\) # (!\SEGS2_INSTANCE|Equal16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datab => \SEGS2_INSTANCE|WideNor0~combout\,
	datac => \SEGS2_INSTANCE|Equal16~0_combout\,
	datad => \SEGS2_INSTANCE|Equal4~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr0~4_combout\);

-- Location: LCCOMB_X86_Y36_N10
\SEGS2_INSTANCE|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr1~3_combout\ = (\SEGS2_INSTANCE|WideOr1~1_combout\ & (\SEGS2_INSTANCE|WideOr1~2_combout\ & (\SEGS2_INSTANCE|WideOr1~0_combout\ & \SEGS2_INSTANCE|WideOr0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideOr1~1_combout\,
	datab => \SEGS2_INSTANCE|WideOr1~2_combout\,
	datac => \SEGS2_INSTANCE|WideOr1~0_combout\,
	datad => \SEGS2_INSTANCE|WideOr0~4_combout\,
	combout => \SEGS2_INSTANCE|WideOr1~3_combout\);

-- Location: LCCOMB_X86_Y36_N24
\SEGS2_INSTANCE|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr2~combout\ = (\SEGS2_INSTANCE|Equal2~1_combout\) # (((\SEGS2_INSTANCE|WideOr2~1_combout\) # (!\SEGS2_INSTANCE|WideOr1~3_combout\)) # (!\SEGS2_INSTANCE|WideOr2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal2~1_combout\,
	datab => \SEGS2_INSTANCE|WideOr2~0_combout\,
	datac => \SEGS2_INSTANCE|WideOr2~1_combout\,
	datad => \SEGS2_INSTANCE|WideOr1~3_combout\,
	combout => \SEGS2_INSTANCE|WideOr2~combout\);

-- Location: LCCOMB_X85_Y36_N18
\SEGS2_INSTANCE|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr1~4_combout\ = (\SEGS2_INSTANCE|Equal0~3_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & ((\SEGS2_INSTANCE|Equal5~0_combout\) # (\SEGS2_INSTANCE|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal5~0_combout\,
	datab => \SEGS2_INSTANCE|Equal0~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal6~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr1~4_combout\);

-- Location: LCCOMB_X86_Y36_N30
\SEGS2_INSTANCE|WideOr1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr1~6_combout\ = (\SEGS2_INSTANCE|Equal4~0_combout\ & ((\SEGS2_INSTANCE|Equal24~0_combout\) # ((\SEGS2_INSTANCE|Equal3~0_combout\ & \SEGS2_INSTANCE|Equal8~0_combout\)))) # (!\SEGS2_INSTANCE|Equal4~0_combout\ & 
-- (((\SEGS2_INSTANCE|Equal3~0_combout\ & \SEGS2_INSTANCE|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal4~0_combout\,
	datab => \SEGS2_INSTANCE|Equal24~0_combout\,
	datac => \SEGS2_INSTANCE|Equal3~0_combout\,
	datad => \SEGS2_INSTANCE|Equal8~0_combout\,
	combout => \SEGS2_INSTANCE|WideOr1~6_combout\);

-- Location: LCCOMB_X85_Y36_N8
\SEGS2_INSTANCE|WideOr1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr1~5_combout\ = (\SEGS2_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & ((\SEGS2_INSTANCE|Equal0~4_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & 
-- (\SEGS2_INSTANCE|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|Equal16~0_combout\,
	datab => \SEGS2_INSTANCE|Equal7~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datad => \SEGS2_INSTANCE|Equal0~4_combout\,
	combout => \SEGS2_INSTANCE|WideOr1~5_combout\);

-- Location: LCCOMB_X86_Y36_N8
\SEGS2_INSTANCE|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr1~combout\ = ((\SEGS2_INSTANCE|WideOr1~4_combout\) # ((\SEGS2_INSTANCE|WideOr1~6_combout\) # (\SEGS2_INSTANCE|WideOr1~5_combout\))) # (!\SEGS2_INSTANCE|WideOr1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideOr1~3_combout\,
	datab => \SEGS2_INSTANCE|WideOr1~4_combout\,
	datac => \SEGS2_INSTANCE|WideOr1~6_combout\,
	datad => \SEGS2_INSTANCE|WideOr1~5_combout\,
	combout => \SEGS2_INSTANCE|WideOr1~combout\);

-- Location: LCCOMB_X86_Y36_N22
\SEGS2_INSTANCE|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr0~5_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3) & (\SEGS2_INSTANCE|Equal5~0_combout\ & \SEGS2_INSTANCE|Equal0~3_combout\))) # (!\SEGS2_INSTANCE|WideNor0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG3_INSTANCE|D_out\(3),
	datab => \SEGS2_INSTANCE|WideNor0~6_combout\,
	datac => \SEGS2_INSTANCE|Equal5~0_combout\,
	datad => \SEGS2_INSTANCE|Equal0~3_combout\,
	combout => \SEGS2_INSTANCE|WideOr0~5_combout\);

-- Location: LCCOMB_X86_Y36_N2
\SEGS2_INSTANCE|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS2_INSTANCE|WideOr0~combout\ = (((\SEGS2_INSTANCE|WideOr0~5_combout\) # (!\SEGS2_INSTANCE|WideOr0~4_combout\)) # (!\SEGS2_INSTANCE|WideNor0~15_combout\)) # (!\SEGS2_INSTANCE|WideNor0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS2_INSTANCE|WideNor0~9_combout\,
	datab => \SEGS2_INSTANCE|WideNor0~15_combout\,
	datac => \SEGS2_INSTANCE|WideOr0~5_combout\,
	datad => \SEGS2_INSTANCE|WideOr0~4_combout\,
	combout => \SEGS2_INSTANCE|WideOr0~combout\);

-- Location: LCCOMB_X79_Y40_N6
\SEGS3_INSTANCE|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal0~2_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(5) & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(7) & !\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(7),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(6),
	combout => \SEGS3_INSTANCE|Equal0~2_combout\);

-- Location: LCCOMB_X79_Y40_N22
\SEGS3_INSTANCE|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal0~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(10) & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(8) & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(9) & !\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(8),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(11),
	combout => \SEGS3_INSTANCE|Equal0~1_combout\);

-- Location: LCCOMB_X82_Y40_N26
\SEGS3_INSTANCE|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal0~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(15) & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(12) & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(14) & !\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(15),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(12),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(14),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(13),
	combout => \SEGS3_INSTANCE|Equal0~0_combout\);

-- Location: LCCOMB_X79_Y40_N8
\SEGS3_INSTANCE|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal16~0_combout\ = (\SEGS3_INSTANCE|Equal0~2_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(4) & (\SEGS3_INSTANCE|Equal0~1_combout\ & \SEGS3_INSTANCE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal0~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(4),
	datac => \SEGS3_INSTANCE|Equal0~1_combout\,
	datad => \SEGS3_INSTANCE|Equal0~0_combout\,
	combout => \SEGS3_INSTANCE|Equal16~0_combout\);

-- Location: LCCOMB_X90_Y36_N24
\SEGS3_INSTANCE|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal16~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & \SEGS3_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|Equal16~0_combout\,
	combout => \SEGS3_INSTANCE|Equal16~1_combout\);

-- Location: LCCOMB_X88_Y36_N18
\SEGS3_INSTANCE|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal1~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	combout => \SEGS3_INSTANCE|Equal1~0_combout\);

-- Location: LCCOMB_X88_Y36_N26
\SEGS3_INSTANCE|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal7~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	combout => \SEGS3_INSTANCE|Equal7~0_combout\);

-- Location: LCCOMB_X79_Y40_N26
\SEGS3_INSTANCE|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal0~3_combout\ = (\SEGS3_INSTANCE|Equal0~2_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(4) & (\SEGS3_INSTANCE|Equal0~1_combout\ & \SEGS3_INSTANCE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal0~2_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(4),
	datac => \SEGS3_INSTANCE|Equal0~1_combout\,
	datad => \SEGS3_INSTANCE|Equal0~0_combout\,
	combout => \SEGS3_INSTANCE|Equal0~3_combout\);

-- Location: LCCOMB_X87_Y36_N28
\SEGS3_INSTANCE|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal0~6_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & \SEGS3_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|Equal0~3_combout\,
	combout => \SEGS3_INSTANCE|Equal0~6_combout\);

-- Location: LCCOMB_X88_Y36_N14
\SEGS3_INSTANCE|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr3~1_combout\ = (\SEGS3_INSTANCE|Equal1~0_combout\ & (!\SEGS3_INSTANCE|Equal16~1_combout\ & ((!\SEGS3_INSTANCE|Equal0~6_combout\)))) # (!\SEGS3_INSTANCE|Equal1~0_combout\ & (((!\SEGS3_INSTANCE|Equal0~6_combout\) # 
-- (!\SEGS3_INSTANCE|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal16~1_combout\,
	datab => \SEGS3_INSTANCE|Equal1~0_combout\,
	datac => \SEGS3_INSTANCE|Equal7~0_combout\,
	datad => \SEGS3_INSTANCE|Equal0~6_combout\,
	combout => \SEGS3_INSTANCE|WideOr3~1_combout\);

-- Location: LCCOMB_X90_Y36_N10
\SEGS3_INSTANCE|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal8~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & \SEGS3_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datac => \SEGS3_INSTANCE|Equal0~3_combout\,
	combout => \SEGS3_INSTANCE|Equal8~0_combout\);

-- Location: LCCOMB_X88_Y36_N30
\SEGS3_INSTANCE|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal4~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & !\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	combout => \SEGS3_INSTANCE|Equal4~0_combout\);

-- Location: LCCOMB_X88_Y36_N28
\SEGS3_INSTANCE|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal0~4_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & !\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	combout => \SEGS3_INSTANCE|Equal0~4_combout\);

-- Location: LCCOMB_X90_Y36_N12
\SEGS3_INSTANCE|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal0~5_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & (\SEGS3_INSTANCE|Equal0~3_combout\ & \SEGS3_INSTANCE|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datac => \SEGS3_INSTANCE|Equal0~3_combout\,
	datad => \SEGS3_INSTANCE|Equal0~4_combout\,
	combout => \SEGS3_INSTANCE|Equal0~5_combout\);

-- Location: LCCOMB_X88_Y36_N24
\SEGS3_INSTANCE|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr6~1_combout\ = (((!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0))) # (!\SEGS3_INSTANCE|Equal16~1_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datad => \SEGS3_INSTANCE|Equal16~1_combout\,
	combout => \SEGS3_INSTANCE|WideOr6~1_combout\);

-- Location: LCCOMB_X89_Y36_N14
\SEGS3_INSTANCE|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr6~2_combout\ = (!\SEGS3_INSTANCE|Equal0~5_combout\ & (\SEGS3_INSTANCE|WideOr6~1_combout\ & ((!\SEGS3_INSTANCE|Equal4~0_combout\) # (!\SEGS3_INSTANCE|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal8~0_combout\,
	datab => \SEGS3_INSTANCE|Equal4~0_combout\,
	datac => \SEGS3_INSTANCE|Equal0~5_combout\,
	datad => \SEGS3_INSTANCE|WideOr6~1_combout\,
	combout => \SEGS3_INSTANCE|WideOr6~2_combout\);

-- Location: LCCOMB_X88_Y36_N12
\SEGS3_INSTANCE|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal5~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	combout => \SEGS3_INSTANCE|Equal5~0_combout\);

-- Location: LCCOMB_X88_Y36_N4
\SEGS3_INSTANCE|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal2~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & !\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	combout => \SEGS3_INSTANCE|Equal2~0_combout\);

-- Location: LCCOMB_X89_Y36_N20
\SEGS3_INSTANCE|WideNor0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~14_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & ((!\SEGS3_INSTANCE|Equal2~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & (!\SEGS3_INSTANCE|Equal5~0_combout\))) # 
-- (!\SEGS3_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal5~0_combout\,
	datab => \SEGS3_INSTANCE|Equal2~0_combout\,
	datac => \SEGS3_INSTANCE|Equal16~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	combout => \SEGS3_INSTANCE|WideNor0~14_combout\);

-- Location: LCCOMB_X90_Y36_N2
\SEGS3_INSTANCE|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal24~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & \SEGS3_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|Equal16~0_combout\,
	combout => \SEGS3_INSTANCE|Equal24~0_combout\);

-- Location: LCCOMB_X88_Y36_N0
\SEGS3_INSTANCE|WideNor0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~15_combout\ = (\SEGS3_INSTANCE|WideNor0~14_combout\ & (((!\SEGS3_INSTANCE|Equal0~6_combout\ & !\SEGS3_INSTANCE|Equal24~0_combout\)) # (!\SEGS3_INSTANCE|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideNor0~14_combout\,
	datab => \SEGS3_INSTANCE|Equal0~6_combout\,
	datac => \SEGS3_INSTANCE|Equal4~0_combout\,
	datad => \SEGS3_INSTANCE|Equal24~0_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~15_combout\);

-- Location: LCCOMB_X88_Y36_N16
\SEGS3_INSTANCE|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal3~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	combout => \SEGS3_INSTANCE|Equal3~0_combout\);

-- Location: LCCOMB_X88_Y36_N2
\SEGS3_INSTANCE|WideNor0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~5_combout\ = (\SEGS3_INSTANCE|Equal24~0_combout\ & (!\SEGS3_INSTANCE|Equal5~0_combout\ & ((!\SEGS3_INSTANCE|Equal0~6_combout\) # (!\SEGS3_INSTANCE|Equal1~0_combout\)))) # (!\SEGS3_INSTANCE|Equal24~0_combout\ & 
-- (((!\SEGS3_INSTANCE|Equal0~6_combout\)) # (!\SEGS3_INSTANCE|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal24~0_combout\,
	datab => \SEGS3_INSTANCE|Equal1~0_combout\,
	datac => \SEGS3_INSTANCE|Equal5~0_combout\,
	datad => \SEGS3_INSTANCE|Equal0~6_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~5_combout\);

-- Location: LCCOMB_X87_Y36_N6
\SEGS3_INSTANCE|WideNor0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~6_combout\ = (\SEGS3_INSTANCE|WideNor0~5_combout\ & (((!\SEGS3_INSTANCE|Equal0~4_combout\ & !\SEGS3_INSTANCE|Equal3~0_combout\)) # (!\SEGS3_INSTANCE|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideNor0~5_combout\,
	datab => \SEGS3_INSTANCE|Equal0~4_combout\,
	datac => \SEGS3_INSTANCE|Equal24~0_combout\,
	datad => \SEGS3_INSTANCE|Equal3~0_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~6_combout\);

-- Location: LCCOMB_X87_Y36_N24
\SEGS3_INSTANCE|WideNor0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~7_combout\ = (\SEGS3_INSTANCE|WideNor0~6_combout\ & (((!\SEGS3_INSTANCE|Equal3~0_combout\ & !\SEGS3_INSTANCE|Equal7~0_combout\)) # (!\SEGS3_INSTANCE|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideNor0~6_combout\,
	datab => \SEGS3_INSTANCE|Equal3~0_combout\,
	datac => \SEGS3_INSTANCE|Equal0~6_combout\,
	datad => \SEGS3_INSTANCE|Equal7~0_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~7_combout\);

-- Location: LCCOMB_X88_Y36_N8
\SEGS3_INSTANCE|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal25~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & (\SEGS3_INSTANCE|Equal16~0_combout\ & \SEGS3_INSTANCE|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datac => \SEGS3_INSTANCE|Equal16~0_combout\,
	datad => \SEGS3_INSTANCE|Equal1~0_combout\,
	combout => \SEGS3_INSTANCE|Equal25~0_combout\);

-- Location: LCCOMB_X88_Y36_N22
\SEGS3_INSTANCE|WideNor0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~8_combout\ = (\SEGS3_INSTANCE|WideNor0~7_combout\ & (!\SEGS3_INSTANCE|Equal25~0_combout\ & ((!\SEGS3_INSTANCE|Equal16~1_combout\) # (!\SEGS3_INSTANCE|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal3~0_combout\,
	datab => \SEGS3_INSTANCE|WideNor0~7_combout\,
	datac => \SEGS3_INSTANCE|Equal25~0_combout\,
	datad => \SEGS3_INSTANCE|Equal16~1_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~8_combout\);

-- Location: LCCOMB_X88_Y36_N6
\SEGS3_INSTANCE|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal6~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2) & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1) & !\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(0),
	combout => \SEGS3_INSTANCE|Equal6~0_combout\);

-- Location: LCCOMB_X89_Y36_N30
\SEGS3_INSTANCE|WideNor0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~3_combout\ = (\SEGS3_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & ((\SEGS3_INSTANCE|Equal6~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & 
-- (\SEGS3_INSTANCE|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal16~0_combout\,
	datab => \SEGS3_INSTANCE|Equal2~0_combout\,
	datac => \SEGS3_INSTANCE|Equal6~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	combout => \SEGS3_INSTANCE|WideNor0~3_combout\);

-- Location: LCCOMB_X89_Y36_N28
\SEGS3_INSTANCE|WideNor0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~2_combout\ = (\SEGS3_INSTANCE|Equal0~3_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & ((\SEGS3_INSTANCE|Equal1~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & 
-- (\SEGS3_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal5~0_combout\,
	datab => \SEGS3_INSTANCE|Equal1~0_combout\,
	datac => \SEGS3_INSTANCE|Equal0~3_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	combout => \SEGS3_INSTANCE|WideNor0~2_combout\);

-- Location: LCCOMB_X89_Y36_N8
\SEGS3_INSTANCE|WideNor0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~4_combout\ = (\SEGS3_INSTANCE|WideNor0~3_combout\) # (\SEGS3_INSTANCE|WideNor0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SEGS3_INSTANCE|WideNor0~3_combout\,
	datad => \SEGS3_INSTANCE|WideNor0~2_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~4_combout\);

-- Location: LCCOMB_X90_Y36_N0
\SEGS3_INSTANCE|WideNor0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~9_combout\ = (\SEGS3_INSTANCE|Equal8~0_combout\ & (!\SEGS3_INSTANCE|Equal3~0_combout\ & ((!\SEGS3_INSTANCE|Equal16~1_combout\) # (!\SEGS3_INSTANCE|Equal0~4_combout\)))) # (!\SEGS3_INSTANCE|Equal8~0_combout\ & 
-- (((!\SEGS3_INSTANCE|Equal16~1_combout\)) # (!\SEGS3_INSTANCE|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal8~0_combout\,
	datab => \SEGS3_INSTANCE|Equal0~4_combout\,
	datac => \SEGS3_INSTANCE|Equal3~0_combout\,
	datad => \SEGS3_INSTANCE|Equal16~1_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~9_combout\);

-- Location: LCCOMB_X89_Y36_N22
\SEGS3_INSTANCE|WideNor0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~10_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & (!\SEGS3_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & ((!\SEGS3_INSTANCE|Equal2~0_combout\)))) # 
-- (!\SEGS3_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal5~0_combout\,
	datab => \SEGS3_INSTANCE|Equal0~3_combout\,
	datac => \SEGS3_INSTANCE|Equal2~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	combout => \SEGS3_INSTANCE|WideNor0~10_combout\);

-- Location: LCCOMB_X89_Y36_N12
\SEGS3_INSTANCE|WideNor0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~11_combout\ = (\SEGS3_INSTANCE|WideNor0~9_combout\ & (\SEGS3_INSTANCE|WideNor0~10_combout\ & ((!\SEGS3_INSTANCE|Equal1~0_combout\) # (!\SEGS3_INSTANCE|Equal16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal16~1_combout\,
	datab => \SEGS3_INSTANCE|WideNor0~9_combout\,
	datac => \SEGS3_INSTANCE|WideNor0~10_combout\,
	datad => \SEGS3_INSTANCE|Equal1~0_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~11_combout\);

-- Location: LCCOMB_X87_Y36_N26
\SEGS3_INSTANCE|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr3~0_combout\ = (((!\SEGS3_INSTANCE|Equal2~0_combout\ & !\SEGS3_INSTANCE|Equal7~0_combout\)) # (!\SEGS3_INSTANCE|Equal0~3_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datab => \SEGS3_INSTANCE|Equal0~3_combout\,
	datac => \SEGS3_INSTANCE|Equal2~0_combout\,
	datad => \SEGS3_INSTANCE|Equal7~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr3~0_combout\);

-- Location: LCCOMB_X90_Y36_N6
\SEGS3_INSTANCE|WideNor0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~12_combout\ = ((!\SEGS3_INSTANCE|Equal6~0_combout\ & ((!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3)) # (!\SEGS3_INSTANCE|Equal0~4_combout\)))) # (!\SEGS3_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal6~0_combout\,
	datab => \SEGS3_INSTANCE|Equal0~4_combout\,
	datac => \SEGS3_INSTANCE|Equal0~3_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	combout => \SEGS3_INSTANCE|WideNor0~12_combout\);

-- Location: LCCOMB_X89_Y36_N2
\SEGS3_INSTANCE|WideNor0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~13_combout\ = (\SEGS3_INSTANCE|WideNor0~11_combout\ & (\SEGS3_INSTANCE|WideOr3~0_combout\ & (\SEGS3_INSTANCE|WideOr6~2_combout\ & \SEGS3_INSTANCE|WideNor0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideNor0~11_combout\,
	datab => \SEGS3_INSTANCE|WideOr3~0_combout\,
	datac => \SEGS3_INSTANCE|WideOr6~2_combout\,
	datad => \SEGS3_INSTANCE|WideNor0~12_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~13_combout\);

-- Location: LCCOMB_X89_Y36_N26
\SEGS3_INSTANCE|WideNor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideNor0~combout\ = (((\SEGS3_INSTANCE|WideNor0~4_combout\) # (!\SEGS3_INSTANCE|WideNor0~13_combout\)) # (!\SEGS3_INSTANCE|WideNor0~8_combout\)) # (!\SEGS3_INSTANCE|WideNor0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideNor0~15_combout\,
	datab => \SEGS3_INSTANCE|WideNor0~8_combout\,
	datac => \SEGS3_INSTANCE|WideNor0~4_combout\,
	datad => \SEGS3_INSTANCE|WideNor0~13_combout\,
	combout => \SEGS3_INSTANCE|WideNor0~combout\);

-- Location: LCCOMB_X89_Y36_N0
\SEGS3_INSTANCE|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr6~0_combout\ = (\SEGS3_INSTANCE|Equal16~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & ((\SEGS3_INSTANCE|Equal5~0_combout\) # (\SEGS3_INSTANCE|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal5~0_combout\,
	datab => \SEGS3_INSTANCE|Equal6~0_combout\,
	datac => \SEGS3_INSTANCE|Equal16~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	combout => \SEGS3_INSTANCE|WideOr6~0_combout\);

-- Location: LCCOMB_X89_Y36_N24
\SEGS3_INSTANCE|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr6~combout\ = (((\SEGS3_INSTANCE|WideOr6~0_combout\) # (!\SEGS3_INSTANCE|WideNor0~combout\)) # (!\SEGS3_INSTANCE|WideOr6~2_combout\)) # (!\SEGS3_INSTANCE|WideOr3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideOr3~1_combout\,
	datab => \SEGS3_INSTANCE|WideOr6~2_combout\,
	datac => \SEGS3_INSTANCE|WideNor0~combout\,
	datad => \SEGS3_INSTANCE|WideOr6~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr6~combout\);

-- Location: LCCOMB_X88_Y36_N10
\SEGS3_INSTANCE|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr5~0_combout\ = (\SEGS3_INSTANCE|Equal16~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & ((\SEGS3_INSTANCE|Equal7~0_combout\) # (\SEGS3_INSTANCE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal7~0_combout\,
	datab => \SEGS3_INSTANCE|Equal1~0_combout\,
	datac => \SEGS3_INSTANCE|Equal16~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	combout => \SEGS3_INSTANCE|WideOr5~0_combout\);

-- Location: LCCOMB_X89_Y36_N18
\SEGS3_INSTANCE|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr5~1_combout\ = (((\SEGS3_INSTANCE|WideOr5~0_combout\) # (!\SEGS3_INSTANCE|WideNor0~10_combout\)) # (!\SEGS3_INSTANCE|WideNor0~8_combout\)) # (!\SEGS3_INSTANCE|WideNor0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideNor0~combout\,
	datab => \SEGS3_INSTANCE|WideNor0~8_combout\,
	datac => \SEGS3_INSTANCE|WideNor0~10_combout\,
	datad => \SEGS3_INSTANCE|WideOr5~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr5~1_combout\);

-- Location: LCCOMB_X88_Y36_N20
\SEGS3_INSTANCE|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr2~0_combout\ = (!\SEGS3_INSTANCE|Equal25~0_combout\ & (((!\SEGS3_INSTANCE|Equal5~0_combout\ & !\SEGS3_INSTANCE|Equal2~0_combout\)) # (!\SEGS3_INSTANCE|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal5~0_combout\,
	datab => \SEGS3_INSTANCE|Equal2~0_combout\,
	datac => \SEGS3_INSTANCE|Equal25~0_combout\,
	datad => \SEGS3_INSTANCE|Equal16~1_combout\,
	combout => \SEGS3_INSTANCE|WideOr2~0_combout\);

-- Location: LCCOMB_X87_Y36_N8
\SEGS3_INSTANCE|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr3~2_combout\ = (((\SEGS3_INSTANCE|Equal0~6_combout\ & \SEGS3_INSTANCE|Equal4~0_combout\)) # (!\SEGS3_INSTANCE|WideOr3~0_combout\)) # (!\SEGS3_INSTANCE|WideOr2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideOr2~0_combout\,
	datab => \SEGS3_INSTANCE|Equal0~6_combout\,
	datac => \SEGS3_INSTANCE|WideOr3~0_combout\,
	datad => \SEGS3_INSTANCE|Equal4~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr3~2_combout\);

-- Location: LCCOMB_X90_Y36_N4
\SEGS3_INSTANCE|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal22~0_combout\ = (\SEGS3_INSTANCE|Equal6~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & \SEGS3_INSTANCE|Equal16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal6~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|Equal16~0_combout\,
	combout => \SEGS3_INSTANCE|Equal22~0_combout\);

-- Location: LCCOMB_X89_Y36_N6
\SEGS3_INSTANCE|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr3~combout\ = ((\SEGS3_INSTANCE|WideOr3~2_combout\) # ((\SEGS3_INSTANCE|Equal22~0_combout\) # (!\SEGS3_INSTANCE|WideNor0~combout\))) # (!\SEGS3_INSTANCE|WideOr3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideOr3~1_combout\,
	datab => \SEGS3_INSTANCE|WideOr3~2_combout\,
	datac => \SEGS3_INSTANCE|WideNor0~combout\,
	datad => \SEGS3_INSTANCE|Equal22~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr3~combout\);

-- Location: LCCOMB_X87_Y36_N22
\SEGS3_INSTANCE|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|Equal2~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & (\SEGS3_INSTANCE|Equal2~0_combout\ & \SEGS3_INSTANCE|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datac => \SEGS3_INSTANCE|Equal2~0_combout\,
	datad => \SEGS3_INSTANCE|Equal0~3_combout\,
	combout => \SEGS3_INSTANCE|Equal2~1_combout\);

-- Location: LCCOMB_X87_Y36_N10
\SEGS3_INSTANCE|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr1~0_combout\ = (((!\SEGS3_INSTANCE|Equal6~0_combout\ & !\SEGS3_INSTANCE|Equal4~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3))) # (!\SEGS3_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal6~0_combout\,
	datab => \SEGS3_INSTANCE|Equal0~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|Equal4~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr1~0_combout\);

-- Location: LCCOMB_X87_Y36_N0
\SEGS3_INSTANCE|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr1~1_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & (!\SEGS3_INSTANCE|Equal2~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & ((!\SEGS3_INSTANCE|Equal3~0_combout\)))) # 
-- (!\SEGS3_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal16~0_combout\,
	datab => \SEGS3_INSTANCE|Equal2~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|Equal3~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr1~1_combout\);

-- Location: LCCOMB_X87_Y36_N30
\SEGS3_INSTANCE|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr1~2_combout\ = (\SEGS3_INSTANCE|Equal8~0_combout\ & (!\SEGS3_INSTANCE|Equal7~0_combout\ & ((!\SEGS3_INSTANCE|Equal6~0_combout\) # (!\SEGS3_INSTANCE|Equal24~0_combout\)))) # (!\SEGS3_INSTANCE|Equal8~0_combout\ & 
-- (((!\SEGS3_INSTANCE|Equal6~0_combout\) # (!\SEGS3_INSTANCE|Equal24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal8~0_combout\,
	datab => \SEGS3_INSTANCE|Equal7~0_combout\,
	datac => \SEGS3_INSTANCE|Equal24~0_combout\,
	datad => \SEGS3_INSTANCE|Equal6~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr1~2_combout\);

-- Location: LCCOMB_X89_Y36_N10
\SEGS3_INSTANCE|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr0~4_combout\ = (\SEGS3_INSTANCE|WideNor0~combout\ & (((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3)) # (!\SEGS3_INSTANCE|Equal4~0_combout\)) # (!\SEGS3_INSTANCE|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal16~0_combout\,
	datab => \SEGS3_INSTANCE|Equal4~0_combout\,
	datac => \SEGS3_INSTANCE|WideNor0~combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	combout => \SEGS3_INSTANCE|WideOr0~4_combout\);

-- Location: LCCOMB_X87_Y36_N4
\SEGS3_INSTANCE|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr1~3_combout\ = (\SEGS3_INSTANCE|WideOr1~0_combout\ & (\SEGS3_INSTANCE|WideOr1~1_combout\ & (\SEGS3_INSTANCE|WideOr1~2_combout\ & \SEGS3_INSTANCE|WideOr0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideOr1~0_combout\,
	datab => \SEGS3_INSTANCE|WideOr1~1_combout\,
	datac => \SEGS3_INSTANCE|WideOr1~2_combout\,
	datad => \SEGS3_INSTANCE|WideOr0~4_combout\,
	combout => \SEGS3_INSTANCE|WideOr1~3_combout\);

-- Location: LCCOMB_X87_Y36_N20
\SEGS3_INSTANCE|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr2~1_combout\ = (\SEGS3_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & (\SEGS3_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & 
-- ((\SEGS3_INSTANCE|Equal0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal16~0_combout\,
	datab => \SEGS3_INSTANCE|Equal5~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|Equal0~4_combout\,
	combout => \SEGS3_INSTANCE|WideOr2~1_combout\);

-- Location: LCCOMB_X87_Y36_N18
\SEGS3_INSTANCE|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr2~combout\ = (\SEGS3_INSTANCE|Equal2~1_combout\) # (((\SEGS3_INSTANCE|WideOr2~1_combout\) # (!\SEGS3_INSTANCE|WideOr2~0_combout\)) # (!\SEGS3_INSTANCE|WideOr1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal2~1_combout\,
	datab => \SEGS3_INSTANCE|WideOr1~3_combout\,
	datac => \SEGS3_INSTANCE|WideOr2~0_combout\,
	datad => \SEGS3_INSTANCE|WideOr2~1_combout\,
	combout => \SEGS3_INSTANCE|WideOr2~combout\);

-- Location: LCCOMB_X87_Y36_N12
\SEGS3_INSTANCE|WideOr1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr1~6_combout\ = (\SEGS3_INSTANCE|Equal8~0_combout\ & ((\SEGS3_INSTANCE|Equal3~0_combout\) # ((\SEGS3_INSTANCE|Equal24~0_combout\ & \SEGS3_INSTANCE|Equal4~0_combout\)))) # (!\SEGS3_INSTANCE|Equal8~0_combout\ & 
-- (((\SEGS3_INSTANCE|Equal24~0_combout\ & \SEGS3_INSTANCE|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal8~0_combout\,
	datab => \SEGS3_INSTANCE|Equal3~0_combout\,
	datac => \SEGS3_INSTANCE|Equal24~0_combout\,
	datad => \SEGS3_INSTANCE|Equal4~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr1~6_combout\);

-- Location: LCCOMB_X87_Y36_N14
\SEGS3_INSTANCE|WideOr1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr1~5_combout\ = (\SEGS3_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & (\SEGS3_INSTANCE|Equal0~4_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & 
-- ((\SEGS3_INSTANCE|Equal7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal16~0_combout\,
	datab => \SEGS3_INSTANCE|Equal0~4_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|Equal7~0_combout\,
	combout => \SEGS3_INSTANCE|WideOr1~5_combout\);

-- Location: LCCOMB_X87_Y36_N16
\SEGS3_INSTANCE|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr1~4_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3) & (\SEGS3_INSTANCE|Equal0~3_combout\ & ((\SEGS3_INSTANCE|Equal6~0_combout\) # (\SEGS3_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal6~0_combout\,
	datab => \SEGS3_INSTANCE|Equal5~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|Equal0~3_combout\,
	combout => \SEGS3_INSTANCE|WideOr1~4_combout\);

-- Location: LCCOMB_X87_Y36_N2
\SEGS3_INSTANCE|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr1~combout\ = (\SEGS3_INSTANCE|WideOr1~6_combout\) # ((\SEGS3_INSTANCE|WideOr1~5_combout\) # ((\SEGS3_INSTANCE|WideOr1~4_combout\) # (!\SEGS3_INSTANCE|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideOr1~6_combout\,
	datab => \SEGS3_INSTANCE|WideOr1~5_combout\,
	datac => \SEGS3_INSTANCE|WideOr1~3_combout\,
	datad => \SEGS3_INSTANCE|WideOr1~4_combout\,
	combout => \SEGS3_INSTANCE|WideOr1~combout\);

-- Location: LCCOMB_X89_Y36_N16
\SEGS3_INSTANCE|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr0~5_combout\ = ((\SEGS3_INSTANCE|Equal5~0_combout\ & (\SEGS3_INSTANCE|Equal0~3_combout\ & \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3)))) # (!\SEGS3_INSTANCE|WideNor0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|Equal5~0_combout\,
	datab => \SEGS3_INSTANCE|Equal0~3_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG4_INSTANCE|D_out\(3),
	datad => \SEGS3_INSTANCE|WideNor0~6_combout\,
	combout => \SEGS3_INSTANCE|WideOr0~5_combout\);

-- Location: LCCOMB_X89_Y36_N4
\SEGS3_INSTANCE|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS3_INSTANCE|WideOr0~combout\ = ((\SEGS3_INSTANCE|WideOr0~5_combout\) # ((!\SEGS3_INSTANCE|WideOr0~4_combout\) # (!\SEGS3_INSTANCE|WideNor0~9_combout\))) # (!\SEGS3_INSTANCE|WideNor0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS3_INSTANCE|WideNor0~15_combout\,
	datab => \SEGS3_INSTANCE|WideOr0~5_combout\,
	datac => \SEGS3_INSTANCE|WideNor0~9_combout\,
	datad => \SEGS3_INSTANCE|WideOr0~4_combout\,
	combout => \SEGS3_INSTANCE|WideOr0~combout\);

-- Location: LCCOMB_X84_Y40_N6
\SEGS4_INSTANCE|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal0~2_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(7) & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(6) & !\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(7),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(6),
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(5),
	combout => \SEGS4_INSTANCE|Equal0~2_combout\);

-- Location: LCCOMB_X79_Y40_N4
\SEGS4_INSTANCE|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal0~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(10) & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(11) & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(9) & !\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(10),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(11),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(9),
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(8),
	combout => \SEGS4_INSTANCE|Equal0~1_combout\);

-- Location: LCCOMB_X82_Y40_N28
\SEGS4_INSTANCE|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal0~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(14) & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(15) & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(12) & !\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(14),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(15),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(12),
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(13),
	combout => \SEGS4_INSTANCE|Equal0~0_combout\);

-- Location: LCCOMB_X82_Y40_N18
\SEGS4_INSTANCE|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal16~0_combout\ = (\SEGS4_INSTANCE|Equal0~2_combout\ & (\SEGS4_INSTANCE|Equal0~1_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(4) & \SEGS4_INSTANCE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal0~2_combout\,
	datab => \SEGS4_INSTANCE|Equal0~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(4),
	datad => \SEGS4_INSTANCE|Equal0~0_combout\,
	combout => \SEGS4_INSTANCE|Equal16~0_combout\);

-- Location: LCCOMB_X83_Y35_N26
\SEGS4_INSTANCE|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal16~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & \SEGS4_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal16~0_combout\,
	combout => \SEGS4_INSTANCE|Equal16~1_combout\);

-- Location: LCCOMB_X82_Y35_N24
\SEGS4_INSTANCE|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal7~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0) & \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	combout => \SEGS4_INSTANCE|Equal7~0_combout\);

-- Location: LCCOMB_X82_Y40_N0
\SEGS4_INSTANCE|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal0~4_combout\ = (\SEGS4_INSTANCE|Equal0~2_combout\ & (\SEGS4_INSTANCE|Equal0~1_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(4) & \SEGS4_INSTANCE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal0~2_combout\,
	datab => \SEGS4_INSTANCE|Equal0~1_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(4),
	datad => \SEGS4_INSTANCE|Equal0~0_combout\,
	combout => \SEGS4_INSTANCE|Equal0~4_combout\);

-- Location: LCCOMB_X82_Y36_N12
\SEGS4_INSTANCE|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal0~5_combout\ = (\SEGS4_INSTANCE|Equal0~4_combout\ & !\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS4_INSTANCE|Equal0~4_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	combout => \SEGS4_INSTANCE|Equal0~5_combout\);

-- Location: LCCOMB_X82_Y36_N16
\SEGS4_INSTANCE|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal1~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0) & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	combout => \SEGS4_INSTANCE|Equal1~0_combout\);

-- Location: LCCOMB_X83_Y35_N22
\SEGS4_INSTANCE|WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr3~3_combout\ = (\SEGS4_INSTANCE|Equal0~5_combout\ & (((!\SEGS4_INSTANCE|Equal7~0_combout\ & !\SEGS4_INSTANCE|Equal1~0_combout\)))) # (!\SEGS4_INSTANCE|Equal0~5_combout\ & (((!\SEGS4_INSTANCE|Equal1~0_combout\)) # 
-- (!\SEGS4_INSTANCE|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal16~1_combout\,
	datab => \SEGS4_INSTANCE|Equal7~0_combout\,
	datac => \SEGS4_INSTANCE|Equal0~5_combout\,
	datad => \SEGS4_INSTANCE|Equal1~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr3~3_combout\);

-- Location: LCCOMB_X82_Y36_N28
\SEGS4_INSTANCE|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal5~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	combout => \SEGS4_INSTANCE|Equal5~0_combout\);

-- Location: LCCOMB_X82_Y36_N30
\SEGS4_INSTANCE|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal6~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2) & \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	combout => \SEGS4_INSTANCE|Equal6~0_combout\);

-- Location: LCCOMB_X83_Y35_N16
\SEGS4_INSTANCE|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr6~0_combout\ = (\SEGS4_INSTANCE|Equal16~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & ((\SEGS4_INSTANCE|Equal5~0_combout\) # (\SEGS4_INSTANCE|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal16~0_combout\,
	datab => \SEGS4_INSTANCE|Equal5~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal6~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr6~0_combout\);

-- Location: LCCOMB_X82_Y35_N20
\SEGS4_INSTANCE|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr6~2_combout\ = (((!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1) & \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0))) # (!\SEGS4_INSTANCE|Equal16~1_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	datad => \SEGS4_INSTANCE|Equal16~1_combout\,
	combout => \SEGS4_INSTANCE|WideOr6~2_combout\);

-- Location: LCCOMB_X81_Y39_N20
\SEGS4_INSTANCE|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal0~3_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1) & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	combout => \SEGS4_INSTANCE|Equal0~3_combout\);

-- Location: LCCOMB_X82_Y35_N0
\SEGS4_INSTANCE|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal4~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1) & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0) & \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	combout => \SEGS4_INSTANCE|Equal4~0_combout\);

-- Location: LCCOMB_X82_Y35_N6
\SEGS4_INSTANCE|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr6~1_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & ((!\SEGS4_INSTANCE|Equal4~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & (!\SEGS4_INSTANCE|Equal0~3_combout\))) # 
-- (!\SEGS4_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datab => \SEGS4_INSTANCE|Equal0~3_combout\,
	datac => \SEGS4_INSTANCE|Equal4~0_combout\,
	datad => \SEGS4_INSTANCE|Equal0~4_combout\,
	combout => \SEGS4_INSTANCE|WideOr6~1_combout\);

-- Location: LCCOMB_X82_Y35_N26
\SEGS4_INSTANCE|WideOr6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr6~3_combout\ = (\SEGS4_INSTANCE|WideOr6~2_combout\ & \SEGS4_INSTANCE|WideOr6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS4_INSTANCE|WideOr6~2_combout\,
	datad => \SEGS4_INSTANCE|WideOr6~1_combout\,
	combout => \SEGS4_INSTANCE|WideOr6~3_combout\);

-- Location: LCCOMB_X81_Y35_N24
\SEGS4_INSTANCE|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal24~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & \SEGS4_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal16~0_combout\,
	combout => \SEGS4_INSTANCE|Equal24~0_combout\);

-- Location: LCCOMB_X82_Y36_N6
\SEGS4_INSTANCE|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal2~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0) & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2) & \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	combout => \SEGS4_INSTANCE|Equal2~0_combout\);

-- Location: LCCOMB_X81_Y35_N14
\SEGS4_INSTANCE|WideNor0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~14_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & ((!\SEGS4_INSTANCE|Equal2~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & (!\SEGS4_INSTANCE|Equal5~0_combout\))) # 
-- (!\SEGS4_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal5~0_combout\,
	datab => \SEGS4_INSTANCE|Equal2~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal16~0_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~14_combout\);

-- Location: LCCOMB_X82_Y35_N16
\SEGS4_INSTANCE|WideNor0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~15_combout\ = (\SEGS4_INSTANCE|WideNor0~14_combout\ & (((!\SEGS4_INSTANCE|Equal24~0_combout\ & !\SEGS4_INSTANCE|Equal0~5_combout\)) # (!\SEGS4_INSTANCE|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal4~0_combout\,
	datab => \SEGS4_INSTANCE|Equal24~0_combout\,
	datac => \SEGS4_INSTANCE|Equal0~5_combout\,
	datad => \SEGS4_INSTANCE|WideNor0~14_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~15_combout\);

-- Location: LCCOMB_X83_Y35_N6
\SEGS4_INSTANCE|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal25~0_combout\ = (\SEGS4_INSTANCE|Equal16~0_combout\ & (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & \SEGS4_INSTANCE|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal16~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal1~0_combout\,
	combout => \SEGS4_INSTANCE|Equal25~0_combout\);

-- Location: LCCOMB_X81_Y39_N30
\SEGS4_INSTANCE|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal3~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(2),
	combout => \SEGS4_INSTANCE|Equal3~0_combout\);

-- Location: LCCOMB_X82_Y35_N8
\SEGS4_INSTANCE|WideNor0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~5_combout\ = (\SEGS4_INSTANCE|Equal5~0_combout\ & (!\SEGS4_INSTANCE|Equal24~0_combout\ & ((!\SEGS4_INSTANCE|Equal0~5_combout\) # (!\SEGS4_INSTANCE|Equal1~0_combout\)))) # (!\SEGS4_INSTANCE|Equal5~0_combout\ & 
-- (((!\SEGS4_INSTANCE|Equal0~5_combout\)) # (!\SEGS4_INSTANCE|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal5~0_combout\,
	datab => \SEGS4_INSTANCE|Equal1~0_combout\,
	datac => \SEGS4_INSTANCE|Equal0~5_combout\,
	datad => \SEGS4_INSTANCE|Equal24~0_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~5_combout\);

-- Location: LCCOMB_X82_Y35_N2
\SEGS4_INSTANCE|WideNor0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~6_combout\ = (\SEGS4_INSTANCE|WideNor0~5_combout\ & (((!\SEGS4_INSTANCE|Equal0~3_combout\ & !\SEGS4_INSTANCE|Equal3~0_combout\)) # (!\SEGS4_INSTANCE|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal0~3_combout\,
	datab => \SEGS4_INSTANCE|Equal24~0_combout\,
	datac => \SEGS4_INSTANCE|WideNor0~5_combout\,
	datad => \SEGS4_INSTANCE|Equal3~0_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~6_combout\);

-- Location: LCCOMB_X82_Y35_N30
\SEGS4_INSTANCE|WideNor0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~7_combout\ = (\SEGS4_INSTANCE|WideNor0~6_combout\ & (((!\SEGS4_INSTANCE|Equal7~0_combout\ & !\SEGS4_INSTANCE|Equal3~0_combout\)) # (!\SEGS4_INSTANCE|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal7~0_combout\,
	datab => \SEGS4_INSTANCE|WideNor0~6_combout\,
	datac => \SEGS4_INSTANCE|Equal0~5_combout\,
	datad => \SEGS4_INSTANCE|Equal3~0_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~7_combout\);

-- Location: LCCOMB_X82_Y35_N28
\SEGS4_INSTANCE|WideNor0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~8_combout\ = (!\SEGS4_INSTANCE|Equal25~0_combout\ & (\SEGS4_INSTANCE|WideNor0~7_combout\ & ((!\SEGS4_INSTANCE|Equal16~1_combout\) # (!\SEGS4_INSTANCE|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal25~0_combout\,
	datab => \SEGS4_INSTANCE|Equal3~0_combout\,
	datac => \SEGS4_INSTANCE|WideNor0~7_combout\,
	datad => \SEGS4_INSTANCE|Equal16~1_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~8_combout\);

-- Location: LCCOMB_X83_Y35_N14
\SEGS4_INSTANCE|WideNor0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~3_combout\ = (\SEGS4_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & ((\SEGS4_INSTANCE|Equal6~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & 
-- (\SEGS4_INSTANCE|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal16~0_combout\,
	datab => \SEGS4_INSTANCE|Equal2~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal6~0_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~3_combout\);

-- Location: LCCOMB_X83_Y35_N28
\SEGS4_INSTANCE|WideNor0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~2_combout\ = (\SEGS4_INSTANCE|Equal0~4_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & (\SEGS4_INSTANCE|Equal1~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & 
-- ((\SEGS4_INSTANCE|Equal5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal1~0_combout\,
	datab => \SEGS4_INSTANCE|Equal5~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal0~4_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~2_combout\);

-- Location: LCCOMB_X83_Y35_N4
\SEGS4_INSTANCE|WideNor0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~4_combout\ = (\SEGS4_INSTANCE|WideNor0~3_combout\) # (\SEGS4_INSTANCE|WideNor0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SEGS4_INSTANCE|WideNor0~3_combout\,
	datad => \SEGS4_INSTANCE|WideNor0~2_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~4_combout\);

-- Location: LCCOMB_X83_Y35_N20
\SEGS4_INSTANCE|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr3~2_combout\ = (((!\SEGS4_INSTANCE|Equal7~0_combout\ & !\SEGS4_INSTANCE|Equal2~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3))) # (!\SEGS4_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal0~4_combout\,
	datab => \SEGS4_INSTANCE|Equal7~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal2~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr3~2_combout\);

-- Location: LCCOMB_X81_Y35_N4
\SEGS4_INSTANCE|WideNor0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~12_combout\ = ((!\SEGS4_INSTANCE|Equal6~0_combout\ & ((!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3)) # (!\SEGS4_INSTANCE|Equal0~3_combout\)))) # (!\SEGS4_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal0~3_combout\,
	datab => \SEGS4_INSTANCE|Equal0~4_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal6~0_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~12_combout\);

-- Location: LCCOMB_X82_Y35_N18
\SEGS4_INSTANCE|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal8~0_combout\ = (\SEGS4_INSTANCE|Equal0~4_combout\ & \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal0~4_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	combout => \SEGS4_INSTANCE|Equal8~0_combout\);

-- Location: LCCOMB_X82_Y35_N12
\SEGS4_INSTANCE|WideNor0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~9_combout\ = (\SEGS4_INSTANCE|Equal0~3_combout\ & (!\SEGS4_INSTANCE|Equal16~1_combout\ & ((!\SEGS4_INSTANCE|Equal8~0_combout\) # (!\SEGS4_INSTANCE|Equal3~0_combout\)))) # (!\SEGS4_INSTANCE|Equal0~3_combout\ & 
-- (((!\SEGS4_INSTANCE|Equal8~0_combout\)) # (!\SEGS4_INSTANCE|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal0~3_combout\,
	datab => \SEGS4_INSTANCE|Equal3~0_combout\,
	datac => \SEGS4_INSTANCE|Equal8~0_combout\,
	datad => \SEGS4_INSTANCE|Equal16~1_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~9_combout\);

-- Location: LCCOMB_X81_Y35_N26
\SEGS4_INSTANCE|WideNor0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~10_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & (!\SEGS4_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & ((!\SEGS4_INSTANCE|Equal2~0_combout\)))) # 
-- (!\SEGS4_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal5~0_combout\,
	datab => \SEGS4_INSTANCE|Equal0~4_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal2~0_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~10_combout\);

-- Location: LCCOMB_X82_Y35_N14
\SEGS4_INSTANCE|WideNor0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~11_combout\ = (\SEGS4_INSTANCE|WideNor0~9_combout\ & (\SEGS4_INSTANCE|WideNor0~10_combout\ & ((!\SEGS4_INSTANCE|Equal16~1_combout\) # (!\SEGS4_INSTANCE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideNor0~9_combout\,
	datab => \SEGS4_INSTANCE|Equal1~0_combout\,
	datac => \SEGS4_INSTANCE|WideNor0~10_combout\,
	datad => \SEGS4_INSTANCE|Equal16~1_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~11_combout\);

-- Location: LCCOMB_X83_Y35_N10
\SEGS4_INSTANCE|WideNor0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~13_combout\ = (\SEGS4_INSTANCE|WideOr6~3_combout\ & (\SEGS4_INSTANCE|WideOr3~2_combout\ & (\SEGS4_INSTANCE|WideNor0~12_combout\ & \SEGS4_INSTANCE|WideNor0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideOr6~3_combout\,
	datab => \SEGS4_INSTANCE|WideOr3~2_combout\,
	datac => \SEGS4_INSTANCE|WideNor0~12_combout\,
	datad => \SEGS4_INSTANCE|WideNor0~11_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~13_combout\);

-- Location: LCCOMB_X83_Y35_N12
\SEGS4_INSTANCE|WideNor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideNor0~combout\ = (((\SEGS4_INSTANCE|WideNor0~4_combout\) # (!\SEGS4_INSTANCE|WideNor0~13_combout\)) # (!\SEGS4_INSTANCE|WideNor0~8_combout\)) # (!\SEGS4_INSTANCE|WideNor0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideNor0~15_combout\,
	datab => \SEGS4_INSTANCE|WideNor0~8_combout\,
	datac => \SEGS4_INSTANCE|WideNor0~4_combout\,
	datad => \SEGS4_INSTANCE|WideNor0~13_combout\,
	combout => \SEGS4_INSTANCE|WideNor0~combout\);

-- Location: LCCOMB_X83_Y35_N8
\SEGS4_INSTANCE|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr6~combout\ = ((\SEGS4_INSTANCE|WideOr6~0_combout\) # ((!\SEGS4_INSTANCE|WideNor0~combout\) # (!\SEGS4_INSTANCE|WideOr6~3_combout\))) # (!\SEGS4_INSTANCE|WideOr3~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideOr3~3_combout\,
	datab => \SEGS4_INSTANCE|WideOr6~0_combout\,
	datac => \SEGS4_INSTANCE|WideOr6~3_combout\,
	datad => \SEGS4_INSTANCE|WideNor0~combout\,
	combout => \SEGS4_INSTANCE|WideOr6~combout\);

-- Location: LCCOMB_X83_Y35_N30
\SEGS4_INSTANCE|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr5~0_combout\ = (\SEGS4_INSTANCE|Equal16~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & ((\SEGS4_INSTANCE|Equal7~0_combout\) # (\SEGS4_INSTANCE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal16~0_combout\,
	datab => \SEGS4_INSTANCE|Equal7~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal1~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr5~0_combout\);

-- Location: LCCOMB_X82_Y35_N10
\SEGS4_INSTANCE|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr5~1_combout\ = (\SEGS4_INSTANCE|WideOr5~0_combout\) # (((!\SEGS4_INSTANCE|WideNor0~combout\) # (!\SEGS4_INSTANCE|WideNor0~10_combout\)) # (!\SEGS4_INSTANCE|WideNor0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideOr5~0_combout\,
	datab => \SEGS4_INSTANCE|WideNor0~8_combout\,
	datac => \SEGS4_INSTANCE|WideNor0~10_combout\,
	datad => \SEGS4_INSTANCE|WideNor0~combout\,
	combout => \SEGS4_INSTANCE|WideOr5~1_combout\);

-- Location: LCCOMB_X83_Y35_N18
\SEGS4_INSTANCE|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr2~0_combout\ = (!\SEGS4_INSTANCE|Equal25~0_combout\ & (((!\SEGS4_INSTANCE|Equal5~0_combout\ & !\SEGS4_INSTANCE|Equal2~0_combout\)) # (!\SEGS4_INSTANCE|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal25~0_combout\,
	datab => \SEGS4_INSTANCE|Equal5~0_combout\,
	datac => \SEGS4_INSTANCE|Equal16~1_combout\,
	datad => \SEGS4_INSTANCE|Equal2~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr2~0_combout\);

-- Location: LCCOMB_X83_Y35_N24
\SEGS4_INSTANCE|WideOr3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr3~4_combout\ = (((\SEGS4_INSTANCE|Equal4~0_combout\ & \SEGS4_INSTANCE|Equal0~5_combout\)) # (!\SEGS4_INSTANCE|WideOr3~2_combout\)) # (!\SEGS4_INSTANCE|WideOr2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideOr2~0_combout\,
	datab => \SEGS4_INSTANCE|WideOr3~2_combout\,
	datac => \SEGS4_INSTANCE|Equal4~0_combout\,
	datad => \SEGS4_INSTANCE|Equal0~5_combout\,
	combout => \SEGS4_INSTANCE|WideOr3~4_combout\);

-- Location: LCCOMB_X83_Y35_N0
\SEGS4_INSTANCE|WideOr3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr3~5_combout\ = (\SEGS4_INSTANCE|WideOr3~4_combout\) # ((\SEGS4_INSTANCE|Equal16~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & \SEGS4_INSTANCE|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal16~0_combout\,
	datab => \SEGS4_INSTANCE|WideOr3~4_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal6~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr3~5_combout\);

-- Location: LCCOMB_X83_Y35_N2
\SEGS4_INSTANCE|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr3~combout\ = (\SEGS4_INSTANCE|WideOr3~5_combout\) # ((!\SEGS4_INSTANCE|WideNor0~combout\) # (!\SEGS4_INSTANCE|WideOr3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS4_INSTANCE|WideOr3~5_combout\,
	datac => \SEGS4_INSTANCE|WideOr3~3_combout\,
	datad => \SEGS4_INSTANCE|WideNor0~combout\,
	combout => \SEGS4_INSTANCE|WideOr3~combout\);

-- Location: LCCOMB_X81_Y35_N6
\SEGS4_INSTANCE|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr2~1_combout\ = (\SEGS4_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & (\SEGS4_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & 
-- ((\SEGS4_INSTANCE|Equal0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal5~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datac => \SEGS4_INSTANCE|Equal0~3_combout\,
	datad => \SEGS4_INSTANCE|Equal16~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr2~1_combout\);

-- Location: LCCOMB_X81_Y35_N28
\SEGS4_INSTANCE|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|Equal2~1_combout\ = (\SEGS4_INSTANCE|Equal0~4_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & \SEGS4_INSTANCE|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS4_INSTANCE|Equal0~4_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal2~0_combout\,
	combout => \SEGS4_INSTANCE|Equal2~1_combout\);

-- Location: LCCOMB_X81_Y35_N12
\SEGS4_INSTANCE|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr1~2_combout\ = (\SEGS4_INSTANCE|Equal6~0_combout\ & (!\SEGS4_INSTANCE|Equal24~0_combout\ & ((!\SEGS4_INSTANCE|Equal7~0_combout\) # (!\SEGS4_INSTANCE|Equal8~0_combout\)))) # (!\SEGS4_INSTANCE|Equal6~0_combout\ & 
-- (((!\SEGS4_INSTANCE|Equal7~0_combout\)) # (!\SEGS4_INSTANCE|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal6~0_combout\,
	datab => \SEGS4_INSTANCE|Equal8~0_combout\,
	datac => \SEGS4_INSTANCE|Equal7~0_combout\,
	datad => \SEGS4_INSTANCE|Equal24~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr1~2_combout\);

-- Location: LCCOMB_X81_Y35_N16
\SEGS4_INSTANCE|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr1~0_combout\ = (((!\SEGS4_INSTANCE|Equal6~0_combout\ & !\SEGS4_INSTANCE|Equal4~0_combout\)) # (!\SEGS4_INSTANCE|Equal0~4_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal6~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datac => \SEGS4_INSTANCE|Equal4~0_combout\,
	datad => \SEGS4_INSTANCE|Equal0~4_combout\,
	combout => \SEGS4_INSTANCE|WideOr1~0_combout\);

-- Location: LCCOMB_X81_Y35_N30
\SEGS4_INSTANCE|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr1~1_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & ((!\SEGS4_INSTANCE|Equal2~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & (!\SEGS4_INSTANCE|Equal3~0_combout\))) # 
-- (!\SEGS4_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal3~0_combout\,
	datab => \SEGS4_INSTANCE|Equal2~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal16~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr1~1_combout\);

-- Location: LCCOMB_X81_Y35_N18
\SEGS4_INSTANCE|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr0~4_combout\ = (\SEGS4_INSTANCE|WideNor0~combout\ & (((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3)) # (!\SEGS4_INSTANCE|Equal16~0_combout\)) # (!\SEGS4_INSTANCE|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideNor0~combout\,
	datab => \SEGS4_INSTANCE|Equal4~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal16~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr0~4_combout\);

-- Location: LCCOMB_X81_Y35_N22
\SEGS4_INSTANCE|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr1~3_combout\ = (\SEGS4_INSTANCE|WideOr1~2_combout\ & (\SEGS4_INSTANCE|WideOr1~0_combout\ & (\SEGS4_INSTANCE|WideOr1~1_combout\ & \SEGS4_INSTANCE|WideOr0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideOr1~2_combout\,
	datab => \SEGS4_INSTANCE|WideOr1~0_combout\,
	datac => \SEGS4_INSTANCE|WideOr1~1_combout\,
	datad => \SEGS4_INSTANCE|WideOr0~4_combout\,
	combout => \SEGS4_INSTANCE|WideOr1~3_combout\);

-- Location: LCCOMB_X81_Y35_N20
\SEGS4_INSTANCE|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr2~combout\ = (\SEGS4_INSTANCE|WideOr2~1_combout\) # ((\SEGS4_INSTANCE|Equal2~1_combout\) # ((!\SEGS4_INSTANCE|WideOr2~0_combout\) # (!\SEGS4_INSTANCE|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideOr2~1_combout\,
	datab => \SEGS4_INSTANCE|Equal2~1_combout\,
	datac => \SEGS4_INSTANCE|WideOr1~3_combout\,
	datad => \SEGS4_INSTANCE|WideOr2~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr2~combout\);

-- Location: LCCOMB_X81_Y35_N10
\SEGS4_INSTANCE|WideOr1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr1~6_combout\ = (\SEGS4_INSTANCE|Equal3~0_combout\ & ((\SEGS4_INSTANCE|Equal8~0_combout\) # ((\SEGS4_INSTANCE|Equal24~0_combout\ & \SEGS4_INSTANCE|Equal4~0_combout\)))) # (!\SEGS4_INSTANCE|Equal3~0_combout\ & 
-- (\SEGS4_INSTANCE|Equal24~0_combout\ & (\SEGS4_INSTANCE|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal3~0_combout\,
	datab => \SEGS4_INSTANCE|Equal24~0_combout\,
	datac => \SEGS4_INSTANCE|Equal4~0_combout\,
	datad => \SEGS4_INSTANCE|Equal8~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr1~6_combout\);

-- Location: LCCOMB_X81_Y35_N0
\SEGS4_INSTANCE|WideOr1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr1~5_combout\ = (\SEGS4_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & ((\SEGS4_INSTANCE|Equal0~3_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & 
-- (\SEGS4_INSTANCE|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal7~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datac => \SEGS4_INSTANCE|Equal0~3_combout\,
	datad => \SEGS4_INSTANCE|Equal16~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr1~5_combout\);

-- Location: LCCOMB_X81_Y35_N2
\SEGS4_INSTANCE|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr1~4_combout\ = (\SEGS4_INSTANCE|Equal0~4_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3) & ((\SEGS4_INSTANCE|Equal5~0_combout\) # (\SEGS4_INSTANCE|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal5~0_combout\,
	datab => \SEGS4_INSTANCE|Equal0~4_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	datad => \SEGS4_INSTANCE|Equal6~0_combout\,
	combout => \SEGS4_INSTANCE|WideOr1~4_combout\);

-- Location: LCCOMB_X81_Y35_N8
\SEGS4_INSTANCE|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr1~combout\ = (\SEGS4_INSTANCE|WideOr1~6_combout\) # ((\SEGS4_INSTANCE|WideOr1~5_combout\) # ((\SEGS4_INSTANCE|WideOr1~4_combout\) # (!\SEGS4_INSTANCE|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideOr1~6_combout\,
	datab => \SEGS4_INSTANCE|WideOr1~5_combout\,
	datac => \SEGS4_INSTANCE|WideOr1~3_combout\,
	datad => \SEGS4_INSTANCE|WideOr1~4_combout\,
	combout => \SEGS4_INSTANCE|WideOr1~combout\);

-- Location: LCCOMB_X82_Y35_N4
\SEGS4_INSTANCE|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr0~5_combout\ = ((\SEGS4_INSTANCE|Equal0~4_combout\ & (\SEGS4_INSTANCE|Equal5~0_combout\ & \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3)))) # (!\SEGS4_INSTANCE|WideNor0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|Equal0~4_combout\,
	datab => \SEGS4_INSTANCE|WideNor0~6_combout\,
	datac => \SEGS4_INSTANCE|Equal5~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG5_INSTANCE|D_out\(3),
	combout => \SEGS4_INSTANCE|WideOr0~5_combout\);

-- Location: LCCOMB_X82_Y35_N22
\SEGS4_INSTANCE|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS4_INSTANCE|WideOr0~combout\ = (((\SEGS4_INSTANCE|WideOr0~5_combout\) # (!\SEGS4_INSTANCE|WideNor0~15_combout\)) # (!\SEGS4_INSTANCE|WideOr0~4_combout\)) # (!\SEGS4_INSTANCE|WideNor0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS4_INSTANCE|WideNor0~9_combout\,
	datab => \SEGS4_INSTANCE|WideOr0~4_combout\,
	datac => \SEGS4_INSTANCE|WideOr0~5_combout\,
	datad => \SEGS4_INSTANCE|WideNor0~15_combout\,
	combout => \SEGS4_INSTANCE|WideOr0~combout\);

-- Location: LCCOMB_X84_Y40_N28
\SEGS5_INSTANCE|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal0~2_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(5) & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(6) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(5),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(6),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(7),
	combout => \SEGS5_INSTANCE|Equal0~2_combout\);

-- Location: LCCOMB_X79_Y40_N30
\SEGS5_INSTANCE|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal0~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(8) & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(9) & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(11) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(8),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(9),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(11),
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(10),
	combout => \SEGS5_INSTANCE|Equal0~1_combout\);

-- Location: LCCOMB_X82_Y40_N22
\SEGS5_INSTANCE|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal0~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(12) & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(14) & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(15) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(12),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(14),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(15),
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(13),
	combout => \SEGS5_INSTANCE|Equal0~0_combout\);

-- Location: LCCOMB_X81_Y41_N24
\SEGS5_INSTANCE|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal16~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(4) & (\SEGS5_INSTANCE|Equal0~2_combout\ & (\SEGS5_INSTANCE|Equal0~1_combout\ & \SEGS5_INSTANCE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(4),
	datab => \SEGS5_INSTANCE|Equal0~2_combout\,
	datac => \SEGS5_INSTANCE|Equal0~1_combout\,
	datad => \SEGS5_INSTANCE|Equal0~0_combout\,
	combout => \SEGS5_INSTANCE|Equal16~0_combout\);

-- Location: LCCOMB_X81_Y37_N20
\SEGS5_INSTANCE|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal16~1_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & \SEGS5_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datad => \SEGS5_INSTANCE|Equal16~0_combout\,
	combout => \SEGS5_INSTANCE|Equal16~1_combout\);

-- Location: LCCOMB_X80_Y37_N0
\SEGS5_INSTANCE|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr6~1_combout\ = (((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1))) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2))) # (!\SEGS5_INSTANCE|Equal16~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal16~1_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	combout => \SEGS5_INSTANCE|WideOr6~1_combout\);

-- Location: LCCOMB_X81_Y39_N22
\SEGS5_INSTANCE|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal0~4_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0) & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	combout => \SEGS5_INSTANCE|Equal0~4_combout\);

-- Location: LCCOMB_X81_Y41_N14
\SEGS5_INSTANCE|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal0~3_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(4) & (\SEGS5_INSTANCE|Equal0~2_combout\ & (\SEGS5_INSTANCE|Equal0~1_combout\ & \SEGS5_INSTANCE|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(4),
	datab => \SEGS5_INSTANCE|Equal0~2_combout\,
	datac => \SEGS5_INSTANCE|Equal0~1_combout\,
	datad => \SEGS5_INSTANCE|Equal0~0_combout\,
	combout => \SEGS5_INSTANCE|Equal0~3_combout\);

-- Location: LCCOMB_X80_Y39_N30
\SEGS5_INSTANCE|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal0~5_combout\ = (\SEGS5_INSTANCE|Equal0~4_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & \SEGS5_INSTANCE|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SEGS5_INSTANCE|Equal0~4_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datad => \SEGS5_INSTANCE|Equal0~3_combout\,
	combout => \SEGS5_INSTANCE|Equal0~5_combout\);

-- Location: LCCOMB_X80_Y38_N6
\SEGS5_INSTANCE|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal4~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	combout => \SEGS5_INSTANCE|Equal4~0_combout\);

-- Location: LCCOMB_X81_Y37_N18
\SEGS5_INSTANCE|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal8~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & \SEGS5_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datad => \SEGS5_INSTANCE|Equal0~3_combout\,
	combout => \SEGS5_INSTANCE|Equal8~0_combout\);

-- Location: LCCOMB_X80_Y37_N14
\SEGS5_INSTANCE|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr6~2_combout\ = (\SEGS5_INSTANCE|WideOr6~1_combout\ & (!\SEGS5_INSTANCE|Equal0~5_combout\ & ((!\SEGS5_INSTANCE|Equal8~0_combout\) # (!\SEGS5_INSTANCE|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideOr6~1_combout\,
	datab => \SEGS5_INSTANCE|Equal0~5_combout\,
	datac => \SEGS5_INSTANCE|Equal4~0_combout\,
	datad => \SEGS5_INSTANCE|Equal8~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr6~2_combout\);

-- Location: LCCOMB_X80_Y39_N20
\SEGS5_INSTANCE|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal7~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0) & \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	combout => \SEGS5_INSTANCE|Equal7~0_combout\);

-- Location: LCCOMB_X80_Y39_N26
\SEGS5_INSTANCE|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal1~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	combout => \SEGS5_INSTANCE|Equal1~0_combout\);

-- Location: LCCOMB_X80_Y37_N30
\SEGS5_INSTANCE|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal0~6_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & \SEGS5_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datac => \SEGS5_INSTANCE|Equal0~3_combout\,
	combout => \SEGS5_INSTANCE|Equal0~6_combout\);

-- Location: LCCOMB_X80_Y35_N20
\SEGS5_INSTANCE|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr3~1_combout\ = (\SEGS5_INSTANCE|Equal1~0_combout\ & (((!\SEGS5_INSTANCE|Equal0~6_combout\ & !\SEGS5_INSTANCE|Equal16~1_combout\)))) # (!\SEGS5_INSTANCE|Equal1~0_combout\ & (((!\SEGS5_INSTANCE|Equal0~6_combout\)) # 
-- (!\SEGS5_INSTANCE|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal7~0_combout\,
	datab => \SEGS5_INSTANCE|Equal1~0_combout\,
	datac => \SEGS5_INSTANCE|Equal0~6_combout\,
	datad => \SEGS5_INSTANCE|Equal16~1_combout\,
	combout => \SEGS5_INSTANCE|WideOr3~1_combout\);

-- Location: LCCOMB_X81_Y39_N24
\SEGS5_INSTANCE|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal5~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	combout => \SEGS5_INSTANCE|Equal5~0_combout\);

-- Location: LCCOMB_X80_Y35_N22
\SEGS5_INSTANCE|WideNor0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~2_combout\ = (\SEGS5_INSTANCE|Equal0~3_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & ((\SEGS5_INSTANCE|Equal1~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & 
-- (\SEGS5_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal5~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datac => \SEGS5_INSTANCE|Equal0~3_combout\,
	datad => \SEGS5_INSTANCE|Equal1~0_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~2_combout\);

-- Location: LCCOMB_X80_Y38_N4
\SEGS5_INSTANCE|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal6~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2) & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0) & \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	combout => \SEGS5_INSTANCE|Equal6~0_combout\);

-- Location: LCCOMB_X81_Y39_N26
\SEGS5_INSTANCE|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal2~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0) & (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	combout => \SEGS5_INSTANCE|Equal2~0_combout\);

-- Location: LCCOMB_X80_Y35_N0
\SEGS5_INSTANCE|WideNor0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~3_combout\ = (\SEGS5_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (\SEGS5_INSTANCE|Equal6~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & 
-- ((\SEGS5_INSTANCE|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal6~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datac => \SEGS5_INSTANCE|Equal16~0_combout\,
	datad => \SEGS5_INSTANCE|Equal2~0_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~3_combout\);

-- Location: LCCOMB_X80_Y35_N30
\SEGS5_INSTANCE|WideNor0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~4_combout\ = (\SEGS5_INSTANCE|WideNor0~2_combout\) # (\SEGS5_INSTANCE|WideNor0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideNor0~2_combout\,
	datad => \SEGS5_INSTANCE|WideNor0~3_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~4_combout\);

-- Location: LCCOMB_X80_Y37_N24
\SEGS5_INSTANCE|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal24~0_combout\ = (\SEGS5_INSTANCE|Equal16~0_combout\ & \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SEGS5_INSTANCE|Equal16~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	combout => \SEGS5_INSTANCE|Equal24~0_combout\);

-- Location: LCCOMB_X81_Y37_N16
\SEGS5_INSTANCE|WideNor0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~14_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & ((!\SEGS5_INSTANCE|Equal2~0_combout\))) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (!\SEGS5_INSTANCE|Equal5~0_combout\))) # 
-- (!\SEGS5_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datab => \SEGS5_INSTANCE|Equal16~0_combout\,
	datac => \SEGS5_INSTANCE|Equal5~0_combout\,
	datad => \SEGS5_INSTANCE|Equal2~0_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~14_combout\);

-- Location: LCCOMB_X80_Y37_N10
\SEGS5_INSTANCE|WideNor0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~15_combout\ = (\SEGS5_INSTANCE|WideNor0~14_combout\ & (((!\SEGS5_INSTANCE|Equal0~6_combout\ & !\SEGS5_INSTANCE|Equal24~0_combout\)) # (!\SEGS5_INSTANCE|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal0~6_combout\,
	datab => \SEGS5_INSTANCE|Equal24~0_combout\,
	datac => \SEGS5_INSTANCE|Equal4~0_combout\,
	datad => \SEGS5_INSTANCE|WideNor0~14_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~15_combout\);

-- Location: LCCOMB_X80_Y37_N6
\SEGS5_INSTANCE|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal3~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1) & (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0) & !\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(1),
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(0),
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(2),
	combout => \SEGS5_INSTANCE|Equal3~0_combout\);

-- Location: LCCOMB_X80_Y37_N4
\SEGS5_INSTANCE|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal25~0_combout\ = (\SEGS5_INSTANCE|Equal1~0_combout\ & (\SEGS5_INSTANCE|Equal16~0_combout\ & \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal1~0_combout\,
	datac => \SEGS5_INSTANCE|Equal16~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	combout => \SEGS5_INSTANCE|Equal25~0_combout\);

-- Location: LCCOMB_X80_Y37_N8
\SEGS5_INSTANCE|WideNor0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~5_combout\ = (\SEGS5_INSTANCE|Equal1~0_combout\ & (!\SEGS5_INSTANCE|Equal0~6_combout\ & ((!\SEGS5_INSTANCE|Equal5~0_combout\) # (!\SEGS5_INSTANCE|Equal24~0_combout\)))) # (!\SEGS5_INSTANCE|Equal1~0_combout\ & 
-- (((!\SEGS5_INSTANCE|Equal5~0_combout\)) # (!\SEGS5_INSTANCE|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal1~0_combout\,
	datab => \SEGS5_INSTANCE|Equal24~0_combout\,
	datac => \SEGS5_INSTANCE|Equal0~6_combout\,
	datad => \SEGS5_INSTANCE|Equal5~0_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~5_combout\);

-- Location: LCCOMB_X80_Y37_N12
\SEGS5_INSTANCE|WideNor0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~6_combout\ = (\SEGS5_INSTANCE|WideNor0~5_combout\ & (((!\SEGS5_INSTANCE|Equal0~4_combout\ & !\SEGS5_INSTANCE|Equal3~0_combout\)) # (!\SEGS5_INSTANCE|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal0~4_combout\,
	datab => \SEGS5_INSTANCE|Equal24~0_combout\,
	datac => \SEGS5_INSTANCE|WideNor0~5_combout\,
	datad => \SEGS5_INSTANCE|Equal3~0_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~6_combout\);

-- Location: LCCOMB_X80_Y37_N2
\SEGS5_INSTANCE|WideNor0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~7_combout\ = (\SEGS5_INSTANCE|WideNor0~6_combout\ & (((!\SEGS5_INSTANCE|Equal3~0_combout\ & !\SEGS5_INSTANCE|Equal7~0_combout\)) # (!\SEGS5_INSTANCE|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal3~0_combout\,
	datab => \SEGS5_INSTANCE|Equal7~0_combout\,
	datac => \SEGS5_INSTANCE|Equal0~6_combout\,
	datad => \SEGS5_INSTANCE|WideNor0~6_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~7_combout\);

-- Location: LCCOMB_X80_Y37_N22
\SEGS5_INSTANCE|WideNor0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~8_combout\ = (!\SEGS5_INSTANCE|Equal25~0_combout\ & (\SEGS5_INSTANCE|WideNor0~7_combout\ & ((!\SEGS5_INSTANCE|Equal16~1_combout\) # (!\SEGS5_INSTANCE|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal3~0_combout\,
	datab => \SEGS5_INSTANCE|Equal25~0_combout\,
	datac => \SEGS5_INSTANCE|Equal16~1_combout\,
	datad => \SEGS5_INSTANCE|WideNor0~7_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~8_combout\);

-- Location: LCCOMB_X80_Y35_N6
\SEGS5_INSTANCE|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr3~0_combout\ = (((!\SEGS5_INSTANCE|Equal7~0_combout\ & !\SEGS5_INSTANCE|Equal2~0_combout\)) # (!\SEGS5_INSTANCE|Equal0~3_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal7~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datac => \SEGS5_INSTANCE|Equal0~3_combout\,
	datad => \SEGS5_INSTANCE|Equal2~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr3~0_combout\);

-- Location: LCCOMB_X80_Y35_N16
\SEGS5_INSTANCE|WideNor0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~12_combout\ = ((!\SEGS5_INSTANCE|Equal6~0_combout\ & ((!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3)) # (!\SEGS5_INSTANCE|Equal0~4_combout\)))) # (!\SEGS5_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal0~4_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datac => \SEGS5_INSTANCE|Equal0~3_combout\,
	datad => \SEGS5_INSTANCE|Equal6~0_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~12_combout\);

-- Location: LCCOMB_X80_Y35_N4
\SEGS5_INSTANCE|WideNor0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~10_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (!\SEGS5_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & ((!\SEGS5_INSTANCE|Equal2~0_combout\)))) # 
-- (!\SEGS5_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal5~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datac => \SEGS5_INSTANCE|Equal0~3_combout\,
	datad => \SEGS5_INSTANCE|Equal2~0_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~10_combout\);

-- Location: LCCOMB_X80_Y37_N20
\SEGS5_INSTANCE|WideNor0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~9_combout\ = (\SEGS5_INSTANCE|Equal16~1_combout\ & (!\SEGS5_INSTANCE|Equal0~4_combout\ & ((!\SEGS5_INSTANCE|Equal3~0_combout\) # (!\SEGS5_INSTANCE|Equal8~0_combout\)))) # (!\SEGS5_INSTANCE|Equal16~1_combout\ & 
-- (((!\SEGS5_INSTANCE|Equal3~0_combout\)) # (!\SEGS5_INSTANCE|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal16~1_combout\,
	datab => \SEGS5_INSTANCE|Equal8~0_combout\,
	datac => \SEGS5_INSTANCE|Equal0~4_combout\,
	datad => \SEGS5_INSTANCE|Equal3~0_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~9_combout\);

-- Location: LCCOMB_X80_Y35_N18
\SEGS5_INSTANCE|WideNor0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~11_combout\ = (\SEGS5_INSTANCE|WideNor0~10_combout\ & (\SEGS5_INSTANCE|WideNor0~9_combout\ & ((!\SEGS5_INSTANCE|Equal1~0_combout\) # (!\SEGS5_INSTANCE|Equal16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal16~1_combout\,
	datab => \SEGS5_INSTANCE|WideNor0~10_combout\,
	datac => \SEGS5_INSTANCE|WideNor0~9_combout\,
	datad => \SEGS5_INSTANCE|Equal1~0_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~11_combout\);

-- Location: LCCOMB_X80_Y35_N24
\SEGS5_INSTANCE|WideNor0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~13_combout\ = (\SEGS5_INSTANCE|WideOr3~0_combout\ & (\SEGS5_INSTANCE|WideNor0~12_combout\ & (\SEGS5_INSTANCE|WideOr6~2_combout\ & \SEGS5_INSTANCE|WideNor0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideOr3~0_combout\,
	datab => \SEGS5_INSTANCE|WideNor0~12_combout\,
	datac => \SEGS5_INSTANCE|WideOr6~2_combout\,
	datad => \SEGS5_INSTANCE|WideNor0~11_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~13_combout\);

-- Location: LCCOMB_X80_Y35_N26
\SEGS5_INSTANCE|WideNor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideNor0~combout\ = (\SEGS5_INSTANCE|WideNor0~4_combout\) # (((!\SEGS5_INSTANCE|WideNor0~13_combout\) # (!\SEGS5_INSTANCE|WideNor0~8_combout\)) # (!\SEGS5_INSTANCE|WideNor0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideNor0~4_combout\,
	datab => \SEGS5_INSTANCE|WideNor0~15_combout\,
	datac => \SEGS5_INSTANCE|WideNor0~8_combout\,
	datad => \SEGS5_INSTANCE|WideNor0~13_combout\,
	combout => \SEGS5_INSTANCE|WideNor0~combout\);

-- Location: LCCOMB_X80_Y35_N28
\SEGS5_INSTANCE|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr6~0_combout\ = (\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (\SEGS5_INSTANCE|Equal16~0_combout\ & ((\SEGS5_INSTANCE|Equal6~0_combout\) # (\SEGS5_INSTANCE|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal6~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datac => \SEGS5_INSTANCE|Equal16~0_combout\,
	datad => \SEGS5_INSTANCE|Equal5~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr6~0_combout\);

-- Location: LCCOMB_X80_Y35_N14
\SEGS5_INSTANCE|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr6~combout\ = (((\SEGS5_INSTANCE|WideOr6~0_combout\) # (!\SEGS5_INSTANCE|WideNor0~combout\)) # (!\SEGS5_INSTANCE|WideOr3~1_combout\)) # (!\SEGS5_INSTANCE|WideOr6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideOr6~2_combout\,
	datab => \SEGS5_INSTANCE|WideOr3~1_combout\,
	datac => \SEGS5_INSTANCE|WideNor0~combout\,
	datad => \SEGS5_INSTANCE|WideOr6~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr6~combout\);

-- Location: LCCOMB_X80_Y35_N10
\SEGS5_INSTANCE|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr5~0_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (\SEGS5_INSTANCE|Equal16~0_combout\ & ((\SEGS5_INSTANCE|Equal7~0_combout\) # (\SEGS5_INSTANCE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal7~0_combout\,
	datab => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datac => \SEGS5_INSTANCE|Equal16~0_combout\,
	datad => \SEGS5_INSTANCE|Equal1~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr5~0_combout\);

-- Location: LCCOMB_X80_Y35_N8
\SEGS5_INSTANCE|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr5~1_combout\ = (((\SEGS5_INSTANCE|WideOr5~0_combout\) # (!\SEGS5_INSTANCE|WideNor0~10_combout\)) # (!\SEGS5_INSTANCE|WideNor0~8_combout\)) # (!\SEGS5_INSTANCE|WideNor0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideNor0~combout\,
	datab => \SEGS5_INSTANCE|WideNor0~8_combout\,
	datac => \SEGS5_INSTANCE|WideNor0~10_combout\,
	datad => \SEGS5_INSTANCE|WideOr5~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr5~1_combout\);

-- Location: LCCOMB_X81_Y37_N6
\SEGS5_INSTANCE|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr3~2_combout\ = ((!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (\SEGS5_INSTANCE|Equal4~0_combout\ & \SEGS5_INSTANCE|Equal0~3_combout\))) # (!\SEGS5_INSTANCE|WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datab => \SEGS5_INSTANCE|WideOr3~0_combout\,
	datac => \SEGS5_INSTANCE|Equal4~0_combout\,
	datad => \SEGS5_INSTANCE|Equal0~3_combout\,
	combout => \SEGS5_INSTANCE|WideOr3~2_combout\);

-- Location: LCCOMB_X81_Y37_N4
\SEGS5_INSTANCE|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr2~0_combout\ = (!\SEGS5_INSTANCE|Equal25~0_combout\ & (((!\SEGS5_INSTANCE|Equal2~0_combout\ & !\SEGS5_INSTANCE|Equal5~0_combout\)) # (!\SEGS5_INSTANCE|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal2~0_combout\,
	datab => \SEGS5_INSTANCE|Equal16~1_combout\,
	datac => \SEGS5_INSTANCE|Equal5~0_combout\,
	datad => \SEGS5_INSTANCE|Equal25~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr2~0_combout\);

-- Location: LCCOMB_X81_Y37_N30
\SEGS5_INSTANCE|WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr3~3_combout\ = (\SEGS5_INSTANCE|WideOr3~2_combout\) # (((\SEGS5_INSTANCE|Equal6~0_combout\ & \SEGS5_INSTANCE|Equal16~1_combout\)) # (!\SEGS5_INSTANCE|WideOr2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideOr3~2_combout\,
	datab => \SEGS5_INSTANCE|Equal6~0_combout\,
	datac => \SEGS5_INSTANCE|WideOr2~0_combout\,
	datad => \SEGS5_INSTANCE|Equal16~1_combout\,
	combout => \SEGS5_INSTANCE|WideOr3~3_combout\);

-- Location: LCCOMB_X80_Y35_N12
\SEGS5_INSTANCE|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr3~combout\ = (\SEGS5_INSTANCE|WideOr3~3_combout\) # ((!\SEGS5_INSTANCE|WideOr3~1_combout\) # (!\SEGS5_INSTANCE|WideNor0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideOr3~3_combout\,
	datac => \SEGS5_INSTANCE|WideNor0~combout\,
	datad => \SEGS5_INSTANCE|WideOr3~1_combout\,
	combout => \SEGS5_INSTANCE|WideOr3~combout\);

-- Location: LCCOMB_X81_Y37_N10
\SEGS5_INSTANCE|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr2~1_combout\ = (\SEGS5_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (\SEGS5_INSTANCE|Equal5~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & 
-- ((\SEGS5_INSTANCE|Equal0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datab => \SEGS5_INSTANCE|Equal16~0_combout\,
	datac => \SEGS5_INSTANCE|Equal5~0_combout\,
	datad => \SEGS5_INSTANCE|Equal0~4_combout\,
	combout => \SEGS5_INSTANCE|WideOr2~1_combout\);

-- Location: LCCOMB_X80_Y37_N16
\SEGS5_INSTANCE|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr1~2_combout\ = (\SEGS5_INSTANCE|Equal6~0_combout\ & (!\SEGS5_INSTANCE|Equal24~0_combout\ & ((!\SEGS5_INSTANCE|Equal8~0_combout\) # (!\SEGS5_INSTANCE|Equal7~0_combout\)))) # (!\SEGS5_INSTANCE|Equal6~0_combout\ & 
-- (((!\SEGS5_INSTANCE|Equal8~0_combout\) # (!\SEGS5_INSTANCE|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal6~0_combout\,
	datab => \SEGS5_INSTANCE|Equal24~0_combout\,
	datac => \SEGS5_INSTANCE|Equal7~0_combout\,
	datad => \SEGS5_INSTANCE|Equal8~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr1~2_combout\);

-- Location: LCCOMB_X81_Y37_N14
\SEGS5_INSTANCE|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr1~1_combout\ = ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (!\SEGS5_INSTANCE|Equal2~0_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & ((!\SEGS5_INSTANCE|Equal3~0_combout\)))) # 
-- (!\SEGS5_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal2~0_combout\,
	datab => \SEGS5_INSTANCE|Equal3~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datad => \SEGS5_INSTANCE|Equal16~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr1~1_combout\);

-- Location: LCCOMB_X81_Y37_N26
\SEGS5_INSTANCE|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr0~4_combout\ = (\SEGS5_INSTANCE|WideNor0~combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3)) # ((!\SEGS5_INSTANCE|Equal4~0_combout\) # (!\SEGS5_INSTANCE|Equal16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datab => \SEGS5_INSTANCE|Equal16~0_combout\,
	datac => \SEGS5_INSTANCE|Equal4~0_combout\,
	datad => \SEGS5_INSTANCE|WideNor0~combout\,
	combout => \SEGS5_INSTANCE|WideOr0~4_combout\);

-- Location: LCCOMB_X81_Y37_N12
\SEGS5_INSTANCE|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr1~0_combout\ = (((!\SEGS5_INSTANCE|Equal4~0_combout\ & !\SEGS5_INSTANCE|Equal6~0_combout\)) # (!\SEGS5_INSTANCE|Equal0~3_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal4~0_combout\,
	datab => \SEGS5_INSTANCE|Equal6~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datad => \SEGS5_INSTANCE|Equal0~3_combout\,
	combout => \SEGS5_INSTANCE|WideOr1~0_combout\);

-- Location: LCCOMB_X81_Y37_N8
\SEGS5_INSTANCE|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr1~3_combout\ = (\SEGS5_INSTANCE|WideOr1~2_combout\ & (\SEGS5_INSTANCE|WideOr1~1_combout\ & (\SEGS5_INSTANCE|WideOr0~4_combout\ & \SEGS5_INSTANCE|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideOr1~2_combout\,
	datab => \SEGS5_INSTANCE|WideOr1~1_combout\,
	datac => \SEGS5_INSTANCE|WideOr0~4_combout\,
	datad => \SEGS5_INSTANCE|WideOr1~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr1~3_combout\);

-- Location: LCCOMB_X81_Y37_N28
\SEGS5_INSTANCE|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|Equal2~1_combout\ = (\SEGS5_INSTANCE|Equal2~0_combout\ & (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & \SEGS5_INSTANCE|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal2~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datad => \SEGS5_INSTANCE|Equal0~3_combout\,
	combout => \SEGS5_INSTANCE|Equal2~1_combout\);

-- Location: LCCOMB_X81_Y37_N2
\SEGS5_INSTANCE|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr2~combout\ = (\SEGS5_INSTANCE|WideOr2~1_combout\) # (((\SEGS5_INSTANCE|Equal2~1_combout\) # (!\SEGS5_INSTANCE|WideOr1~3_combout\)) # (!\SEGS5_INSTANCE|WideOr2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideOr2~1_combout\,
	datab => \SEGS5_INSTANCE|WideOr2~0_combout\,
	datac => \SEGS5_INSTANCE|WideOr1~3_combout\,
	datad => \SEGS5_INSTANCE|Equal2~1_combout\,
	combout => \SEGS5_INSTANCE|WideOr2~combout\);

-- Location: LCCOMB_X81_Y37_N22
\SEGS5_INSTANCE|WideOr1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr1~6_combout\ = (\SEGS5_INSTANCE|Equal4~0_combout\ & ((\SEGS5_INSTANCE|Equal24~0_combout\) # ((\SEGS5_INSTANCE|Equal3~0_combout\ & \SEGS5_INSTANCE|Equal8~0_combout\)))) # (!\SEGS5_INSTANCE|Equal4~0_combout\ & 
-- (((\SEGS5_INSTANCE|Equal3~0_combout\ & \SEGS5_INSTANCE|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal4~0_combout\,
	datab => \SEGS5_INSTANCE|Equal24~0_combout\,
	datac => \SEGS5_INSTANCE|Equal3~0_combout\,
	datad => \SEGS5_INSTANCE|Equal8~0_combout\,
	combout => \SEGS5_INSTANCE|WideOr1~6_combout\);

-- Location: LCCOMB_X80_Y37_N18
\SEGS5_INSTANCE|WideOr1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr1~5_combout\ = (\SEGS5_INSTANCE|Equal16~0_combout\ & ((\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (\SEGS5_INSTANCE|Equal0~4_combout\)) # (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & 
-- ((\SEGS5_INSTANCE|Equal7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal0~4_combout\,
	datab => \SEGS5_INSTANCE|Equal7~0_combout\,
	datac => \SEGS5_INSTANCE|Equal16~0_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	combout => \SEGS5_INSTANCE|WideOr1~5_combout\);

-- Location: LCCOMB_X81_Y37_N0
\SEGS5_INSTANCE|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr1~4_combout\ = (!\IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3) & (\SEGS5_INSTANCE|Equal0~3_combout\ & ((\SEGS5_INSTANCE|Equal5~0_combout\) # (\SEGS5_INSTANCE|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|Equal5~0_combout\,
	datab => \SEGS5_INSTANCE|Equal6~0_combout\,
	datac => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	datad => \SEGS5_INSTANCE|Equal0~3_combout\,
	combout => \SEGS5_INSTANCE|WideOr1~4_combout\);

-- Location: LCCOMB_X81_Y37_N24
\SEGS5_INSTANCE|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr1~combout\ = (\SEGS5_INSTANCE|WideOr1~6_combout\) # ((\SEGS5_INSTANCE|WideOr1~5_combout\) # ((\SEGS5_INSTANCE|WideOr1~4_combout\) # (!\SEGS5_INSTANCE|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideOr1~6_combout\,
	datab => \SEGS5_INSTANCE|WideOr1~5_combout\,
	datac => \SEGS5_INSTANCE|WideOr1~3_combout\,
	datad => \SEGS5_INSTANCE|WideOr1~4_combout\,
	combout => \SEGS5_INSTANCE|WideOr1~combout\);

-- Location: LCCOMB_X80_Y37_N26
\SEGS5_INSTANCE|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr0~5_combout\ = ((\SEGS5_INSTANCE|Equal5~0_combout\ & (\SEGS5_INSTANCE|Equal0~3_combout\ & \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3)))) # (!\SEGS5_INSTANCE|WideNor0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideNor0~6_combout\,
	datab => \SEGS5_INSTANCE|Equal5~0_combout\,
	datac => \SEGS5_INSTANCE|Equal0~3_combout\,
	datad => \IF_ID_REG_BANK_INSTANCE|REG6_INSTANCE|D_out\(3),
	combout => \SEGS5_INSTANCE|WideOr0~5_combout\);

-- Location: LCCOMB_X80_Y37_N28
\SEGS5_INSTANCE|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEGS5_INSTANCE|WideOr0~combout\ = (((\SEGS5_INSTANCE|WideOr0~5_combout\) # (!\SEGS5_INSTANCE|WideOr0~4_combout\)) # (!\SEGS5_INSTANCE|WideNor0~9_combout\)) # (!\SEGS5_INSTANCE|WideNor0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SEGS5_INSTANCE|WideNor0~15_combout\,
	datab => \SEGS5_INSTANCE|WideNor0~9_combout\,
	datac => \SEGS5_INSTANCE|WideOr0~5_combout\,
	datad => \SEGS5_INSTANCE|WideOr0~4_combout\,
	combout => \SEGS5_INSTANCE|WideOr0~combout\);

-- Location: LCCOMB_X73_Y42_N26
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~2_combout\ = (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3)) # (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\))) # (!\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4) 
-- & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3) & \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~2_combout\);

-- Location: LCCOMB_X73_Y42_N12
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(6) $ (((\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(5) & \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(5),
	datac => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~2_combout\,
	datad => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(6),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|S~combout\);

-- Location: LCCOMB_X76_Y42_N24
\IF_PC_INSTANCE|D_out[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[6]~8_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|S~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(5),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|S~combout\,
	combout => \IF_PC_INSTANCE|D_out[6]~8_combout\);

-- Location: FF_X76_Y42_N25
\IF_PC_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[6]~8_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD7|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(6));

-- Location: LCCOMB_X77_Y42_N16
\IF_PC_ADD_INSTANCE|FADD6|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\ = (\IF_PC_INSTANCE|D_out\(5) & (\IF_PC_INSTANCE|D_out\(4) & (\IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\ & \IF_PC_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(4),
	datac => \IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\,
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\);

-- Location: LCCOMB_X76_Y42_N0
\IF_PC_ADD_INSTANCE|FADD7|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD7|S~combout\ = \IF_PC_INSTANCE|D_out\(6) $ (\IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(6),
	datad => \IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\,
	combout => \IF_PC_ADD_INSTANCE|FADD7|S~combout\);

-- Location: FF_X76_Y42_N1
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD7|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(6));

-- Location: LCCOMB_X73_Y42_N22
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~1_combout\ = (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3)) # (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(4),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD4|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~1_combout\);

-- Location: LCCOMB_X73_Y42_N24
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3) & ((\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(3) & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2)) # 
-- (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\))) # (!\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(3) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2) & \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(3),
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(2),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(3),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD3|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~0_combout\);

-- Location: LCCOMB_X73_Y42_N6
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0_combout\ = (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(6) & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(5) & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~1_combout\) # 
-- (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(6),
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(5),
	datac => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~1_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0_combout\);

-- Location: LCCOMB_X73_Y42_N14
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(7) $ (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(7),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|S~combout\);

-- Location: LCCOMB_X77_Y42_N8
\IF_PC_INSTANCE|D_out[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[7]~7_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6)))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|S~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|S~combout\,
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(6),
	datad => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	combout => \IF_PC_INSTANCE|D_out[7]~7_combout\);

-- Location: FF_X77_Y42_N9
\IF_PC_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[7]~7_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD8|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(7));

-- Location: LCCOMB_X77_Y42_N22
\IF_PC_ADD_INSTANCE|FADD8|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD8|S~combout\ = \IF_PC_INSTANCE|D_out\(7) $ (((\IF_PC_INSTANCE|D_out\(6) & \IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(6),
	datac => \IF_PC_INSTANCE|D_out\(7),
	datad => \IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\,
	combout => \IF_PC_ADD_INSTANCE|FADD8|S~combout\);

-- Location: FF_X77_Y42_N23
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD8|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(7));

-- Location: LCCOMB_X77_Y42_N4
\IF_PC_ADD_INSTANCE|FADD9|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD9|S~combout\ = \IF_PC_INSTANCE|D_out\(8) $ (((\IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\ & (\IF_PC_INSTANCE|D_out\(7) & \IF_PC_INSTANCE|D_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(8),
	datab => \IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\,
	datac => \IF_PC_INSTANCE|D_out\(7),
	datad => \IF_PC_INSTANCE|D_out\(6),
	combout => \IF_PC_ADD_INSTANCE|FADD9|S~combout\);

-- Location: FF_X77_Y42_N5
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD9|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8));

-- Location: LCCOMB_X73_Y42_N28
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0_combout\ = (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(6) & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(5) & (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~2_combout\ & \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(6),
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(5),
	datac => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD5|Cout~2_combout\,
	datad => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(7),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0_combout\);

-- Location: LCCOMB_X77_Y42_N18
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8) $ (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|S~combout\);

-- Location: LCCOMB_X77_Y42_N6
\IF_PC_INSTANCE|D_out[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[8]~6_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|S~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(7),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|S~combout\,
	combout => \IF_PC_INSTANCE|D_out[8]~6_combout\);

-- Location: FF_X77_Y42_N7
\IF_PC_INSTANCE|D_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[8]~6_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD9|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(8));

-- Location: LCCOMB_X77_Y42_N10
\IF_PC_ADD_INSTANCE|FADD9|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\ = (\IF_PC_INSTANCE|D_out\(8) & (\IF_PC_INSTANCE|D_out\(6) & (\IF_PC_INSTANCE|D_out\(7) & \IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(8),
	datab => \IF_PC_INSTANCE|D_out\(6),
	datac => \IF_PC_INSTANCE|D_out\(7),
	datad => \IF_PC_ADD_INSTANCE|FADD6|Cout~0_combout\,
	combout => \IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\);

-- Location: LCCOMB_X77_Y42_N14
\IF_PC_ADD_INSTANCE|FADD10|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD10|S~combout\ = \IF_PC_INSTANCE|D_out\(9) $ (\IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(9),
	datac => \IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\,
	combout => \IF_PC_ADD_INSTANCE|FADD10|S~combout\);

-- Location: FF_X77_Y42_N15
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD10|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(9));

-- Location: LCCOMB_X77_Y42_N26
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(9) $ (((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0_combout\ & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(7) & \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0_combout\,
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(7),
	datac => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(9),
	datad => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|S~combout\);

-- Location: LCCOMB_X77_Y42_N28
\IF_PC_INSTANCE|D_out[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[9]~5_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|S~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(8),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|S~combout\,
	combout => \IF_PC_INSTANCE|D_out[9]~5_combout\);

-- Location: FF_X77_Y42_N29
\IF_PC_INSTANCE|D_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[9]~5_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD10|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(9));

-- Location: LCCOMB_X75_Y42_N8
\IF_PC_ADD_INSTANCE|FADD11|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD11|S~combout\ = \IF_PC_INSTANCE|D_out\(10) $ (((\IF_PC_INSTANCE|D_out\(9) & \IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(9),
	datab => \IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\,
	datac => \IF_PC_INSTANCE|D_out\(10),
	combout => \IF_PC_ADD_INSTANCE|FADD11|S~combout\);

-- Location: FF_X75_Y42_N9
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD11|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(10));

-- Location: LCCOMB_X77_Y42_N20
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(10) $ (((\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8) & (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0_combout\ & \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8),
	datab => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0_combout\,
	datac => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(9),
	datad => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(10),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|S~combout\);

-- Location: LCCOMB_X75_Y42_N22
\IF_PC_INSTANCE|D_out[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[10]~4_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|S~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(9),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|S~combout\,
	combout => \IF_PC_INSTANCE|D_out[10]~4_combout\);

-- Location: FF_X75_Y42_N23
\IF_PC_INSTANCE|D_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[10]~4_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD11|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(10));

-- Location: LCCOMB_X75_Y42_N14
\IF_PC_ADD_INSTANCE|FADD12|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD12|S~combout\ = \IF_PC_INSTANCE|D_out\(11) $ (((\IF_PC_INSTANCE|D_out\(9) & (\IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\ & \IF_PC_INSTANCE|D_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(9),
	datab => \IF_PC_INSTANCE|D_out\(11),
	datac => \IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\,
	datad => \IF_PC_INSTANCE|D_out\(10),
	combout => \IF_PC_ADD_INSTANCE|FADD12|S~combout\);

-- Location: FF_X75_Y42_N15
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD12|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11));

-- Location: LCCOMB_X77_Y42_N0
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|Cout~0_combout\ = (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(7) & \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(7),
	datad => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|Cout~0_combout\);

-- Location: LCCOMB_X74_Y42_N2
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0_combout\ = (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|Cout~0_combout\ & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(10) & (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0_combout\ & 
-- \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD9|Cout~0_combout\,
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(10),
	datac => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD7|Cout~0_combout\,
	datad => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(9),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0_combout\);

-- Location: LCCOMB_X75_Y42_N10
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11) $ (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|S~combout\);

-- Location: LCCOMB_X75_Y42_N16
\IF_PC_INSTANCE|D_out[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[11]~3_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|S~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(10),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|S~combout\,
	combout => \IF_PC_INSTANCE|D_out[11]~3_combout\);

-- Location: FF_X75_Y42_N17
\IF_PC_INSTANCE|D_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[11]~3_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD12|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(11));

-- Location: LCCOMB_X75_Y42_N28
\IF_PC_ADD_INSTANCE|FADD12|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\ = (\IF_PC_INSTANCE|D_out\(9) & (\IF_PC_INSTANCE|D_out\(11) & (\IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\ & \IF_PC_INSTANCE|D_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(9),
	datab => \IF_PC_INSTANCE|D_out\(11),
	datac => \IF_PC_ADD_INSTANCE|FADD9|Cout~0_combout\,
	datad => \IF_PC_INSTANCE|D_out\(10),
	combout => \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\);

-- Location: LCCOMB_X74_Y42_N0
\IF_PC_ADD_INSTANCE|FADD13|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD13|S~combout\ = \IF_PC_INSTANCE|D_out\(12) $ (\IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_PC_INSTANCE|D_out\(12),
	datad => \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\,
	combout => \IF_PC_ADD_INSTANCE|FADD13|S~combout\);

-- Location: FF_X74_Y42_N1
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD13|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(12));

-- Location: LCCOMB_X77_Y42_N12
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|Cout~0_combout\ = (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(9) & \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(9),
	datad => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(8),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|Cout~0_combout\);

-- Location: LCCOMB_X74_Y42_N16
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|Cout~0_combout\ = (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|Cout~0_combout\ & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(10) & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11) & 
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD10|Cout~0_combout\,
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(10),
	datac => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD8|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|Cout~0_combout\);

-- Location: LCCOMB_X74_Y42_N8
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD13|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD13|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(12) $ (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(12),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD13|S~combout\);

-- Location: LCCOMB_X75_Y42_N30
\IF_PC_INSTANCE|D_out[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[12]~2_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD13|S~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(11),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD13|S~combout\,
	combout => \IF_PC_INSTANCE|D_out[12]~2_combout\);

-- Location: FF_X75_Y42_N31
\IF_PC_INSTANCE|D_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[12]~2_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD13|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(12));

-- Location: LCCOMB_X74_Y42_N12
\IF_PC_ADD_INSTANCE|FADD14|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD14|S~combout\ = \IF_PC_INSTANCE|D_out\(13) $ (((\IF_PC_INSTANCE|D_out\(12) & \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(12),
	datac => \IF_PC_INSTANCE|D_out\(13),
	datad => \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\,
	combout => \IF_PC_ADD_INSTANCE|FADD14|S~combout\);

-- Location: FF_X74_Y42_N13
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD14|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(13));

-- Location: LCCOMB_X74_Y42_N22
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD14|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD14|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(13) $ (((\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11) & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(12) & \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11),
	datac => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(12),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD14|S~combout\);

-- Location: LCCOMB_X74_Y42_N30
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\CONTROL_UNIT_INSTANCE|Mux0~10_combout\ & (\IF_PC_ADD_INSTANCE|FADD14|S~combout\)) # (!\CONTROL_UNIT_INSTANCE|Mux0~10_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD14|S~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datab => \IF_PC_ADD_INSTANCE|FADD14|S~combout\,
	datac => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD14|S~combout\,
	combout => \Mux2~0_combout\);

-- Location: FF_X74_Y42_N31
\IF_PC_INSTANCE|D_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \Mux2~0_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(13));

-- Location: LCCOMB_X74_Y42_N28
\IF_PC_ADD_INSTANCE|FADD15|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD15|S~combout\ = \IF_PC_INSTANCE|D_out\(14) $ (((\IF_PC_INSTANCE|D_out\(12) & (\IF_PC_INSTANCE|D_out\(13) & \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(12),
	datab => \IF_PC_INSTANCE|D_out\(14),
	datac => \IF_PC_INSTANCE|D_out\(13),
	datad => \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\,
	combout => \IF_PC_ADD_INSTANCE|FADD15|S~combout\);

-- Location: FF_X74_Y42_N29
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD15|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(14));

-- Location: LCCOMB_X74_Y42_N14
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD15|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD15|S~combout\ = \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(14) $ (((\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(13) & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(12) & \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(12),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD12|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD15|S~combout\);

-- Location: LCCOMB_X75_Y42_N24
\IF_PC_INSTANCE|D_out[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[14]~1_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(14))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD15|S~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(14),
	datab => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD15|S~combout\,
	combout => \IF_PC_INSTANCE|D_out[14]~1_combout\);

-- Location: FF_X75_Y42_N25
\IF_PC_INSTANCE|D_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[14]~1_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD15|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(14));

-- Location: LCCOMB_X74_Y42_N10
\IF_PC_ADD_INSTANCE|FADD15|Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD15|Cout~0_combout\ = (\IF_PC_INSTANCE|D_out\(12) & (\IF_PC_INSTANCE|D_out\(14) & (\IF_PC_INSTANCE|D_out\(13) & \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(12),
	datab => \IF_PC_INSTANCE|D_out\(14),
	datac => \IF_PC_INSTANCE|D_out\(13),
	datad => \IF_PC_ADD_INSTANCE|FADD12|Cout~0_combout\,
	combout => \IF_PC_ADD_INSTANCE|FADD15|Cout~0_combout\);

-- Location: LCCOMB_X74_Y42_N26
\IF_PC_ADD_INSTANCE|FADD16|S\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_ADD_INSTANCE|FADD16|S~combout\ = \IF_PC_INSTANCE|D_out\(15) $ (\IF_PC_ADD_INSTANCE|FADD15|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(15),
	datad => \IF_PC_ADD_INSTANCE|FADD15|Cout~0_combout\,
	combout => \IF_PC_ADD_INSTANCE|FADD16|S~combout\);

-- Location: FF_X74_Y42_N27
\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK~clkctrl_outclk\,
	d => \IF_PC_ADD_INSTANCE|FADD16|S~combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(15));

-- Location: LCCOMB_X74_Y42_N4
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~0_combout\ = ((\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(13) & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(14) & \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0_combout\))) # (!\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(13),
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD11|Cout~0_combout\,
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~0_combout\);

-- Location: LCCOMB_X74_Y42_N6
\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~1_combout\ = (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11) & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(15) $ (((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~0_combout\ & \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(12)))))) # 
-- (!\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11) & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(15) & (\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(15),
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(11),
	datac => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~0_combout\,
	datad => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(12),
	combout => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~1_combout\);

-- Location: LCCOMB_X74_Y42_N20
\IF_PC_INSTANCE|D_out[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IF_PC_INSTANCE|D_out[15]~0_combout\ = (\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & (\PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(15))) # (!\CONTROL_UNIT_INSTANCE|Mux7~1_combout\ & ((\IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL_UNIT_INSTANCE|Mux7~1_combout\,
	datab => \PIPE_IF_ID_INSTANCE|PC_INSTANCE|D_out\(15),
	datad => \IF_ID_RIPPLE_BRANCH_INSTANCE|FADD16|S~1_combout\,
	combout => \IF_PC_INSTANCE|D_out[15]~0_combout\);

-- Location: FF_X74_Y42_N21
\IF_PC_INSTANCE|D_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~clkctrl_outclk\,
	d => \IF_PC_INSTANCE|D_out[15]~0_combout\,
	asdata => \IF_PC_ADD_INSTANCE|FADD16|S~combout\,
	sload => \CONTROL_UNIT_INSTANCE|Mux0~10_combout\,
	ena => \IF_ID_HAZARD_DETECTION_UNIT_INSTANCE|PC_WRITE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_PC_INSTANCE|D_out\(15));

-- Location: LCCOMB_X74_Y42_N18
\DOUBLE_SEGS_INSTANCE|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal0~0_combout\ = (!\IF_PC_INSTANCE|D_out\(5) & (!\IF_PC_INSTANCE|D_out\(14) & (!\IF_PC_INSTANCE|D_out\(13) & !\IF_PC_INSTANCE|D_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(5),
	datab => \IF_PC_INSTANCE|D_out\(14),
	datac => \IF_PC_INSTANCE|D_out\(13),
	datad => \IF_PC_INSTANCE|D_out\(15),
	combout => \DOUBLE_SEGS_INSTANCE|Equal0~0_combout\);

-- Location: LCCOMB_X77_Y42_N30
\DOUBLE_SEGS_INSTANCE|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal0~2_combout\ = (!\IF_PC_INSTANCE|D_out\(6) & (!\IF_PC_INSTANCE|D_out\(7) & !\IF_PC_INSTANCE|D_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(6),
	datac => \IF_PC_INSTANCE|D_out\(7),
	datad => \IF_PC_INSTANCE|D_out\(8),
	combout => \DOUBLE_SEGS_INSTANCE|Equal0~2_combout\);

-- Location: LCCOMB_X75_Y42_N20
\DOUBLE_SEGS_INSTANCE|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal0~1_combout\ = (!\IF_PC_INSTANCE|D_out\(9) & (!\IF_PC_INSTANCE|D_out\(12) & (!\IF_PC_INSTANCE|D_out\(10) & !\IF_PC_INSTANCE|D_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(9),
	datab => \IF_PC_INSTANCE|D_out\(12),
	datac => \IF_PC_INSTANCE|D_out\(10),
	datad => \IF_PC_INSTANCE|D_out\(11),
	combout => \DOUBLE_SEGS_INSTANCE|Equal0~1_combout\);

-- Location: LCCOMB_X70_Y37_N30
\DOUBLE_SEGS_INSTANCE|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\ = (\IF_PC_INSTANCE|D_out\(4) & (\DOUBLE_SEGS_INSTANCE|Equal0~0_combout\ & (\DOUBLE_SEGS_INSTANCE|Equal0~2_combout\ & \DOUBLE_SEGS_INSTANCE|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~0_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal0~2_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal0~1_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\);

-- Location: LCCOMB_X72_Y36_N18
\DOUBLE_SEGS_INSTANCE|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\ = (!\IF_PC_INSTANCE|D_out\(3) & (!\IF_PC_INSTANCE|D_out\(0) & \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datad => \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\);

-- Location: LCCOMB_X70_Y37_N24
\DOUBLE_SEGS_INSTANCE|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ = (!\IF_PC_INSTANCE|D_out\(4) & (\DOUBLE_SEGS_INSTANCE|Equal0~0_combout\ & (\DOUBLE_SEGS_INSTANCE|Equal0~2_combout\ & \DOUBLE_SEGS_INSTANCE|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(4),
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~0_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal0~2_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal0~1_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\);

-- Location: LCCOMB_X72_Y36_N16
\DOUBLE_SEGS_INSTANCE|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal8~0_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (!\IF_PC_INSTANCE|D_out\(0) & \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datad => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal8~0_combout\);

-- Location: LCCOMB_X72_Y36_N24
\DOUBLE_SEGS_INSTANCE|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr12~0_combout\ = (\IF_PC_INSTANCE|D_out\(1) & (((!\IF_PC_INSTANCE|D_out\(2) & \DOUBLE_SEGS_INSTANCE|Equal8~0_combout\)))) # (!\IF_PC_INSTANCE|D_out\(1) & (\DOUBLE_SEGS_INSTANCE|Equal16~1_combout\ & (\IF_PC_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\,
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \DOUBLE_SEGS_INSTANCE|Equal8~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr12~0_combout\);

-- Location: LCCOMB_X74_Y36_N8
\DOUBLE_SEGS_INSTANCE|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal0~4_combout\ = (!\IF_PC_INSTANCE|D_out\(3) & !\IF_PC_INSTANCE|D_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(3),
	datac => \IF_PC_INSTANCE|D_out\(2),
	combout => \DOUBLE_SEGS_INSTANCE|Equal0~4_combout\);

-- Location: LCCOMB_X73_Y36_N4
\DOUBLE_SEGS_INSTANCE|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal0~5_combout\ = (!\IF_PC_INSTANCE|D_out\(0) & (\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ & (\DOUBLE_SEGS_INSTANCE|Equal0~4_combout\ & !\IF_PC_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(0),
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal0~4_combout\,
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \DOUBLE_SEGS_INSTANCE|Equal0~5_combout\);

-- Location: LCCOMB_X74_Y36_N20
\DOUBLE_SEGS_INSTANCE|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal1~4_combout\ = (\IF_PC_INSTANCE|D_out\(0) & !\IF_PC_INSTANCE|D_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \IF_PC_INSTANCE|D_out\(1),
	combout => \DOUBLE_SEGS_INSTANCE|Equal1~4_combout\);

-- Location: LCCOMB_X74_Y36_N14
\DOUBLE_SEGS_INSTANCE|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal3~4_combout\ = (\IF_PC_INSTANCE|D_out\(0) & \IF_PC_INSTANCE|D_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \IF_PC_INSTANCE|D_out\(1),
	combout => \DOUBLE_SEGS_INSTANCE|Equal3~4_combout\);

-- Location: LCCOMB_X73_Y36_N30
\DOUBLE_SEGS_INSTANCE|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr9~0_combout\ = (!\IF_PC_INSTANCE|D_out\(2) & ((\IF_PC_INSTANCE|D_out\(3) & ((\DOUBLE_SEGS_INSTANCE|Equal3~4_combout\))) # (!\IF_PC_INSTANCE|D_out\(3) & (\DOUBLE_SEGS_INSTANCE|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal1~4_combout\,
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \DOUBLE_SEGS_INSTANCE|Equal3~4_combout\,
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \DOUBLE_SEGS_INSTANCE|WideOr9~0_combout\);

-- Location: LCCOMB_X73_Y36_N10
\DOUBLE_SEGS_INSTANCE|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal11~0_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal3~4_combout\ & (!\IF_PC_INSTANCE|D_out\(2) & (\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ & \IF_PC_INSTANCE|D_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal3~4_combout\,
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \DOUBLE_SEGS_INSTANCE|Equal11~0_combout\);

-- Location: LCCOMB_X73_Y36_N28
\DOUBLE_SEGS_INSTANCE|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal1~5_combout\ = (\IF_PC_INSTANCE|D_out\(0) & (\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ & (\DOUBLE_SEGS_INSTANCE|Equal0~4_combout\ & !\IF_PC_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(0),
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal0~4_combout\,
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \DOUBLE_SEGS_INSTANCE|Equal1~5_combout\);

-- Location: LCCOMB_X72_Y36_N2
\DOUBLE_SEGS_INSTANCE|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr3~0_combout\ = (\IF_PC_INSTANCE|D_out\(2) & (((!\DOUBLE_SEGS_INSTANCE|Equal8~0_combout\)))) # (!\IF_PC_INSTANCE|D_out\(2) & (!\DOUBLE_SEGS_INSTANCE|Equal16~1_combout\ & ((!\DOUBLE_SEGS_INSTANCE|Equal8~0_combout\) # 
-- (!\IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\,
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \DOUBLE_SEGS_INSTANCE|Equal8~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr3~0_combout\);

-- Location: LCCOMB_X74_Y36_N22
\DOUBLE_SEGS_INSTANCE|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal16~2_combout\ = (!\IF_PC_INSTANCE|D_out\(3) & \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal16~2_combout\);

-- Location: LCCOMB_X73_Y36_N0
\DOUBLE_SEGS_INSTANCE|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr3~2_combout\ = (\IF_PC_INSTANCE|D_out\(2)) # (((!\DOUBLE_SEGS_INSTANCE|Equal1~4_combout\ & !\DOUBLE_SEGS_INSTANCE|Equal3~4_combout\)) # (!\DOUBLE_SEGS_INSTANCE|Equal16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal1~4_combout\,
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \DOUBLE_SEGS_INSTANCE|Equal3~4_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal16~2_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr3~2_combout\);

-- Location: LCCOMB_X74_Y36_N2
\DOUBLE_SEGS_INSTANCE|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal9~0_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ & \IF_PC_INSTANCE|D_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	combout => \DOUBLE_SEGS_INSTANCE|Equal9~0_combout\);

-- Location: LCCOMB_X74_Y36_N24
\DOUBLE_SEGS_INSTANCE|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal5~0_combout\ = (!\IF_PC_INSTANCE|D_out\(1) & (\IF_PC_INSTANCE|D_out\(0) & \IF_PC_INSTANCE|D_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \IF_PC_INSTANCE|D_out\(2),
	combout => \DOUBLE_SEGS_INSTANCE|Equal5~0_combout\);

-- Location: LCCOMB_X73_Y36_N14
\DOUBLE_SEGS_INSTANCE|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr3~1_combout\ = ((!\DOUBLE_SEGS_INSTANCE|Equal5~0_combout\ & ((\IF_PC_INSTANCE|D_out\(2)) # (!\DOUBLE_SEGS_INSTANCE|Equal3~4_combout\)))) # (!\DOUBLE_SEGS_INSTANCE|Equal9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal9~0_combout\,
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \DOUBLE_SEGS_INSTANCE|Equal3~4_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal5~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr3~1_combout\);

-- Location: LCCOMB_X74_Y36_N28
\DOUBLE_SEGS_INSTANCE|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal15~0_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ & (\IF_PC_INSTANCE|D_out\(3) & \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal15~0_combout\);

-- Location: LCCOMB_X73_Y36_N2
\DOUBLE_SEGS_INSTANCE|WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\ = (\DOUBLE_SEGS_INSTANCE|WideOr3~0_combout\ & (\DOUBLE_SEGS_INSTANCE|WideOr3~2_combout\ & (\DOUBLE_SEGS_INSTANCE|WideOr3~1_combout\ & !\DOUBLE_SEGS_INSTANCE|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr3~0_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|WideOr3~2_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|WideOr3~1_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal15~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\);

-- Location: LCCOMB_X72_Y36_N20
\DOUBLE_SEGS_INSTANCE|Equal26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal26~0_combout\ = (\IF_PC_INSTANCE|D_out\(3) & (!\IF_PC_INSTANCE|D_out\(0) & \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datad => \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal26~0_combout\);

-- Location: LCCOMB_X72_Y36_N26
\DOUBLE_SEGS_INSTANCE|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr10~0_combout\ = (\IF_PC_INSTANCE|D_out\(1) & (((\IF_PC_INSTANCE|D_out\(2))) # (!\DOUBLE_SEGS_INSTANCE|Equal26~0_combout\))) # (!\IF_PC_INSTANCE|D_out\(1) & (((!\DOUBLE_SEGS_INSTANCE|Equal26~0_combout\ & 
-- !\DOUBLE_SEGS_INSTANCE|Equal16~1_combout\)) # (!\IF_PC_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \DOUBLE_SEGS_INSTANCE|Equal26~0_combout\,
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr10~0_combout\);

-- Location: LCCOMB_X72_Y36_N28
\DOUBLE_SEGS_INSTANCE|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal24~0_combout\ = (\IF_PC_INSTANCE|D_out\(3) & \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datad => \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal24~0_combout\);

-- Location: LCCOMB_X72_Y36_N22
\DOUBLE_SEGS_INSTANCE|Equal24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal24~1_combout\ = (!\IF_PC_INSTANCE|D_out\(1) & (!\IF_PC_INSTANCE|D_out\(0) & (!\IF_PC_INSTANCE|D_out\(2) & \DOUBLE_SEGS_INSTANCE|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \DOUBLE_SEGS_INSTANCE|Equal24~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal24~1_combout\);

-- Location: LCCOMB_X72_Y36_N4
\DOUBLE_SEGS_INSTANCE|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr1~1_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal24~1_combout\) # ((\IF_PC_INSTANCE|D_out\(1) & (\IF_PC_INSTANCE|D_out\(2) & \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \DOUBLE_SEGS_INSTANCE|Equal24~1_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr1~1_combout\);

-- Location: LCCOMB_X73_Y36_N12
\DOUBLE_SEGS_INSTANCE|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr1~0_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal1~4_combout\ & ((\IF_PC_INSTANCE|D_out\(2)) # ((\IF_PC_INSTANCE|D_out\(3))))) # (!\DOUBLE_SEGS_INSTANCE|Equal1~4_combout\ & (\DOUBLE_SEGS_INSTANCE|Equal3~4_combout\ & 
-- (\IF_PC_INSTANCE|D_out\(2) $ (\IF_PC_INSTANCE|D_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal1~4_combout\,
	datab => \IF_PC_INSTANCE|D_out\(2),
	datac => \DOUBLE_SEGS_INSTANCE|Equal3~4_combout\,
	datad => \IF_PC_INSTANCE|D_out\(3),
	combout => \DOUBLE_SEGS_INSTANCE|WideOr1~0_combout\);

-- Location: LCCOMB_X70_Y36_N20
\DOUBLE_SEGS_INSTANCE|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\ = (\DOUBLE_SEGS_INSTANCE|WideOr10~0_combout\ & (!\DOUBLE_SEGS_INSTANCE|WideOr1~1_combout\ & ((!\DOUBLE_SEGS_INSTANCE|WideOr1~0_combout\) # (!\DOUBLE_SEGS_INSTANCE|Equal16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr10~0_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|WideOr1~1_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr1~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\);

-- Location: LCCOMB_X74_Y36_N12
\DOUBLE_SEGS_INSTANCE|WideOr4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr4~1_combout\ = ((\IF_PC_INSTANCE|D_out\(3)) # ((!\DOUBLE_SEGS_INSTANCE|Equal7~0_combout\ & !\DOUBLE_SEGS_INSTANCE|Equal5~0_combout\))) # (!\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \DOUBLE_SEGS_INSTANCE|Equal5~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr4~1_combout\);

-- Location: LCCOMB_X74_Y36_N10
\DOUBLE_SEGS_INSTANCE|WideOr4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr4~2_combout\ = (\DOUBLE_SEGS_INSTANCE|WideOr4~1_combout\ & (((\IF_PC_INSTANCE|D_out\(2)) # (!\DOUBLE_SEGS_INSTANCE|Equal9~0_combout\)) # (!\DOUBLE_SEGS_INSTANCE|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr4~1_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|Equal1~4_combout\,
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \DOUBLE_SEGS_INSTANCE|Equal9~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr4~2_combout\);

-- Location: LCCOMB_X74_Y36_N18
\DOUBLE_SEGS_INSTANCE|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal0~6_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ & !\IF_PC_INSTANCE|D_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datad => \IF_PC_INSTANCE|D_out\(0),
	combout => \DOUBLE_SEGS_INSTANCE|Equal0~6_combout\);

-- Location: LCCOMB_X74_Y36_N0
\DOUBLE_SEGS_INSTANCE|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal4~0_combout\ = (!\IF_PC_INSTANCE|D_out\(1) & (\DOUBLE_SEGS_INSTANCE|Equal0~6_combout\ & (!\IF_PC_INSTANCE|D_out\(3) & \IF_PC_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~6_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \DOUBLE_SEGS_INSTANCE|Equal4~0_combout\);

-- Location: LCCOMB_X74_Y36_N26
\DOUBLE_SEGS_INSTANCE|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr4~0_combout\ = (((!\IF_PC_INSTANCE|D_out\(1) & !\IF_PC_INSTANCE|D_out\(0))) # (!\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\)) # (!\DOUBLE_SEGS_INSTANCE|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal0~4_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datac => \IF_PC_INSTANCE|D_out\(1),
	datad => \IF_PC_INSTANCE|D_out\(0),
	combout => \DOUBLE_SEGS_INSTANCE|WideOr4~0_combout\);

-- Location: LCCOMB_X74_Y36_N16
\DOUBLE_SEGS_INSTANCE|WideOr10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr10~1_combout\ = ((\IF_PC_INSTANCE|D_out\(1) & ((\IF_PC_INSTANCE|D_out\(3)) # (!\IF_PC_INSTANCE|D_out\(2)))) # (!\IF_PC_INSTANCE|D_out\(1) & ((\IF_PC_INSTANCE|D_out\(2))))) # (!\DOUBLE_SEGS_INSTANCE|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~6_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \IF_PC_INSTANCE|D_out\(2),
	combout => \DOUBLE_SEGS_INSTANCE|WideOr10~1_combout\);

-- Location: LCCOMB_X74_Y36_N30
\DOUBLE_SEGS_INSTANCE|WideOr4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\ = (\DOUBLE_SEGS_INSTANCE|WideOr4~2_combout\ & (!\DOUBLE_SEGS_INSTANCE|Equal4~0_combout\ & (\DOUBLE_SEGS_INSTANCE|WideOr4~0_combout\ & \DOUBLE_SEGS_INSTANCE|WideOr10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr4~2_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|Equal4~0_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|WideOr4~0_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr10~1_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\);

-- Location: LCCOMB_X70_Y37_N8
\DOUBLE_SEGS_INSTANCE|WideNor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideNor1~combout\ = ((!\DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\) # (!\DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\)) # (!\DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideNor1~combout\);

-- Location: LCCOMB_X74_Y36_N4
\DOUBLE_SEGS_INSTANCE|Equal21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal21~0_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal16~0_combout\ & (!\IF_PC_INSTANCE|D_out\(3) & \DOUBLE_SEGS_INSTANCE|Equal5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \DOUBLE_SEGS_INSTANCE|Equal5~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal21~0_combout\);

-- Location: LCCOMB_X73_Y36_N8
\DOUBLE_SEGS_INSTANCE|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr6~0_combout\ = (!\DOUBLE_SEGS_INSTANCE|Equal11~0_combout\ & (!\DOUBLE_SEGS_INSTANCE|Equal1~5_combout\ & (\DOUBLE_SEGS_INSTANCE|WideNor1~combout\ & !\DOUBLE_SEGS_INSTANCE|Equal21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal11~0_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|Equal1~5_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|WideNor1~combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal21~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr6~0_combout\);

-- Location: LCCOMB_X74_Y36_N6
\DOUBLE_SEGS_INSTANCE|WideOr9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr9~1_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ & (!\IF_PC_INSTANCE|D_out\(3) & \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datac => \IF_PC_INSTANCE|D_out\(3),
	datad => \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr9~1_combout\);

-- Location: LCCOMB_X73_Y36_N16
\DOUBLE_SEGS_INSTANCE|WideOr9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr9~2_combout\ = (\DOUBLE_SEGS_INSTANCE|WideOr6~0_combout\ & (!\DOUBLE_SEGS_INSTANCE|WideOr9~1_combout\ & ((!\DOUBLE_SEGS_INSTANCE|Equal16~0_combout\) # (!\DOUBLE_SEGS_INSTANCE|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr9~0_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|WideOr6~0_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal16~0_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr9~1_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr9~2_combout\);

-- Location: LCCOMB_X73_Y36_N18
\DOUBLE_SEGS_INSTANCE|WideOr12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr12~combout\ = (\DOUBLE_SEGS_INSTANCE|WideOr12~0_combout\) # ((\DOUBLE_SEGS_INSTANCE|Equal0~5_combout\) # (!\DOUBLE_SEGS_INSTANCE|WideOr9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOUBLE_SEGS_INSTANCE|WideOr12~0_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal0~5_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr9~2_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr12~combout\);

-- Location: LCCOMB_X72_Y36_N10
\DOUBLE_SEGS_INSTANCE|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr8~0_combout\ = ((\IF_PC_INSTANCE|D_out\(1) & (!\DOUBLE_SEGS_INSTANCE|Equal16~1_combout\)) # (!\IF_PC_INSTANCE|D_out\(1) & ((!\DOUBLE_SEGS_INSTANCE|Equal8~0_combout\)))) # (!\IF_PC_INSTANCE|D_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\,
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \DOUBLE_SEGS_INSTANCE|Equal8~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr8~0_combout\);

-- Location: LCCOMB_X73_Y36_N6
\DOUBLE_SEGS_INSTANCE|WideOr8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr8~1_combout\ = (\DOUBLE_SEGS_INSTANCE|WideOr8~0_combout\ & (((!\IF_PC_INSTANCE|D_out\(1)) # (!\DOUBLE_SEGS_INSTANCE|Equal0~4_combout\)) # (!\DOUBLE_SEGS_INSTANCE|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr8~0_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~6_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal0~4_combout\,
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \DOUBLE_SEGS_INSTANCE|WideOr8~1_combout\);

-- Location: LCCOMB_X73_Y36_N24
\DOUBLE_SEGS_INSTANCE|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr11~0_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal9~0_combout\ & ((\DOUBLE_SEGS_INSTANCE|Equal5~0_combout\) # ((\DOUBLE_SEGS_INSTANCE|Equal7~0_combout\ & \DOUBLE_SEGS_INSTANCE|Equal16~2_combout\)))) # 
-- (!\DOUBLE_SEGS_INSTANCE|Equal9~0_combout\ & (((\DOUBLE_SEGS_INSTANCE|Equal7~0_combout\ & \DOUBLE_SEGS_INSTANCE|Equal16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal9~0_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|Equal5~0_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal16~2_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr11~0_combout\);

-- Location: LCCOMB_X73_Y36_N22
\DOUBLE_SEGS_INSTANCE|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal3~5_combout\ = (\IF_PC_INSTANCE|D_out\(0) & (\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ & (\DOUBLE_SEGS_INSTANCE|Equal0~4_combout\ & \IF_PC_INSTANCE|D_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(0),
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal0~4_combout\,
	datad => \IF_PC_INSTANCE|D_out\(1),
	combout => \DOUBLE_SEGS_INSTANCE|Equal3~5_combout\);

-- Location: LCCOMB_X73_Y36_N20
\DOUBLE_SEGS_INSTANCE|WideOr11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr11~combout\ = ((\DOUBLE_SEGS_INSTANCE|WideOr11~0_combout\) # ((\DOUBLE_SEGS_INSTANCE|Equal3~5_combout\) # (!\DOUBLE_SEGS_INSTANCE|WideOr9~2_combout\))) # (!\DOUBLE_SEGS_INSTANCE|WideOr8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr8~1_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|WideOr11~0_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal3~5_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr9~2_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr11~combout\);

-- Location: LCCOMB_X72_Y36_N12
\DOUBLE_SEGS_INSTANCE|WideOr10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr10~2_combout\ = (\IF_PC_INSTANCE|D_out\(2)) # ((!\DOUBLE_SEGS_INSTANCE|Equal16~1_combout\ & ((!\DOUBLE_SEGS_INSTANCE|Equal8~0_combout\) # (!\IF_PC_INSTANCE|D_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\,
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \DOUBLE_SEGS_INSTANCE|Equal8~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr10~2_combout\);

-- Location: LCCOMB_X70_Y36_N26
\DOUBLE_SEGS_INSTANCE|WideOr10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr10~3_combout\ = (((!\DOUBLE_SEGS_INSTANCE|WideOr10~1_combout\) # (!\DOUBLE_SEGS_INSTANCE|WideOr8~1_combout\)) # (!\DOUBLE_SEGS_INSTANCE|WideOr10~2_combout\)) # (!\DOUBLE_SEGS_INSTANCE|WideOr10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr10~0_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|WideOr10~2_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|WideOr8~1_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr10~1_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr10~3_combout\);

-- Location: LCCOMB_X72_Y36_N14
\DOUBLE_SEGS_INSTANCE|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr6~1_combout\ = (!\DOUBLE_SEGS_INSTANCE|Equal24~1_combout\ & (!\DOUBLE_SEGS_INSTANCE|Equal4~0_combout\ & ((!\IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\) # (!\DOUBLE_SEGS_INSTANCE|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|Equal24~1_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|Equal8~0_combout\,
	datac => \IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal4~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr6~1_combout\);

-- Location: LCCOMB_X77_Y32_N4
\DOUBLE_SEGS_INSTANCE|WideOr9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr9~combout\ = (!\DOUBLE_SEGS_INSTANCE|WideOr9~2_combout\) # (!\DOUBLE_SEGS_INSTANCE|WideOr6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOUBLE_SEGS_INSTANCE|WideOr6~1_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr9~2_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr9~combout\);

-- Location: LCCOMB_X70_Y37_N2
\DOUBLE_SEGS_INSTANCE|WideOr8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr8~combout\ = ((\DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\ & (\DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\ & \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\))) # (!\DOUBLE_SEGS_INSTANCE|WideOr8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr8~1_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr8~combout\);

-- Location: LCCOMB_X72_Y36_N0
\DOUBLE_SEGS_INSTANCE|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|Equal6~0_combout\ = (!\IF_PC_INSTANCE|D_out\(3) & (!\IF_PC_INSTANCE|D_out\(0) & (\IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\ & \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \IF_PC_ADD_INSTANCE|FADD3|Cout~0_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|Equal6~0_combout\);

-- Location: LCCOMB_X72_Y36_N6
\DOUBLE_SEGS_INSTANCE|WideOr7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr7~1_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal6~0_combout\) # ((!\IF_PC_INSTANCE|D_out\(1) & (\DOUBLE_SEGS_INSTANCE|Equal16~1_combout\ & !\IF_PC_INSTANCE|D_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \DOUBLE_SEGS_INSTANCE|Equal16~1_combout\,
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \DOUBLE_SEGS_INSTANCE|Equal6~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr7~1_combout\);

-- Location: LCCOMB_X72_Y36_N8
\DOUBLE_SEGS_INSTANCE|WideOr7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr7~2_combout\ = (!\IF_PC_INSTANCE|D_out\(2) & (\DOUBLE_SEGS_INSTANCE|Equal24~0_combout\ & (\IF_PC_INSTANCE|D_out\(1) $ (\IF_PC_INSTANCE|D_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(1),
	datab => \IF_PC_INSTANCE|D_out\(0),
	datac => \IF_PC_INSTANCE|D_out\(2),
	datad => \DOUBLE_SEGS_INSTANCE|Equal24~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr7~2_combout\);

-- Location: LCCOMB_X73_Y36_N26
\DOUBLE_SEGS_INSTANCE|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr7~0_combout\ = (\DOUBLE_SEGS_INSTANCE|Equal0~3_combout\ & ((\IF_PC_INSTANCE|D_out\(3) & (\DOUBLE_SEGS_INSTANCE|Equal7~0_combout\)) # (!\IF_PC_INSTANCE|D_out\(3) & ((\DOUBLE_SEGS_INSTANCE|Equal5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_INSTANCE|D_out\(3),
	datab => \DOUBLE_SEGS_INSTANCE|Equal0~3_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|Equal7~0_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|Equal5~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr7~0_combout\);

-- Location: LCCOMB_X72_Y36_N30
\DOUBLE_SEGS_INSTANCE|WideOr7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr7~combout\ = (\DOUBLE_SEGS_INSTANCE|WideOr7~1_combout\) # (((\DOUBLE_SEGS_INSTANCE|WideOr7~2_combout\) # (\DOUBLE_SEGS_INSTANCE|WideOr7~0_combout\)) # (!\DOUBLE_SEGS_INSTANCE|WideNor1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr7~1_combout\,
	datab => \DOUBLE_SEGS_INSTANCE|WideNor1~combout\,
	datac => \DOUBLE_SEGS_INSTANCE|WideOr7~2_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr7~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr7~combout\);

-- Location: LCCOMB_X77_Y32_N2
\DOUBLE_SEGS_INSTANCE|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr6~combout\ = (!\DOUBLE_SEGS_INSTANCE|WideOr6~0_combout\) # (!\DOUBLE_SEGS_INSTANCE|WideOr6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOUBLE_SEGS_INSTANCE|WideOr6~1_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr6~0_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr6~combout\);

-- Location: LCCOMB_X70_Y37_N4
\DOUBLE_SEGS_INSTANCE|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr3~combout\ = ((\DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\ & \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\)) # (!\DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr3~combout\);

-- Location: LCCOMB_X70_Y37_N18
\DOUBLE_SEGS_INSTANCE|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DOUBLE_SEGS_INSTANCE|WideOr1~combout\ = ((\DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\ & \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\)) # (!\DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOUBLE_SEGS_INSTANCE|WideOr3~3_combout\,
	datac => \DOUBLE_SEGS_INSTANCE|WideOr1~2_combout\,
	datad => \DOUBLE_SEGS_INSTANCE|WideOr4~3_combout\,
	combout => \DOUBLE_SEGS_INSTANCE|WideOr1~combout\);

-- Location: LCCOMB_X81_Y70_N4
\CONTROL_UNIT_INSTANCE|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROL_UNIT_INSTANCE|Mux9~0_combout\ = (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13) & ((!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15)))) # (!\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13) & (\PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14) & 
-- \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(14),
	datac => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(13),
	datad => \PIPE_IF_ID_INSTANCE|INSTRUCTION_DATA|D_out\(15),
	combout => \CONTROL_UNIT_INSTANCE|Mux9~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_LEDG(8) <= \LEDG[8]~output_o\;

ww_LCD_DATA(0) <= \LCD_DATA[0]~output_o\;

ww_LCD_DATA(1) <= \LCD_DATA[1]~output_o\;

ww_LCD_DATA(2) <= \LCD_DATA[2]~output_o\;

ww_LCD_DATA(3) <= \LCD_DATA[3]~output_o\;

ww_LCD_DATA(4) <= \LCD_DATA[4]~output_o\;

ww_LCD_DATA(5) <= \LCD_DATA[5]~output_o\;

ww_LCD_DATA(6) <= \LCD_DATA[6]~output_o\;

ww_LCD_DATA(7) <= \LCD_DATA[7]~output_o\;

ww_LCD_RW <= \LCD_RW~output_o\;

ww_LCD_EN <= \LCD_EN~output_o\;

ww_LCD_RS <= \LCD_RS~output_o\;
END structure;


