@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_L-2016.06-1
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
powerDumped = 0
[hb]
postSimFile = /home/ft/tree/v1.1/work/cpu/load_store_llsc.fsdb
syncTime = 450000
viewport = 67 27 1851 833 1104 323 319 1849
activeNode = "load_store_llsc_tb.sopc.openmips0.LLbit0"
activeScope = "load_store_llsc_tb.sopc.openmips0.LLbit0"
activeFile = "/home/ft/tree/v1.1/rtl/cpu/LLbit_reg.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 0
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "load_store_llsc_tb.sopc.openmips0.LLbit0"
multipleSelection = 1 0 2 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.sourceTab.1]
scope = load_store_llsc_tb.sopc.openmips0.LLbit0
File = /home/ft/tree/v1.1/rtl/cpu/LLbit_reg.v
Line = 1
[imp.design1]
dbEnum =  oh
invokeDir = /home/ft/tree/v1.1/work/cpu
design = DebussyLib
hostCommand = hostCommand -sv -f filelist.vc
[nMemoryManager]
FsdbFile = /home/ft/tree/v1.1/work/cpu/load_store_llsc.fsdb
UserActionNum = 0
nMemWindowNum = 0
