;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x05
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x20
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x20

; Pin_IR_1
Pin_IR_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_IR_1__0__MASK EQU 0x01
Pin_IR_1__0__PC EQU CYREG_PRT3_PC0
Pin_IR_1__0__PORT EQU 3
Pin_IR_1__0__SHIFT EQU 0
Pin_IR_1__AG EQU CYREG_PRT3_AG
Pin_IR_1__AMUX EQU CYREG_PRT3_AMUX
Pin_IR_1__BIE EQU CYREG_PRT3_BIE
Pin_IR_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_IR_1__BYP EQU CYREG_PRT3_BYP
Pin_IR_1__CTL EQU CYREG_PRT3_CTL
Pin_IR_1__DM0 EQU CYREG_PRT3_DM0
Pin_IR_1__DM1 EQU CYREG_PRT3_DM1
Pin_IR_1__DM2 EQU CYREG_PRT3_DM2
Pin_IR_1__DR EQU CYREG_PRT3_DR
Pin_IR_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_IR_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_IR_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_IR_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_IR_1__MASK EQU 0x01
Pin_IR_1__PORT EQU 3
Pin_IR_1__PRT EQU CYREG_PRT3_PRT
Pin_IR_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_IR_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_IR_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_IR_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_IR_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_IR_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_IR_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_IR_1__PS EQU CYREG_PRT3_PS
Pin_IR_1__SHIFT EQU 0
Pin_IR_1__SLW EQU CYREG_PRT3_SLW

; Pin_IR_2
Pin_IR_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_IR_2__0__MASK EQU 0x02
Pin_IR_2__0__PC EQU CYREG_PRT3_PC1
Pin_IR_2__0__PORT EQU 3
Pin_IR_2__0__SHIFT EQU 1
Pin_IR_2__AG EQU CYREG_PRT3_AG
Pin_IR_2__AMUX EQU CYREG_PRT3_AMUX
Pin_IR_2__BIE EQU CYREG_PRT3_BIE
Pin_IR_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_IR_2__BYP EQU CYREG_PRT3_BYP
Pin_IR_2__CTL EQU CYREG_PRT3_CTL
Pin_IR_2__DM0 EQU CYREG_PRT3_DM0
Pin_IR_2__DM1 EQU CYREG_PRT3_DM1
Pin_IR_2__DM2 EQU CYREG_PRT3_DM2
Pin_IR_2__DR EQU CYREG_PRT3_DR
Pin_IR_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_IR_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_IR_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_IR_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_IR_2__MASK EQU 0x02
Pin_IR_2__PORT EQU 3
Pin_IR_2__PRT EQU CYREG_PRT3_PRT
Pin_IR_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_IR_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_IR_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_IR_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_IR_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_IR_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_IR_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_IR_2__PS EQU CYREG_PRT3_PS
Pin_IR_2__SHIFT EQU 1
Pin_IR_2__SLW EQU CYREG_PRT3_SLW

; Pin_IR_3
Pin_IR_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_IR_3__0__MASK EQU 0x04
Pin_IR_3__0__PC EQU CYREG_PRT3_PC2
Pin_IR_3__0__PORT EQU 3
Pin_IR_3__0__SHIFT EQU 2
Pin_IR_3__AG EQU CYREG_PRT3_AG
Pin_IR_3__AMUX EQU CYREG_PRT3_AMUX
Pin_IR_3__BIE EQU CYREG_PRT3_BIE
Pin_IR_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_IR_3__BYP EQU CYREG_PRT3_BYP
Pin_IR_3__CTL EQU CYREG_PRT3_CTL
Pin_IR_3__DM0 EQU CYREG_PRT3_DM0
Pin_IR_3__DM1 EQU CYREG_PRT3_DM1
Pin_IR_3__DM2 EQU CYREG_PRT3_DM2
Pin_IR_3__DR EQU CYREG_PRT3_DR
Pin_IR_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_IR_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_IR_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_IR_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_IR_3__MASK EQU 0x04
Pin_IR_3__PORT EQU 3
Pin_IR_3__PRT EQU CYREG_PRT3_PRT
Pin_IR_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_IR_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_IR_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_IR_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_IR_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_IR_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_IR_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_IR_3__PS EQU CYREG_PRT3_PS
Pin_IR_3__SHIFT EQU 2
Pin_IR_3__SLW EQU CYREG_PRT3_SLW

; Pin_IR_4
Pin_IR_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_IR_4__0__MASK EQU 0x08
Pin_IR_4__0__PC EQU CYREG_PRT3_PC3
Pin_IR_4__0__PORT EQU 3
Pin_IR_4__0__SHIFT EQU 3
Pin_IR_4__AG EQU CYREG_PRT3_AG
Pin_IR_4__AMUX EQU CYREG_PRT3_AMUX
Pin_IR_4__BIE EQU CYREG_PRT3_BIE
Pin_IR_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_IR_4__BYP EQU CYREG_PRT3_BYP
Pin_IR_4__CTL EQU CYREG_PRT3_CTL
Pin_IR_4__DM0 EQU CYREG_PRT3_DM0
Pin_IR_4__DM1 EQU CYREG_PRT3_DM1
Pin_IR_4__DM2 EQU CYREG_PRT3_DM2
Pin_IR_4__DR EQU CYREG_PRT3_DR
Pin_IR_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_IR_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_IR_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_IR_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_IR_4__MASK EQU 0x08
Pin_IR_4__PORT EQU 3
Pin_IR_4__PRT EQU CYREG_PRT3_PRT
Pin_IR_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_IR_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_IR_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_IR_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_IR_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_IR_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_IR_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_IR_4__PS EQU CYREG_PRT3_PS
Pin_IR_4__SHIFT EQU 3
Pin_IR_4__SLW EQU CYREG_PRT3_SLW

; Pin_IR_5
Pin_IR_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_IR_5__0__MASK EQU 0x10
Pin_IR_5__0__PC EQU CYREG_PRT3_PC4
Pin_IR_5__0__PORT EQU 3
Pin_IR_5__0__SHIFT EQU 4
Pin_IR_5__AG EQU CYREG_PRT3_AG
Pin_IR_5__AMUX EQU CYREG_PRT3_AMUX
Pin_IR_5__BIE EQU CYREG_PRT3_BIE
Pin_IR_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_IR_5__BYP EQU CYREG_PRT3_BYP
Pin_IR_5__CTL EQU CYREG_PRT3_CTL
Pin_IR_5__DM0 EQU CYREG_PRT3_DM0
Pin_IR_5__DM1 EQU CYREG_PRT3_DM1
Pin_IR_5__DM2 EQU CYREG_PRT3_DM2
Pin_IR_5__DR EQU CYREG_PRT3_DR
Pin_IR_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_IR_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_IR_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_IR_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_IR_5__MASK EQU 0x10
Pin_IR_5__PORT EQU 3
Pin_IR_5__PRT EQU CYREG_PRT3_PRT
Pin_IR_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_IR_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_IR_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_IR_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_IR_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_IR_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_IR_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_IR_5__PS EQU CYREG_PRT3_PS
Pin_IR_5__SHIFT EQU 4
Pin_IR_5__SLW EQU CYREG_PRT3_SLW

; Pin_IR_6
Pin_IR_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_IR_6__0__MASK EQU 0x20
Pin_IR_6__0__PC EQU CYREG_PRT3_PC5
Pin_IR_6__0__PORT EQU 3
Pin_IR_6__0__SHIFT EQU 5
Pin_IR_6__AG EQU CYREG_PRT3_AG
Pin_IR_6__AMUX EQU CYREG_PRT3_AMUX
Pin_IR_6__BIE EQU CYREG_PRT3_BIE
Pin_IR_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_IR_6__BYP EQU CYREG_PRT3_BYP
Pin_IR_6__CTL EQU CYREG_PRT3_CTL
Pin_IR_6__DM0 EQU CYREG_PRT3_DM0
Pin_IR_6__DM1 EQU CYREG_PRT3_DM1
Pin_IR_6__DM2 EQU CYREG_PRT3_DM2
Pin_IR_6__DR EQU CYREG_PRT3_DR
Pin_IR_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_IR_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_IR_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_IR_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_IR_6__MASK EQU 0x20
Pin_IR_6__PORT EQU 3
Pin_IR_6__PRT EQU CYREG_PRT3_PRT
Pin_IR_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_IR_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_IR_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_IR_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_IR_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_IR_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_IR_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_IR_6__PS EQU CYREG_PRT3_PS
Pin_IR_6__SHIFT EQU 5
Pin_IR_6__SLW EQU CYREG_PRT3_SLW

; Pin_IR_7
Pin_IR_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_IR_7__0__MASK EQU 0x40
Pin_IR_7__0__PC EQU CYREG_PRT3_PC6
Pin_IR_7__0__PORT EQU 3
Pin_IR_7__0__SHIFT EQU 6
Pin_IR_7__AG EQU CYREG_PRT3_AG
Pin_IR_7__AMUX EQU CYREG_PRT3_AMUX
Pin_IR_7__BIE EQU CYREG_PRT3_BIE
Pin_IR_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_IR_7__BYP EQU CYREG_PRT3_BYP
Pin_IR_7__CTL EQU CYREG_PRT3_CTL
Pin_IR_7__DM0 EQU CYREG_PRT3_DM0
Pin_IR_7__DM1 EQU CYREG_PRT3_DM1
Pin_IR_7__DM2 EQU CYREG_PRT3_DM2
Pin_IR_7__DR EQU CYREG_PRT3_DR
Pin_IR_7__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_IR_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_IR_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_IR_7__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_IR_7__MASK EQU 0x40
Pin_IR_7__PORT EQU 3
Pin_IR_7__PRT EQU CYREG_PRT3_PRT
Pin_IR_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_IR_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_IR_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_IR_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_IR_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_IR_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_IR_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_IR_7__PS EQU CYREG_PRT3_PS
Pin_IR_7__SHIFT EQU 6
Pin_IR_7__SLW EQU CYREG_PRT3_SLW

; Pin_IR_8
Pin_IR_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_IR_8__0__MASK EQU 0x80
Pin_IR_8__0__PC EQU CYREG_PRT3_PC7
Pin_IR_8__0__PORT EQU 3
Pin_IR_8__0__SHIFT EQU 7
Pin_IR_8__AG EQU CYREG_PRT3_AG
Pin_IR_8__AMUX EQU CYREG_PRT3_AMUX
Pin_IR_8__BIE EQU CYREG_PRT3_BIE
Pin_IR_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_IR_8__BYP EQU CYREG_PRT3_BYP
Pin_IR_8__CTL EQU CYREG_PRT3_CTL
Pin_IR_8__DM0 EQU CYREG_PRT3_DM0
Pin_IR_8__DM1 EQU CYREG_PRT3_DM1
Pin_IR_8__DM2 EQU CYREG_PRT3_DM2
Pin_IR_8__DR EQU CYREG_PRT3_DR
Pin_IR_8__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_IR_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_IR_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_IR_8__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_IR_8__MASK EQU 0x80
Pin_IR_8__PORT EQU 3
Pin_IR_8__PRT EQU CYREG_PRT3_PRT
Pin_IR_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_IR_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_IR_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_IR_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_IR_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_IR_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_IR_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_IR_8__PS EQU CYREG_PRT3_PS
Pin_IR_8__SHIFT EQU 7
Pin_IR_8__SLW EQU CYREG_PRT3_SLW

; Pin_Btn_1
Pin_Btn_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_Btn_1__0__MASK EQU 0x01
Pin_Btn_1__0__PC EQU CYREG_PRT2_PC0
Pin_Btn_1__0__PORT EQU 2
Pin_Btn_1__0__SHIFT EQU 0
Pin_Btn_1__AG EQU CYREG_PRT2_AG
Pin_Btn_1__AMUX EQU CYREG_PRT2_AMUX
Pin_Btn_1__BIE EQU CYREG_PRT2_BIE
Pin_Btn_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Btn_1__BYP EQU CYREG_PRT2_BYP
Pin_Btn_1__CTL EQU CYREG_PRT2_CTL
Pin_Btn_1__DM0 EQU CYREG_PRT2_DM0
Pin_Btn_1__DM1 EQU CYREG_PRT2_DM1
Pin_Btn_1__DM2 EQU CYREG_PRT2_DM2
Pin_Btn_1__DR EQU CYREG_PRT2_DR
Pin_Btn_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Btn_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Btn_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Btn_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Btn_1__MASK EQU 0x01
Pin_Btn_1__PORT EQU 2
Pin_Btn_1__PRT EQU CYREG_PRT2_PRT
Pin_Btn_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Btn_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Btn_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Btn_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Btn_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Btn_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Btn_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Btn_1__PS EQU CYREG_PRT2_PS
Pin_Btn_1__SHIFT EQU 0
Pin_Btn_1__SLW EQU CYREG_PRT2_SLW

; Pin_Btn_2
Pin_Btn_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_Btn_2__0__MASK EQU 0x08
Pin_Btn_2__0__PC EQU CYREG_PRT2_PC3
Pin_Btn_2__0__PORT EQU 2
Pin_Btn_2__0__SHIFT EQU 3
Pin_Btn_2__AG EQU CYREG_PRT2_AG
Pin_Btn_2__AMUX EQU CYREG_PRT2_AMUX
Pin_Btn_2__BIE EQU CYREG_PRT2_BIE
Pin_Btn_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Btn_2__BYP EQU CYREG_PRT2_BYP
Pin_Btn_2__CTL EQU CYREG_PRT2_CTL
Pin_Btn_2__DM0 EQU CYREG_PRT2_DM0
Pin_Btn_2__DM1 EQU CYREG_PRT2_DM1
Pin_Btn_2__DM2 EQU CYREG_PRT2_DM2
Pin_Btn_2__DR EQU CYREG_PRT2_DR
Pin_Btn_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Btn_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Btn_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Btn_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Btn_2__MASK EQU 0x08
Pin_Btn_2__PORT EQU 2
Pin_Btn_2__PRT EQU CYREG_PRT2_PRT
Pin_Btn_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Btn_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Btn_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Btn_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Btn_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Btn_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Btn_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Btn_2__PS EQU CYREG_PRT2_PS
Pin_Btn_2__SHIFT EQU 3
Pin_Btn_2__SLW EQU CYREG_PRT2_SLW

; Pin_Btn_3
Pin_Btn_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_Btn_3__0__MASK EQU 0x40
Pin_Btn_3__0__PC EQU CYREG_PRT2_PC6
Pin_Btn_3__0__PORT EQU 2
Pin_Btn_3__0__SHIFT EQU 6
Pin_Btn_3__AG EQU CYREG_PRT2_AG
Pin_Btn_3__AMUX EQU CYREG_PRT2_AMUX
Pin_Btn_3__BIE EQU CYREG_PRT2_BIE
Pin_Btn_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Btn_3__BYP EQU CYREG_PRT2_BYP
Pin_Btn_3__CTL EQU CYREG_PRT2_CTL
Pin_Btn_3__DM0 EQU CYREG_PRT2_DM0
Pin_Btn_3__DM1 EQU CYREG_PRT2_DM1
Pin_Btn_3__DM2 EQU CYREG_PRT2_DM2
Pin_Btn_3__DR EQU CYREG_PRT2_DR
Pin_Btn_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Btn_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Btn_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Btn_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Btn_3__MASK EQU 0x40
Pin_Btn_3__PORT EQU 2
Pin_Btn_3__PRT EQU CYREG_PRT2_PRT
Pin_Btn_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Btn_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Btn_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Btn_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Btn_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Btn_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Btn_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Btn_3__PS EQU CYREG_PRT2_PS
Pin_Btn_3__SHIFT EQU 6
Pin_Btn_3__SLW EQU CYREG_PRT2_SLW

; Pin_IR_On
Pin_IR_On__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Pin_IR_On__0__MASK EQU 0x01
Pin_IR_On__0__PC EQU CYREG_IO_PC_PRT15_PC0
Pin_IR_On__0__PORT EQU 15
Pin_IR_On__0__SHIFT EQU 0
Pin_IR_On__AG EQU CYREG_PRT15_AG
Pin_IR_On__AMUX EQU CYREG_PRT15_AMUX
Pin_IR_On__BIE EQU CYREG_PRT15_BIE
Pin_IR_On__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_IR_On__BYP EQU CYREG_PRT15_BYP
Pin_IR_On__CTL EQU CYREG_PRT15_CTL
Pin_IR_On__DM0 EQU CYREG_PRT15_DM0
Pin_IR_On__DM1 EQU CYREG_PRT15_DM1
Pin_IR_On__DM2 EQU CYREG_PRT15_DM2
Pin_IR_On__DR EQU CYREG_PRT15_DR
Pin_IR_On__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_IR_On__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_IR_On__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_IR_On__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_IR_On__MASK EQU 0x01
Pin_IR_On__PORT EQU 15
Pin_IR_On__PRT EQU CYREG_PRT15_PRT
Pin_IR_On__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_IR_On__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_IR_On__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_IR_On__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_IR_On__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_IR_On__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_IR_On__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_IR_On__PS EQU CYREG_PRT15_PS
Pin_IR_On__SHIFT EQU 0
Pin_IR_On__SLW EQU CYREG_PRT15_SLW

; Pin_Led_1
Pin_Led_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_Led_1__0__MASK EQU 0x08
Pin_Led_1__0__PC EQU CYREG_PRT0_PC3
Pin_Led_1__0__PORT EQU 0
Pin_Led_1__0__SHIFT EQU 3
Pin_Led_1__AG EQU CYREG_PRT0_AG
Pin_Led_1__AMUX EQU CYREG_PRT0_AMUX
Pin_Led_1__BIE EQU CYREG_PRT0_BIE
Pin_Led_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Led_1__BYP EQU CYREG_PRT0_BYP
Pin_Led_1__CTL EQU CYREG_PRT0_CTL
Pin_Led_1__DM0 EQU CYREG_PRT0_DM0
Pin_Led_1__DM1 EQU CYREG_PRT0_DM1
Pin_Led_1__DM2 EQU CYREG_PRT0_DM2
Pin_Led_1__DR EQU CYREG_PRT0_DR
Pin_Led_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Led_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Led_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Led_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Led_1__MASK EQU 0x08
Pin_Led_1__PORT EQU 0
Pin_Led_1__PRT EQU CYREG_PRT0_PRT
Pin_Led_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Led_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Led_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Led_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Led_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Led_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Led_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Led_1__PS EQU CYREG_PRT0_PS
Pin_Led_1__SHIFT EQU 3
Pin_Led_1__SLW EQU CYREG_PRT0_SLW

; Pin_Led_2
Pin_Led_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_Led_2__0__MASK EQU 0x10
Pin_Led_2__0__PC EQU CYREG_PRT0_PC4
Pin_Led_2__0__PORT EQU 0
Pin_Led_2__0__SHIFT EQU 4
Pin_Led_2__AG EQU CYREG_PRT0_AG
Pin_Led_2__AMUX EQU CYREG_PRT0_AMUX
Pin_Led_2__BIE EQU CYREG_PRT0_BIE
Pin_Led_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Led_2__BYP EQU CYREG_PRT0_BYP
Pin_Led_2__CTL EQU CYREG_PRT0_CTL
Pin_Led_2__DM0 EQU CYREG_PRT0_DM0
Pin_Led_2__DM1 EQU CYREG_PRT0_DM1
Pin_Led_2__DM2 EQU CYREG_PRT0_DM2
Pin_Led_2__DR EQU CYREG_PRT0_DR
Pin_Led_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Led_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Led_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Led_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Led_2__MASK EQU 0x10
Pin_Led_2__PORT EQU 0
Pin_Led_2__PRT EQU CYREG_PRT0_PRT
Pin_Led_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Led_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Led_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Led_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Led_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Led_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Led_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Led_2__PS EQU CYREG_PRT0_PS
Pin_Led_2__SHIFT EQU 4
Pin_Led_2__SLW EQU CYREG_PRT0_SLW

; Pin_Led_3
Pin_Led_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_Led_3__0__MASK EQU 0x20
Pin_Led_3__0__PC EQU CYREG_PRT0_PC5
Pin_Led_3__0__PORT EQU 0
Pin_Led_3__0__SHIFT EQU 5
Pin_Led_3__AG EQU CYREG_PRT0_AG
Pin_Led_3__AMUX EQU CYREG_PRT0_AMUX
Pin_Led_3__BIE EQU CYREG_PRT0_BIE
Pin_Led_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Led_3__BYP EQU CYREG_PRT0_BYP
Pin_Led_3__CTL EQU CYREG_PRT0_CTL
Pin_Led_3__DM0 EQU CYREG_PRT0_DM0
Pin_Led_3__DM1 EQU CYREG_PRT0_DM1
Pin_Led_3__DM2 EQU CYREG_PRT0_DM2
Pin_Led_3__DR EQU CYREG_PRT0_DR
Pin_Led_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Led_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Led_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Led_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Led_3__MASK EQU 0x20
Pin_Led_3__PORT EQU 0
Pin_Led_3__PRT EQU CYREG_PRT0_PRT
Pin_Led_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Led_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Led_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Led_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Led_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Led_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Led_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Led_3__PS EQU CYREG_PRT0_PS
Pin_Led_3__SHIFT EQU 5
Pin_Led_3__SLW EQU CYREG_PRT0_SLW

; Pin_Led_4
Pin_Led_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_Led_4__0__MASK EQU 0x40
Pin_Led_4__0__PC EQU CYREG_PRT0_PC6
Pin_Led_4__0__PORT EQU 0
Pin_Led_4__0__SHIFT EQU 6
Pin_Led_4__AG EQU CYREG_PRT0_AG
Pin_Led_4__AMUX EQU CYREG_PRT0_AMUX
Pin_Led_4__BIE EQU CYREG_PRT0_BIE
Pin_Led_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Led_4__BYP EQU CYREG_PRT0_BYP
Pin_Led_4__CTL EQU CYREG_PRT0_CTL
Pin_Led_4__DM0 EQU CYREG_PRT0_DM0
Pin_Led_4__DM1 EQU CYREG_PRT0_DM1
Pin_Led_4__DM2 EQU CYREG_PRT0_DM2
Pin_Led_4__DR EQU CYREG_PRT0_DR
Pin_Led_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Led_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Led_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Led_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Led_4__MASK EQU 0x40
Pin_Led_4__PORT EQU 0
Pin_Led_4__PRT EQU CYREG_PRT0_PRT
Pin_Led_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Led_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Led_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Led_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Led_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Led_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Led_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Led_4__PS EQU CYREG_PRT0_PS
Pin_Led_4__SHIFT EQU 6
Pin_Led_4__SLW EQU CYREG_PRT0_SLW

; Pin_Led_5
Pin_Led_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_Led_5__0__MASK EQU 0x80
Pin_Led_5__0__PC EQU CYREG_PRT0_PC7
Pin_Led_5__0__PORT EQU 0
Pin_Led_5__0__SHIFT EQU 7
Pin_Led_5__AG EQU CYREG_PRT0_AG
Pin_Led_5__AMUX EQU CYREG_PRT0_AMUX
Pin_Led_5__BIE EQU CYREG_PRT0_BIE
Pin_Led_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Led_5__BYP EQU CYREG_PRT0_BYP
Pin_Led_5__CTL EQU CYREG_PRT0_CTL
Pin_Led_5__DM0 EQU CYREG_PRT0_DM0
Pin_Led_5__DM1 EQU CYREG_PRT0_DM1
Pin_Led_5__DM2 EQU CYREG_PRT0_DM2
Pin_Led_5__DR EQU CYREG_PRT0_DR
Pin_Led_5__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Led_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Led_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Led_5__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Led_5__MASK EQU 0x80
Pin_Led_5__PORT EQU 0
Pin_Led_5__PRT EQU CYREG_PRT0_PRT
Pin_Led_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Led_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Led_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Led_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Led_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Led_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Led_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Led_5__PS EQU CYREG_PRT0_PS
Pin_Led_5__SHIFT EQU 7
Pin_Led_5__SLW EQU CYREG_PRT0_SLW

; Pin_PWM_1
Pin_PWM_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Pin_PWM_1__0__MASK EQU 0x08
Pin_PWM_1__0__PC EQU CYREG_PRT12_PC3
Pin_PWM_1__0__PORT EQU 12
Pin_PWM_1__0__SHIFT EQU 3
Pin_PWM_1__AG EQU CYREG_PRT12_AG
Pin_PWM_1__BIE EQU CYREG_PRT12_BIE
Pin_PWM_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_PWM_1__BYP EQU CYREG_PRT12_BYP
Pin_PWM_1__DM0 EQU CYREG_PRT12_DM0
Pin_PWM_1__DM1 EQU CYREG_PRT12_DM1
Pin_PWM_1__DM2 EQU CYREG_PRT12_DM2
Pin_PWM_1__DR EQU CYREG_PRT12_DR
Pin_PWM_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_PWM_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_PWM_1__MASK EQU 0x08
Pin_PWM_1__PORT EQU 12
Pin_PWM_1__PRT EQU CYREG_PRT12_PRT
Pin_PWM_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_PWM_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_PWM_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_PWM_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_PWM_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_PWM_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_PWM_1__PS EQU CYREG_PRT12_PS
Pin_PWM_1__SHIFT EQU 3
Pin_PWM_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_PWM_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_PWM_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_PWM_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_PWM_1__SLW EQU CYREG_PRT12_SLW

; Pin_PWM_2
Pin_PWM_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_PWM_2__0__MASK EQU 0x80
Pin_PWM_2__0__PC EQU CYREG_PRT2_PC7
Pin_PWM_2__0__PORT EQU 2
Pin_PWM_2__0__SHIFT EQU 7
Pin_PWM_2__AG EQU CYREG_PRT2_AG
Pin_PWM_2__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM_2__BIE EQU CYREG_PRT2_BIE
Pin_PWM_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM_2__BYP EQU CYREG_PRT2_BYP
Pin_PWM_2__CTL EQU CYREG_PRT2_CTL
Pin_PWM_2__DM0 EQU CYREG_PRT2_DM0
Pin_PWM_2__DM1 EQU CYREG_PRT2_DM1
Pin_PWM_2__DM2 EQU CYREG_PRT2_DM2
Pin_PWM_2__DR EQU CYREG_PRT2_DR
Pin_PWM_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM_2__MASK EQU 0x80
Pin_PWM_2__PORT EQU 2
Pin_PWM_2__PRT EQU CYREG_PRT2_PRT
Pin_PWM_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM_2__PS EQU CYREG_PRT2_PS
Pin_PWM_2__SHIFT EQU 7
Pin_PWM_2__SLW EQU CYREG_PRT2_SLW

; isr_ADC_1
isr_ADC_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ADC_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ADC_1__INTC_MASK EQU 0x02
isr_ADC_1__INTC_NUMBER EQU 1
isr_ADC_1__INTC_PRIOR_NUM EQU 7
isr_ADC_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_ADC_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ADC_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_btn_1
isr_btn_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_btn_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_btn_1__INTC_MASK EQU 0x10
isr_btn_1__INTC_NUMBER EQU 4
isr_btn_1__INTC_PRIOR_NUM EQU 7
isr_btn_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_btn_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_btn_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_btn_2
isr_btn_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_btn_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_btn_2__INTC_MASK EQU 0x20
isr_btn_2__INTC_NUMBER EQU 5
isr_btn_2__INTC_PRIOR_NUM EQU 7
isr_btn_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_btn_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_btn_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_btn_3
isr_btn_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_btn_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_btn_3__INTC_MASK EQU 0x40
isr_btn_3__INTC_NUMBER EQU 6
isr_btn_3__INTC_PRIOR_NUM EQU 7
isr_btn_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_btn_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_btn_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
isr_btn_3_Pressed__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_btn_3_Pressed__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_btn_3_Pressed__INTC_MASK EQU 0x80
isr_btn_3_Pressed__INTC_NUMBER EQU 7
isr_btn_3_Pressed__INTC_PRIOR_NUM EQU 7
isr_btn_3_Pressed__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_btn_3_Pressed__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_btn_3_Pressed__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_Motor_1
Pin_Motor_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_Motor_1__0__MASK EQU 0x10
Pin_Motor_1__0__PC EQU CYREG_PRT12_PC4
Pin_Motor_1__0__PORT EQU 12
Pin_Motor_1__0__SHIFT EQU 4
Pin_Motor_1__1__INTTYPE EQU CYREG_PICU12_INTTYPE5
Pin_Motor_1__1__MASK EQU 0x20
Pin_Motor_1__1__PC EQU CYREG_PRT12_PC5
Pin_Motor_1__1__PORT EQU 12
Pin_Motor_1__1__SHIFT EQU 5
Pin_Motor_1__AG EQU CYREG_PRT12_AG
Pin_Motor_1__BIE EQU CYREG_PRT12_BIE
Pin_Motor_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Motor_1__BYP EQU CYREG_PRT12_BYP
Pin_Motor_1__DM0 EQU CYREG_PRT12_DM0
Pin_Motor_1__DM1 EQU CYREG_PRT12_DM1
Pin_Motor_1__DM2 EQU CYREG_PRT12_DM2
Pin_Motor_1__DR EQU CYREG_PRT12_DR
Pin_Motor_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Motor_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Motor_1__MASK EQU 0x30
Pin_Motor_1__PORT EQU 12
Pin_Motor_1__PRT EQU CYREG_PRT12_PRT
Pin_Motor_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Motor_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Motor_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Motor_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Motor_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Motor_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Motor_1__PS EQU CYREG_PRT12_PS
Pin_Motor_1__SHIFT EQU 4
Pin_Motor_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Motor_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Motor_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Motor_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Motor_1__SLW EQU CYREG_PRT12_SLW

; Pin_Motor_2
Pin_Motor_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Pin_Motor_2__0__MASK EQU 0x40
Pin_Motor_2__0__PC EQU CYREG_PRT12_PC6
Pin_Motor_2__0__PORT EQU 12
Pin_Motor_2__0__SHIFT EQU 6
Pin_Motor_2__1__INTTYPE EQU CYREG_PICU12_INTTYPE7
Pin_Motor_2__1__MASK EQU 0x80
Pin_Motor_2__1__PC EQU CYREG_PRT12_PC7
Pin_Motor_2__1__PORT EQU 12
Pin_Motor_2__1__SHIFT EQU 7
Pin_Motor_2__AG EQU CYREG_PRT12_AG
Pin_Motor_2__BIE EQU CYREG_PRT12_BIE
Pin_Motor_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Motor_2__BYP EQU CYREG_PRT12_BYP
Pin_Motor_2__DM0 EQU CYREG_PRT12_DM0
Pin_Motor_2__DM1 EQU CYREG_PRT12_DM1
Pin_Motor_2__DM2 EQU CYREG_PRT12_DM2
Pin_Motor_2__DR EQU CYREG_PRT12_DR
Pin_Motor_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Motor_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Motor_2__MASK EQU 0xC0
Pin_Motor_2__PORT EQU 12
Pin_Motor_2__PRT EQU CYREG_PRT12_PRT
Pin_Motor_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Motor_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Motor_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Motor_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Motor_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Motor_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Motor_2__PS EQU CYREG_PRT12_PS
Pin_Motor_2__SHIFT EQU 6
Pin_Motor_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Motor_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Motor_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Motor_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Motor_2__SLW EQU CYREG_PRT12_SLW

; ADC_SAR_Seq_1
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB06_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB06_ST
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x00
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_Seq_1_SAR_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_Seq_1_SAR_Bypass__0__MASK EQU 0x04
ADC_SAR_Seq_1_SAR_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_Seq_1_SAR_Bypass__0__PORT EQU 0
ADC_SAR_Seq_1_SAR_Bypass__0__SHIFT EQU 2
ADC_SAR_Seq_1_SAR_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_Seq_1_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Seq_1_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Seq_1_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Seq_1_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Seq_1_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Seq_1_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Seq_1_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Seq_1_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Seq_1_SAR_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_Seq_1_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Seq_1_SAR_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_Seq_1_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Seq_1_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Seq_1_SAR_Bypass__MASK EQU 0x04
ADC_SAR_Seq_1_SAR_Bypass__PORT EQU 0
ADC_SAR_Seq_1_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Seq_1_SAR_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_Seq_1_SAR_Bypass__SHIFT EQU 2
ADC_SAR_Seq_1_SAR_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

; isr_UltraSoon
isr_UltraSoon__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UltraSoon__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UltraSoon__INTC_MASK EQU 0x04
isr_UltraSoon__INTC_NUMBER EQU 2
isr_UltraSoon__INTC_PRIOR_NUM EQU 7
isr_UltraSoon__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_UltraSoon__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UltraSoon__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
isr_UltraSoon_ToClose__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UltraSoon_ToClose__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UltraSoon_ToClose__INTC_MASK EQU 0x08
isr_UltraSoon_ToClose__INTC_NUMBER EQU 3
isr_UltraSoon_ToClose__INTC_PRIOR_NUM EQU 7
isr_UltraSoon_ToClose__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_UltraSoon_ToClose__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UltraSoon_ToClose__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock_2
timer_clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock_2__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_2__INDEX EQU 0x01
timer_clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_2__PM_ACT_MSK EQU 0x02
timer_clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_2__PM_STBY_MSK EQU 0x02

; timer_clock_4
timer_clock_4__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock_4__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock_4__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock_4__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_4__INDEX EQU 0x03
timer_clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_4__PM_ACT_MSK EQU 0x08
timer_clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_4__PM_STBY_MSK EQU 0x08

; timer_clock_5
timer_clock_5__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock_5__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock_5__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock_5__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_5__INDEX EQU 0x02
timer_clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_5__PM_ACT_MSK EQU 0x04
timer_clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_5__PM_STBY_MSK EQU 0x04

; Pin_Ultrasoon_Echo_1
Pin_Ultrasoon_Echo_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Pin_Ultrasoon_Echo_1__0__MASK EQU 0x02
Pin_Ultrasoon_Echo_1__0__PC EQU CYREG_IO_PC_PRT15_PC1
Pin_Ultrasoon_Echo_1__0__PORT EQU 15
Pin_Ultrasoon_Echo_1__0__SHIFT EQU 1
Pin_Ultrasoon_Echo_1__AG EQU CYREG_PRT15_AG
Pin_Ultrasoon_Echo_1__AMUX EQU CYREG_PRT15_AMUX
Pin_Ultrasoon_Echo_1__BIE EQU CYREG_PRT15_BIE
Pin_Ultrasoon_Echo_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Ultrasoon_Echo_1__BYP EQU CYREG_PRT15_BYP
Pin_Ultrasoon_Echo_1__CTL EQU CYREG_PRT15_CTL
Pin_Ultrasoon_Echo_1__DM0 EQU CYREG_PRT15_DM0
Pin_Ultrasoon_Echo_1__DM1 EQU CYREG_PRT15_DM1
Pin_Ultrasoon_Echo_1__DM2 EQU CYREG_PRT15_DM2
Pin_Ultrasoon_Echo_1__DR EQU CYREG_PRT15_DR
Pin_Ultrasoon_Echo_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Ultrasoon_Echo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_Ultrasoon_Echo_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Ultrasoon_Echo_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Ultrasoon_Echo_1__MASK EQU 0x02
Pin_Ultrasoon_Echo_1__PORT EQU 15
Pin_Ultrasoon_Echo_1__PRT EQU CYREG_PRT15_PRT
Pin_Ultrasoon_Echo_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Ultrasoon_Echo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Ultrasoon_Echo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Ultrasoon_Echo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Ultrasoon_Echo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Ultrasoon_Echo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Ultrasoon_Echo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Ultrasoon_Echo_1__PS EQU CYREG_PRT15_PS
Pin_Ultrasoon_Echo_1__SHIFT EQU 1
Pin_Ultrasoon_Echo_1__SLW EQU CYREG_PRT15_SLW

; Pin_Ultrasoon_Echo_2
Pin_Ultrasoon_Echo_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Pin_Ultrasoon_Echo_2__0__MASK EQU 0x08
Pin_Ultrasoon_Echo_2__0__PC EQU CYREG_IO_PC_PRT15_PC3
Pin_Ultrasoon_Echo_2__0__PORT EQU 15
Pin_Ultrasoon_Echo_2__0__SHIFT EQU 3
Pin_Ultrasoon_Echo_2__AG EQU CYREG_PRT15_AG
Pin_Ultrasoon_Echo_2__AMUX EQU CYREG_PRT15_AMUX
Pin_Ultrasoon_Echo_2__BIE EQU CYREG_PRT15_BIE
Pin_Ultrasoon_Echo_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Ultrasoon_Echo_2__BYP EQU CYREG_PRT15_BYP
Pin_Ultrasoon_Echo_2__CTL EQU CYREG_PRT15_CTL
Pin_Ultrasoon_Echo_2__DM0 EQU CYREG_PRT15_DM0
Pin_Ultrasoon_Echo_2__DM1 EQU CYREG_PRT15_DM1
Pin_Ultrasoon_Echo_2__DM2 EQU CYREG_PRT15_DM2
Pin_Ultrasoon_Echo_2__DR EQU CYREG_PRT15_DR
Pin_Ultrasoon_Echo_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Ultrasoon_Echo_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_Ultrasoon_Echo_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Ultrasoon_Echo_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Ultrasoon_Echo_2__MASK EQU 0x08
Pin_Ultrasoon_Echo_2__PORT EQU 15
Pin_Ultrasoon_Echo_2__PRT EQU CYREG_PRT15_PRT
Pin_Ultrasoon_Echo_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Ultrasoon_Echo_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Ultrasoon_Echo_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Ultrasoon_Echo_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Ultrasoon_Echo_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Ultrasoon_Echo_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Ultrasoon_Echo_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Ultrasoon_Echo_2__PS EQU CYREG_PRT15_PS
Pin_Ultrasoon_Echo_2__SHIFT EQU 3
Pin_Ultrasoon_Echo_2__SLW EQU CYREG_PRT15_SLW

; Pin_Ultrasoon_Echo_3
Pin_Ultrasoon_Echo_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_Ultrasoon_Echo_3__0__MASK EQU 0x80
Pin_Ultrasoon_Echo_3__0__PC EQU CYREG_PRT1_PC7
Pin_Ultrasoon_Echo_3__0__PORT EQU 1
Pin_Ultrasoon_Echo_3__0__SHIFT EQU 7
Pin_Ultrasoon_Echo_3__AG EQU CYREG_PRT1_AG
Pin_Ultrasoon_Echo_3__AMUX EQU CYREG_PRT1_AMUX
Pin_Ultrasoon_Echo_3__BIE EQU CYREG_PRT1_BIE
Pin_Ultrasoon_Echo_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Ultrasoon_Echo_3__BYP EQU CYREG_PRT1_BYP
Pin_Ultrasoon_Echo_3__CTL EQU CYREG_PRT1_CTL
Pin_Ultrasoon_Echo_3__DM0 EQU CYREG_PRT1_DM0
Pin_Ultrasoon_Echo_3__DM1 EQU CYREG_PRT1_DM1
Pin_Ultrasoon_Echo_3__DM2 EQU CYREG_PRT1_DM2
Pin_Ultrasoon_Echo_3__DR EQU CYREG_PRT1_DR
Pin_Ultrasoon_Echo_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Ultrasoon_Echo_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Ultrasoon_Echo_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Ultrasoon_Echo_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Ultrasoon_Echo_3__MASK EQU 0x80
Pin_Ultrasoon_Echo_3__PORT EQU 1
Pin_Ultrasoon_Echo_3__PRT EQU CYREG_PRT1_PRT
Pin_Ultrasoon_Echo_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Ultrasoon_Echo_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Ultrasoon_Echo_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Ultrasoon_Echo_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Ultrasoon_Echo_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Ultrasoon_Echo_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Ultrasoon_Echo_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Ultrasoon_Echo_3__PS EQU CYREG_PRT1_PS
Pin_Ultrasoon_Echo_3__SHIFT EQU 7
Pin_Ultrasoon_Echo_3__SLW EQU CYREG_PRT1_SLW

; Pin_Ultrasoon_Trigger
Pin_Ultrasoon_Trigger__0__AG EQU CYREG_PRT15_AG
Pin_Ultrasoon_Trigger__0__AMUX EQU CYREG_PRT15_AMUX
Pin_Ultrasoon_Trigger__0__BIE EQU CYREG_PRT15_BIE
Pin_Ultrasoon_Trigger__0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Ultrasoon_Trigger__0__BYP EQU CYREG_PRT15_BYP
Pin_Ultrasoon_Trigger__0__CTL EQU CYREG_PRT15_CTL
Pin_Ultrasoon_Trigger__0__DM0 EQU CYREG_PRT15_DM0
Pin_Ultrasoon_Trigger__0__DM1 EQU CYREG_PRT15_DM1
Pin_Ultrasoon_Trigger__0__DM2 EQU CYREG_PRT15_DM2
Pin_Ultrasoon_Trigger__0__DR EQU CYREG_PRT15_DR
Pin_Ultrasoon_Trigger__0__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Ultrasoon_Trigger__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Pin_Ultrasoon_Trigger__0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Ultrasoon_Trigger__0__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Ultrasoon_Trigger__0__MASK EQU 0x04
Pin_Ultrasoon_Trigger__0__PC EQU CYREG_IO_PC_PRT15_PC2
Pin_Ultrasoon_Trigger__0__PORT EQU 15
Pin_Ultrasoon_Trigger__0__PRT EQU CYREG_PRT15_PRT
Pin_Ultrasoon_Trigger__0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Ultrasoon_Trigger__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Ultrasoon_Trigger__0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Ultrasoon_Trigger__0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Ultrasoon_Trigger__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Ultrasoon_Trigger__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Ultrasoon_Trigger__0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Ultrasoon_Trigger__0__PS EQU CYREG_PRT15_PS
Pin_Ultrasoon_Trigger__0__SHIFT EQU 2
Pin_Ultrasoon_Trigger__0__SLW EQU CYREG_PRT15_SLW
Pin_Ultrasoon_Trigger__1__AG EQU CYREG_PRT15_AG
Pin_Ultrasoon_Trigger__1__AMUX EQU CYREG_PRT15_AMUX
Pin_Ultrasoon_Trigger__1__BIE EQU CYREG_PRT15_BIE
Pin_Ultrasoon_Trigger__1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Ultrasoon_Trigger__1__BYP EQU CYREG_PRT15_BYP
Pin_Ultrasoon_Trigger__1__CTL EQU CYREG_PRT15_CTL
Pin_Ultrasoon_Trigger__1__DM0 EQU CYREG_PRT15_DM0
Pin_Ultrasoon_Trigger__1__DM1 EQU CYREG_PRT15_DM1
Pin_Ultrasoon_Trigger__1__DM2 EQU CYREG_PRT15_DM2
Pin_Ultrasoon_Trigger__1__DR EQU CYREG_PRT15_DR
Pin_Ultrasoon_Trigger__1__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Ultrasoon_Trigger__1__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_Ultrasoon_Trigger__1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Ultrasoon_Trigger__1__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Ultrasoon_Trigger__1__MASK EQU 0x10
Pin_Ultrasoon_Trigger__1__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_Ultrasoon_Trigger__1__PORT EQU 15
Pin_Ultrasoon_Trigger__1__PRT EQU CYREG_PRT15_PRT
Pin_Ultrasoon_Trigger__1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Ultrasoon_Trigger__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Ultrasoon_Trigger__1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Ultrasoon_Trigger__1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Ultrasoon_Trigger__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Ultrasoon_Trigger__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Ultrasoon_Trigger__1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Ultrasoon_Trigger__1__PS EQU CYREG_PRT15_PS
Pin_Ultrasoon_Trigger__1__SHIFT EQU 4
Pin_Ultrasoon_Trigger__1__SLW EQU CYREG_PRT15_SLW
Pin_Ultrasoon_Trigger__2__AG EQU CYREG_PRT1_AG
Pin_Ultrasoon_Trigger__2__AMUX EQU CYREG_PRT1_AMUX
Pin_Ultrasoon_Trigger__2__BIE EQU CYREG_PRT1_BIE
Pin_Ultrasoon_Trigger__2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Ultrasoon_Trigger__2__BYP EQU CYREG_PRT1_BYP
Pin_Ultrasoon_Trigger__2__CTL EQU CYREG_PRT1_CTL
Pin_Ultrasoon_Trigger__2__DM0 EQU CYREG_PRT1_DM0
Pin_Ultrasoon_Trigger__2__DM1 EQU CYREG_PRT1_DM1
Pin_Ultrasoon_Trigger__2__DM2 EQU CYREG_PRT1_DM2
Pin_Ultrasoon_Trigger__2__DR EQU CYREG_PRT1_DR
Pin_Ultrasoon_Trigger__2__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Ultrasoon_Trigger__2__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_Ultrasoon_Trigger__2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Ultrasoon_Trigger__2__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Ultrasoon_Trigger__2__MASK EQU 0x40
Pin_Ultrasoon_Trigger__2__PC EQU CYREG_PRT1_PC6
Pin_Ultrasoon_Trigger__2__PORT EQU 1
Pin_Ultrasoon_Trigger__2__PRT EQU CYREG_PRT1_PRT
Pin_Ultrasoon_Trigger__2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Ultrasoon_Trigger__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Ultrasoon_Trigger__2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Ultrasoon_Trigger__2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Ultrasoon_Trigger__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Ultrasoon_Trigger__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Ultrasoon_Trigger__2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Ultrasoon_Trigger__2__PS EQU CYREG_PRT1_PS
Pin_Ultrasoon_Trigger__2__SHIFT EQU 6
Pin_Ultrasoon_Trigger__2__SLW EQU CYREG_PRT1_SLW

; Status_Reg_UltraSoon_1
Status_Reg_UltraSoon_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_UltraSoon_1_sts_sts_reg__0__POS EQU 0
Status_Reg_UltraSoon_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_UltraSoon_1_sts_sts_reg__1__POS EQU 1
Status_Reg_UltraSoon_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Status_Reg_UltraSoon_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Status_Reg_UltraSoon_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_UltraSoon_1_sts_sts_reg__2__POS EQU 2
Status_Reg_UltraSoon_1_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_UltraSoon_1_sts_sts_reg__3__POS EQU 3
Status_Reg_UltraSoon_1_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_UltraSoon_1_sts_sts_reg__4__POS EQU 4
Status_Reg_UltraSoon_1_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_UltraSoon_1_sts_sts_reg__5__POS EQU 5
Status_Reg_UltraSoon_1_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_UltraSoon_1_sts_sts_reg__6__POS EQU 6
Status_Reg_UltraSoon_1_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_UltraSoon_1_sts_sts_reg__7__POS EQU 7
Status_Reg_UltraSoon_1_sts_sts_reg__MASK EQU 0xFF
Status_Reg_UltraSoon_1_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB08_MSK
Status_Reg_UltraSoon_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Status_Reg_UltraSoon_1_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB08_ST

; Status_Reg_UltraSoon_2
Status_Reg_UltraSoon_2_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_UltraSoon_2_sts_sts_reg__0__POS EQU 0
Status_Reg_UltraSoon_2_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_UltraSoon_2_sts_sts_reg__1__POS EQU 1
Status_Reg_UltraSoon_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Status_Reg_UltraSoon_2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Status_Reg_UltraSoon_2_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_UltraSoon_2_sts_sts_reg__2__POS EQU 2
Status_Reg_UltraSoon_2_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_UltraSoon_2_sts_sts_reg__3__POS EQU 3
Status_Reg_UltraSoon_2_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_UltraSoon_2_sts_sts_reg__4__POS EQU 4
Status_Reg_UltraSoon_2_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_UltraSoon_2_sts_sts_reg__5__POS EQU 5
Status_Reg_UltraSoon_2_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_UltraSoon_2_sts_sts_reg__6__POS EQU 6
Status_Reg_UltraSoon_2_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_UltraSoon_2_sts_sts_reg__7__POS EQU 7
Status_Reg_UltraSoon_2_sts_sts_reg__MASK EQU 0xFF
Status_Reg_UltraSoon_2_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB14_MSK
Status_Reg_UltraSoon_2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Status_Reg_UltraSoon_2_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB14_ST

; Status_Reg_UltraSoon_3
Status_Reg_UltraSoon_3_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_UltraSoon_3_sts_sts_reg__0__POS EQU 0
Status_Reg_UltraSoon_3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Status_Reg_UltraSoon_3_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Status_Reg_UltraSoon_3_sts_sts_reg__MASK EQU 0x01
Status_Reg_UltraSoon_3_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
Status_Reg_UltraSoon_3_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Status_Reg_UltraSoon_3_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Status_Reg_UltraSoon_3_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Status_Reg_UltraSoon_3_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Status_Reg_UltraSoon_3_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Status_Reg_UltraSoon_3_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000080FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
