DECL|ErrorLimitValue|member|uint32_t ErrorLimitValue; /*!< Specifies the value to be used to evaluate the captured frequency error value.
DECL|FreqErrorCapture|member|uint32_t FreqErrorCapture; /*!< Specifies the value loaded in the .FECAP, the frequency error counter
DECL|FreqErrorDirection|member|uint32_t FreqErrorDirection; /*!< Specifies the value loaded in the .FEDIR, the counting direction of the
DECL|HSI48CalibrationValue|member|uint32_t HSI48CalibrationValue; /*!< Specifies a user-programmable trimming value to the HSI48 oscillator.
DECL|HSI48CalibrationValue|member|uint32_t HSI48CalibrationValue; /*!< Specifies value loaded in HSI48 oscillator smooth trimming.
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c3ClockSelection|member|uint32_t I2c3ClockSelection; /*!< I2C3 clock source
DECL|IS_RCC_CRS_ERRORLIMIT|macro|IS_RCC_CRS_ERRORLIMIT
DECL|IS_RCC_CRS_FREQERRORDIR|macro|IS_RCC_CRS_FREQERRORDIR
DECL|IS_RCC_CRS_HSI48CALIBRATION|macro|IS_RCC_CRS_HSI48CALIBRATION
DECL|IS_RCC_CRS_RELOADVALUE|macro|IS_RCC_CRS_RELOADVALUE
DECL|IS_RCC_CRS_SYNC_DIV|macro|IS_RCC_CRS_SYNC_DIV
DECL|IS_RCC_CRS_SYNC_POLARITY|macro|IS_RCC_CRS_SYNC_POLARITY
DECL|IS_RCC_CRS_SYNC_SOURCE|macro|IS_RCC_CRS_SYNC_SOURCE
DECL|IS_RCC_HSI48MCLKSOURCE|macro|IS_RCC_HSI48MCLKSOURCE
DECL|IS_RCC_I2C1CLKSOURCE|macro|IS_RCC_I2C1CLKSOURCE
DECL|IS_RCC_I2C3CLKSOURCE|macro|IS_RCC_I2C3CLKSOURCE
DECL|IS_RCC_LPTIMCLK|macro|IS_RCC_LPTIMCLK
DECL|IS_RCC_LPUART1CLKSOURCE|macro|IS_RCC_LPUART1CLKSOURCE
DECL|IS_RCC_LSE_DRIVE|macro|IS_RCC_LSE_DRIVE
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_RNGCLKSOURCE|macro|IS_RCC_RNGCLKSOURCE
DECL|IS_RCC_STOPWAKEUP_CLOCK|macro|IS_RCC_STOPWAKEUP_CLOCK
DECL|IS_RCC_USART1CLKSOURCE|macro|IS_RCC_USART1CLKSOURCE
DECL|IS_RCC_USART2CLKSOURCE|macro|IS_RCC_USART2CLKSOURCE
DECL|IS_RCC_USBCLKSOURCE|macro|IS_RCC_USBCLKSOURCE
DECL|LCDClockSelection|member|uint32_t LCDClockSelection; /*!< specifies the LCD clock source.
DECL|LptimClockSelection|member|uint32_t LptimClockSelection; /*!< LPTIM1 clock source
DECL|Lpuart1ClockSelection|member|uint32_t Lpuart1ClockSelection; /*!< LPUART1 clock source
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|Polarity|member|uint32_t Polarity; /*!< Specifies the input polarity for the SYNC signal source.
DECL|Prescaler|member|uint32_t Prescaler; /*!< Specifies the division factor of the SYNC signal.
DECL|RCC_CRSInitTypeDef|typedef|}RCC_CRSInitTypeDef;
DECL|RCC_CRSSynchroInfoTypeDef|typedef|}RCC_CRSSynchroInfoTypeDef;
DECL|RCC_CRS_ERRORLIMIT_DEFAULT|macro|RCC_CRS_ERRORLIMIT_DEFAULT
DECL|RCC_CRS_FLAG_ERROR_MASK|macro|RCC_CRS_FLAG_ERROR_MASK
DECL|RCC_CRS_FLAG_ERR|macro|RCC_CRS_FLAG_ERR
DECL|RCC_CRS_FLAG_ESYNC|macro|RCC_CRS_FLAG_ESYNC
DECL|RCC_CRS_FLAG_SYNCERR|macro|RCC_CRS_FLAG_SYNCERR
DECL|RCC_CRS_FLAG_SYNCMISS|macro|RCC_CRS_FLAG_SYNCMISS
DECL|RCC_CRS_FLAG_SYNCOK|macro|RCC_CRS_FLAG_SYNCOK
DECL|RCC_CRS_FLAG_SYNCWARN|macro|RCC_CRS_FLAG_SYNCWARN
DECL|RCC_CRS_FLAG_TRIMOVF|macro|RCC_CRS_FLAG_TRIMOVF
DECL|RCC_CRS_FREQERRORDIR_DOWN|macro|RCC_CRS_FREQERRORDIR_DOWN
DECL|RCC_CRS_FREQERRORDIR_UP|macro|RCC_CRS_FREQERRORDIR_UP
DECL|RCC_CRS_HSI48CALIBRATION_DEFAULT|macro|RCC_CRS_HSI48CALIBRATION_DEFAULT
DECL|RCC_CRS_IT_ERROR_MASK|macro|RCC_CRS_IT_ERROR_MASK
DECL|RCC_CRS_IT_ERR|macro|RCC_CRS_IT_ERR
DECL|RCC_CRS_IT_ESYNC|macro|RCC_CRS_IT_ESYNC
DECL|RCC_CRS_IT_SYNCERR|macro|RCC_CRS_IT_SYNCERR
DECL|RCC_CRS_IT_SYNCMISS|macro|RCC_CRS_IT_SYNCMISS
DECL|RCC_CRS_IT_SYNCOK|macro|RCC_CRS_IT_SYNCOK
DECL|RCC_CRS_IT_SYNCWARN|macro|RCC_CRS_IT_SYNCWARN
DECL|RCC_CRS_IT_TRIMOVF|macro|RCC_CRS_IT_TRIMOVF
DECL|RCC_CRS_NONE|macro|RCC_CRS_NONE
DECL|RCC_CRS_RELOADVALUE_DEFAULT|macro|RCC_CRS_RELOADVALUE_DEFAULT
DECL|RCC_CRS_SYNCERR|macro|RCC_CRS_SYNCERR
DECL|RCC_CRS_SYNCMISS|macro|RCC_CRS_SYNCMISS
DECL|RCC_CRS_SYNCOK|macro|RCC_CRS_SYNCOK
DECL|RCC_CRS_SYNCWARN|macro|RCC_CRS_SYNCWARN
DECL|RCC_CRS_SYNC_DIV128|macro|RCC_CRS_SYNC_DIV128
DECL|RCC_CRS_SYNC_DIV16|macro|RCC_CRS_SYNC_DIV16
DECL|RCC_CRS_SYNC_DIV1|macro|RCC_CRS_SYNC_DIV1
DECL|RCC_CRS_SYNC_DIV2|macro|RCC_CRS_SYNC_DIV2
DECL|RCC_CRS_SYNC_DIV32|macro|RCC_CRS_SYNC_DIV32
DECL|RCC_CRS_SYNC_DIV4|macro|RCC_CRS_SYNC_DIV4
DECL|RCC_CRS_SYNC_DIV64|macro|RCC_CRS_SYNC_DIV64
DECL|RCC_CRS_SYNC_DIV8|macro|RCC_CRS_SYNC_DIV8
DECL|RCC_CRS_SYNC_POLARITY_FALLING|macro|RCC_CRS_SYNC_POLARITY_FALLING
DECL|RCC_CRS_SYNC_POLARITY_RISING|macro|RCC_CRS_SYNC_POLARITY_RISING
DECL|RCC_CRS_SYNC_SOURCE_GPIO|macro|RCC_CRS_SYNC_SOURCE_GPIO
DECL|RCC_CRS_SYNC_SOURCE_LSE|macro|RCC_CRS_SYNC_SOURCE_LSE
DECL|RCC_CRS_SYNC_SOURCE_USB|macro|RCC_CRS_SYNC_SOURCE_USB
DECL|RCC_CRS_TIMEOUT|macro|RCC_CRS_TIMEOUT
DECL|RCC_CRS_TRIMOVF|macro|RCC_CRS_TRIMOVF
DECL|RCC_EXTI_LINE_LSECSS|macro|RCC_EXTI_LINE_LSECSS
DECL|RCC_FLAG_HSI48|macro|RCC_FLAG_HSI48
DECL|RCC_HSI48M_HSI48|macro|RCC_HSI48M_HSI48
DECL|RCC_HSI48M_PLL|macro|RCC_HSI48M_PLL
DECL|RCC_I2C1CLKSOURCE_HSI|macro|RCC_I2C1CLKSOURCE_HSI
DECL|RCC_I2C1CLKSOURCE_PCLK1|macro|RCC_I2C1CLKSOURCE_PCLK1
DECL|RCC_I2C1CLKSOURCE_SYSCLK|macro|RCC_I2C1CLKSOURCE_SYSCLK
DECL|RCC_I2C3CLKSOURCE_HSI|macro|RCC_I2C3CLKSOURCE_HSI
DECL|RCC_I2C3CLKSOURCE_PCLK1|macro|RCC_I2C3CLKSOURCE_PCLK1
DECL|RCC_I2C3CLKSOURCE_SYSCLK|macro|RCC_I2C3CLKSOURCE_SYSCLK
DECL|RCC_LPTIM1CLKSOURCE_HSI|macro|RCC_LPTIM1CLKSOURCE_HSI
DECL|RCC_LPTIM1CLKSOURCE_LSE|macro|RCC_LPTIM1CLKSOURCE_LSE
DECL|RCC_LPTIM1CLKSOURCE_LSI|macro|RCC_LPTIM1CLKSOURCE_LSI
DECL|RCC_LPTIM1CLKSOURCE_PCLK|macro|RCC_LPTIM1CLKSOURCE_PCLK
DECL|RCC_LPUART1CLKSOURCE_HSI|macro|RCC_LPUART1CLKSOURCE_HSI
DECL|RCC_LPUART1CLKSOURCE_LSE|macro|RCC_LPUART1CLKSOURCE_LSE
DECL|RCC_LPUART1CLKSOURCE_PCLK1|macro|RCC_LPUART1CLKSOURCE_PCLK1
DECL|RCC_LPUART1CLKSOURCE_SYSCLK|macro|RCC_LPUART1CLKSOURCE_SYSCLK
DECL|RCC_LSEDRIVE_HIGH|macro|RCC_LSEDRIVE_HIGH
DECL|RCC_LSEDRIVE_LOW|macro|RCC_LSEDRIVE_LOW
DECL|RCC_LSEDRIVE_MEDIUMHIGH|macro|RCC_LSEDRIVE_MEDIUMHIGH
DECL|RCC_LSEDRIVE_MEDIUMLOW|macro|RCC_LSEDRIVE_MEDIUMLOW
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C3|macro|RCC_PERIPHCLK_I2C3
DECL|RCC_PERIPHCLK_LCD|macro|RCC_PERIPHCLK_LCD
DECL|RCC_PERIPHCLK_LPTIM1|macro|RCC_PERIPHCLK_LPTIM1
DECL|RCC_PERIPHCLK_LPUART1|macro|RCC_PERIPHCLK_LPUART1
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USB|macro|RCC_PERIPHCLK_USB
DECL|RCC_PeriphCLKInitTypeDef|typedef|} RCC_PeriphCLKInitTypeDef;
DECL|RCC_RNGCLKSOURCE_HSI48|macro|RCC_RNGCLKSOURCE_HSI48
DECL|RCC_RNGCLKSOURCE_PLLCLK|macro|RCC_RNGCLKSOURCE_PLLCLK
DECL|RCC_STOP_WAKEUPCLOCK_HSI|macro|RCC_STOP_WAKEUPCLOCK_HSI
DECL|RCC_STOP_WAKEUPCLOCK_MSI|macro|RCC_STOP_WAKEUPCLOCK_MSI
DECL|RCC_TIMPRES_ACTIVATED|macro|RCC_TIMPRES_ACTIVATED
DECL|RCC_TIMPRES_DESACTIVATED|macro|RCC_TIMPRES_DESACTIVATED
DECL|RCC_USART1CLKSOURCE_HSI|macro|RCC_USART1CLKSOURCE_HSI
DECL|RCC_USART1CLKSOURCE_LSE|macro|RCC_USART1CLKSOURCE_LSE
DECL|RCC_USART1CLKSOURCE_PCLK2|macro|RCC_USART1CLKSOURCE_PCLK2
DECL|RCC_USART1CLKSOURCE_SYSCLK|macro|RCC_USART1CLKSOURCE_SYSCLK
DECL|RCC_USART2CLKSOURCE_HSI|macro|RCC_USART2CLKSOURCE_HSI
DECL|RCC_USART2CLKSOURCE_LSE|macro|RCC_USART2CLKSOURCE_LSE
DECL|RCC_USART2CLKSOURCE_PCLK1|macro|RCC_USART2CLKSOURCE_PCLK1
DECL|RCC_USART2CLKSOURCE_SYSCLK|macro|RCC_USART2CLKSOURCE_SYSCLK
DECL|RCC_USBCLKSOURCE_HSI48|macro|RCC_USBCLKSOURCE_HSI48
DECL|RCC_USBCLKSOURCE_PLL|macro|RCC_USBCLKSOURCE_PLL
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< specifies the RTC clock source.
DECL|ReloadValue|member|uint32_t ReloadValue; /*!< Specifies the value loaded in the Counter reload value.
DECL|ReloadValue|member|uint32_t ReloadValue; /*!< Specifies the value to be loaded in the frequency error counter with each SYNC event.
DECL|Source|member|uint32_t Source; /*!< Specifies the SYNC signal source.
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|UsbClockSelection|member|uint32_t UsbClockSelection; /*!< Specifies USB and RNG Clock Selection
DECL|__HAL_RCC_ADC1_CLK_DISABLE|macro|__HAL_RCC_ADC1_CLK_DISABLE
DECL|__HAL_RCC_ADC1_CLK_ENABLE|macro|__HAL_RCC_ADC1_CLK_ENABLE
DECL|__HAL_RCC_ADC1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC1_FORCE_RESET|macro|__HAL_RCC_ADC1_FORCE_RESET
DECL|__HAL_RCC_ADC1_FORCE_RESET|macro|__HAL_RCC_ADC1_FORCE_RESET
DECL|__HAL_RCC_ADC1_IS_CLK_DISABLED|macro|__HAL_RCC_ADC1_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC1_IS_CLK_ENABLED|macro|__HAL_RCC_ADC1_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ADC1_RELEASE_RESET|macro|__HAL_RCC_ADC1_RELEASE_RESET
DECL|__HAL_RCC_ADC1_RELEASE_RESET|macro|__HAL_RCC_ADC1_RELEASE_RESET
DECL|__HAL_RCC_AES_CLK_DISABLE|macro|__HAL_RCC_AES_CLK_DISABLE
DECL|__HAL_RCC_AES_CLK_ENABLE|macro|__HAL_RCC_AES_CLK_ENABLE
DECL|__HAL_RCC_AES_CLK_SLEEP_DISABLE|macro|__HAL_RCC_AES_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_AES_CLK_SLEEP_ENABLE|macro|__HAL_RCC_AES_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_AES_FORCE_RESET|macro|__HAL_RCC_AES_FORCE_RESET
DECL|__HAL_RCC_AES_IS_CLK_DISABLED|macro|__HAL_RCC_AES_IS_CLK_DISABLED
DECL|__HAL_RCC_AES_IS_CLK_ENABLED|macro|__HAL_RCC_AES_IS_CLK_ENABLED
DECL|__HAL_RCC_AES_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_AES_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_AES_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_AES_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_AES_RELEASE_RESET|macro|__HAL_RCC_AES_RELEASE_RESET
DECL|__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE|macro|__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
DECL|__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE|macro|__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
DECL|__HAL_RCC_CRS_CLEAR_FLAG|macro|__HAL_RCC_CRS_CLEAR_FLAG
DECL|__HAL_RCC_CRS_CLEAR_IT|macro|__HAL_RCC_CRS_CLEAR_IT
DECL|__HAL_RCC_CRS_CLK_DISABLE|macro|__HAL_RCC_CRS_CLK_DISABLE
DECL|__HAL_RCC_CRS_CLK_ENABLE|macro|__HAL_RCC_CRS_CLK_ENABLE
DECL|__HAL_RCC_CRS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRS_DISABLE_IT|macro|__HAL_RCC_CRS_DISABLE_IT
DECL|__HAL_RCC_CRS_ENABLE_IT|macro|__HAL_RCC_CRS_ENABLE_IT
DECL|__HAL_RCC_CRS_FORCE_RESET|macro|__HAL_RCC_CRS_FORCE_RESET
DECL|__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE|macro|__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
DECL|__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE|macro|__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
DECL|__HAL_RCC_CRS_GET_FLAG|macro|__HAL_RCC_CRS_GET_FLAG
DECL|__HAL_RCC_CRS_GET_IT_SOURCE|macro|__HAL_RCC_CRS_GET_IT_SOURCE
DECL|__HAL_RCC_CRS_IS_CLK_DISABLED|macro|__HAL_RCC_CRS_IS_CLK_DISABLED
DECL|__HAL_RCC_CRS_IS_CLK_ENABLED|macro|__HAL_RCC_CRS_IS_CLK_ENABLED
DECL|__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CRS_RELEASE_RESET|macro|__HAL_RCC_CRS_RELEASE_RESET
DECL|__HAL_RCC_CRS_RELOADVALUE_CALCULATE|macro|__HAL_RCC_CRS_RELOADVALUE_CALCULATE
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_FIREWALL_CLK_DISABLE|macro|__HAL_RCC_FIREWALL_CLK_DISABLE
DECL|__HAL_RCC_FIREWALL_CLK_ENABLE|macro|__HAL_RCC_FIREWALL_CLK_ENABLE
DECL|__HAL_RCC_FIREWALL_IS_CLK_DISABLED|macro|__HAL_RCC_FIREWALL_IS_CLK_DISABLED
DECL|__HAL_RCC_FIREWALL_IS_CLK_ENABLED|macro|__HAL_RCC_FIREWALL_IS_CLK_ENABLED
DECL|__HAL_RCC_GET_HSI48M_SOURCE|macro|__HAL_RCC_GET_HSI48M_SOURCE
DECL|__HAL_RCC_GET_HSI48_STATE|macro|__HAL_RCC_GET_HSI48_STATE
DECL|__HAL_RCC_GET_I2C1_SOURCE|macro|__HAL_RCC_GET_I2C1_SOURCE
DECL|__HAL_RCC_GET_I2C3_SOURCE|macro|__HAL_RCC_GET_I2C3_SOURCE
DECL|__HAL_RCC_GET_LCD_HSE_PRESCALER|macro|__HAL_RCC_GET_LCD_HSE_PRESCALER
DECL|__HAL_RCC_GET_LCD_SOURCE|macro|__HAL_RCC_GET_LCD_SOURCE
DECL|__HAL_RCC_GET_LPTIM1_SOURCE|macro|__HAL_RCC_GET_LPTIM1_SOURCE
DECL|__HAL_RCC_GET_LPUART1_SOURCE|macro|__HAL_RCC_GET_LPUART1_SOURCE
DECL|__HAL_RCC_GET_RNG_SOURCE|macro|__HAL_RCC_GET_RNG_SOURCE
DECL|__HAL_RCC_GET_USART1_SOURCE|macro|__HAL_RCC_GET_USART1_SOURCE
DECL|__HAL_RCC_GET_USART2_SOURCE|macro|__HAL_RCC_GET_USART2_SOURCE
DECL|__HAL_RCC_GET_USB_SOURCE|macro|__HAL_RCC_GET_USB_SOURCE
DECL|__HAL_RCC_GPIOD_CLK_DISABLE|macro|__HAL_RCC_GPIOD_CLK_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_ENABLE|macro|__HAL_RCC_GPIOD_CLK_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOD_FORCE_RESET|macro|__HAL_RCC_GPIOD_FORCE_RESET
DECL|__HAL_RCC_GPIOD_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOD_RELEASE_RESET|macro|__HAL_RCC_GPIOD_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_HSI48M_CONFIG|macro|__HAL_RCC_HSI48M_CONFIG
DECL|__HAL_RCC_HSI48M_DIV6_OUT_DISABLE|macro|__HAL_RCC_HSI48M_DIV6_OUT_DISABLE
DECL|__HAL_RCC_HSI48M_DIV6_OUT_ENABLE|macro|__HAL_RCC_HSI48M_DIV6_OUT_ENABLE
DECL|__HAL_RCC_HSI48_DISABLE|macro|__HAL_RCC_HSI48_DISABLE
DECL|__HAL_RCC_HSI48_ENABLE|macro|__HAL_RCC_HSI48_ENABLE
DECL|__HAL_RCC_HSISTOP_DISABLE|macro|__HAL_RCC_HSISTOP_DISABLE
DECL|__HAL_RCC_HSISTOP_ENABLE|macro|__HAL_RCC_HSISTOP_ENABLE
DECL|__HAL_RCC_HSI_OUT_DISABLE|macro|__HAL_RCC_HSI_OUT_DISABLE
DECL|__HAL_RCC_HSI_OUT_ENABLE|macro|__HAL_RCC_HSI_OUT_ENABLE
DECL|__HAL_RCC_I2C1_CLK_DISABLE|macro|__HAL_RCC_I2C1_CLK_DISABLE
DECL|__HAL_RCC_I2C1_CLK_DISABLE|macro|__HAL_RCC_I2C1_CLK_DISABLE
DECL|__HAL_RCC_I2C1_CLK_DISABLE|macro|__HAL_RCC_I2C1_CLK_DISABLE
DECL|__HAL_RCC_I2C1_CLK_ENABLE|macro|__HAL_RCC_I2C1_CLK_ENABLE
DECL|__HAL_RCC_I2C1_CLK_ENABLE|macro|__HAL_RCC_I2C1_CLK_ENABLE
DECL|__HAL_RCC_I2C1_CLK_ENABLE|macro|__HAL_RCC_I2C1_CLK_ENABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C1_CONFIG|macro|__HAL_RCC_I2C1_CONFIG
DECL|__HAL_RCC_I2C1_FORCE_RESET|macro|__HAL_RCC_I2C1_FORCE_RESET
DECL|__HAL_RCC_I2C1_FORCE_RESET|macro|__HAL_RCC_I2C1_FORCE_RESET
DECL|__HAL_RCC_I2C1_FORCE_RESET|macro|__HAL_RCC_I2C1_FORCE_RESET
DECL|__HAL_RCC_I2C1_IS_CLK_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C1_IS_CLK_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C1_IS_CLK_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C1_RELEASE_RESET|macro|__HAL_RCC_I2C1_RELEASE_RESET
DECL|__HAL_RCC_I2C1_RELEASE_RESET|macro|__HAL_RCC_I2C1_RELEASE_RESET
DECL|__HAL_RCC_I2C1_RELEASE_RESET|macro|__HAL_RCC_I2C1_RELEASE_RESET
DECL|__HAL_RCC_I2C2_CLK_DISABLE|macro|__HAL_RCC_I2C2_CLK_DISABLE
DECL|__HAL_RCC_I2C2_CLK_DISABLE|macro|__HAL_RCC_I2C2_CLK_DISABLE
DECL|__HAL_RCC_I2C2_CLK_ENABLE|macro|__HAL_RCC_I2C2_CLK_ENABLE
DECL|__HAL_RCC_I2C2_CLK_ENABLE|macro|__HAL_RCC_I2C2_CLK_ENABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C2_FORCE_RESET|macro|__HAL_RCC_I2C2_FORCE_RESET
DECL|__HAL_RCC_I2C2_FORCE_RESET|macro|__HAL_RCC_I2C2_FORCE_RESET
DECL|__HAL_RCC_I2C2_IS_CLK_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C2_IS_CLK_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C2_RELEASE_RESET|macro|__HAL_RCC_I2C2_RELEASE_RESET
DECL|__HAL_RCC_I2C2_RELEASE_RESET|macro|__HAL_RCC_I2C2_RELEASE_RESET
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C3_CONFIG|macro|__HAL_RCC_I2C3_CONFIG
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_LCD_CLK_DISABLE|macro|__HAL_RCC_LCD_CLK_DISABLE
DECL|__HAL_RCC_LCD_CLK_ENABLE|macro|__HAL_RCC_LCD_CLK_ENABLE
DECL|__HAL_RCC_LCD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LCD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LCD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LCD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LCD_CONFIG|macro|__HAL_RCC_LCD_CONFIG
DECL|__HAL_RCC_LCD_FORCE_RESET|macro|__HAL_RCC_LCD_FORCE_RESET
DECL|__HAL_RCC_LCD_IS_CLK_DISABLED|macro|__HAL_RCC_LCD_IS_CLK_DISABLED
DECL|__HAL_RCC_LCD_IS_CLK_ENABLED|macro|__HAL_RCC_LCD_IS_CLK_ENABLED
DECL|__HAL_RCC_LCD_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LCD_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LCD_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LCD_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LCD_RELEASE_RESET|macro|__HAL_RCC_LCD_RELEASE_RESET
DECL|__HAL_RCC_LPTIM1_CLK_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPTIM1_CONFIG|macro|__HAL_RCC_LPTIM1_CONFIG
DECL|__HAL_RCC_LPTIM1_FORCE_RESET|macro|__HAL_RCC_LPTIM1_FORCE_RESET
DECL|__HAL_RCC_LPTIM1_FORCE_RESET|macro|__HAL_RCC_LPTIM1_FORCE_RESET
DECL|__HAL_RCC_LPTIM1_FORCE_RESET|macro|__HAL_RCC_LPTIM1_FORCE_RESET
DECL|__HAL_RCC_LPTIM1_IS_CLK_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPTIM1_RELEASE_RESET|macro|__HAL_RCC_LPTIM1_RELEASE_RESET
DECL|__HAL_RCC_LPTIM1_RELEASE_RESET|macro|__HAL_RCC_LPTIM1_RELEASE_RESET
DECL|__HAL_RCC_LPTIM1_RELEASE_RESET|macro|__HAL_RCC_LPTIM1_RELEASE_RESET
DECL|__HAL_RCC_LPUART1_CLK_DISABLE|macro|__HAL_RCC_LPUART1_CLK_DISABLE
DECL|__HAL_RCC_LPUART1_CLK_DISABLE|macro|__HAL_RCC_LPUART1_CLK_DISABLE
DECL|__HAL_RCC_LPUART1_CLK_DISABLE|macro|__HAL_RCC_LPUART1_CLK_DISABLE
DECL|__HAL_RCC_LPUART1_CLK_ENABLE|macro|__HAL_RCC_LPUART1_CLK_ENABLE
DECL|__HAL_RCC_LPUART1_CLK_ENABLE|macro|__HAL_RCC_LPUART1_CLK_ENABLE
DECL|__HAL_RCC_LPUART1_CLK_ENABLE|macro|__HAL_RCC_LPUART1_CLK_ENABLE
DECL|__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPUART1_CONFIG|macro|__HAL_RCC_LPUART1_CONFIG
DECL|__HAL_RCC_LPUART1_FORCE_RESET|macro|__HAL_RCC_LPUART1_FORCE_RESET
DECL|__HAL_RCC_LPUART1_FORCE_RESET|macro|__HAL_RCC_LPUART1_FORCE_RESET
DECL|__HAL_RCC_LPUART1_FORCE_RESET|macro|__HAL_RCC_LPUART1_FORCE_RESET
DECL|__HAL_RCC_LPUART1_IS_CLK_DISABLED|macro|__HAL_RCC_LPUART1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_DISABLED|macro|__HAL_RCC_LPUART1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_DISABLED|macro|__HAL_RCC_LPUART1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_ENABLED|macro|__HAL_RCC_LPUART1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_ENABLED|macro|__HAL_RCC_LPUART1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_ENABLED|macro|__HAL_RCC_LPUART1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPUART1_RELEASE_RESET|macro|__HAL_RCC_LPUART1_RELEASE_RESET
DECL|__HAL_RCC_LPUART1_RELEASE_RESET|macro|__HAL_RCC_LPUART1_RELEASE_RESET
DECL|__HAL_RCC_LPUART1_RELEASE_RESET|macro|__HAL_RCC_LPUART1_RELEASE_RESET
DECL|__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG|macro|__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_IT|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_IT
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_IT|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_IT
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE|macro|__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE
DECL|__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT|macro|__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT
DECL|__HAL_RCC_LSECSS_EXTI_GET_FLAG|macro|__HAL_RCC_LSECSS_EXTI_GET_FLAG
DECL|__HAL_RCC_LSEDRIVE_CONFIG|macro|__HAL_RCC_LSEDRIVE_CONFIG
DECL|__HAL_RCC_RNG_CLK_DISABLE|macro|__HAL_RCC_RNG_CLK_DISABLE
DECL|__HAL_RCC_RNG_CLK_ENABLE|macro|__HAL_RCC_RNG_CLK_ENABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RNG_CONFIG|macro|__HAL_RCC_RNG_CONFIG
DECL|__HAL_RCC_RNG_FORCE_RESET|macro|__HAL_RCC_RNG_FORCE_RESET
DECL|__HAL_RCC_RNG_IS_CLK_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_ENABLED
DECL|__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_RNG_RELEASE_RESET|macro|__HAL_RCC_RNG_RELEASE_RESET
DECL|__HAL_RCC_SPI1_CLK_DISABLE|macro|__HAL_RCC_SPI1_CLK_DISABLE
DECL|__HAL_RCC_SPI1_CLK_ENABLE|macro|__HAL_RCC_SPI1_CLK_ENABLE
DECL|__HAL_RCC_SPI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI1_FORCE_RESET|macro|__HAL_RCC_SPI1_FORCE_RESET
DECL|__HAL_RCC_SPI1_FORCE_RESET|macro|__HAL_RCC_SPI1_FORCE_RESET
DECL|__HAL_RCC_SPI1_IS_CLK_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI1_RELEASE_RESET|macro|__HAL_RCC_SPI1_RELEASE_RESET
DECL|__HAL_RCC_SPI1_RELEASE_RESET|macro|__HAL_RCC_SPI1_RELEASE_RESET
DECL|__HAL_RCC_SPI2_CLK_DISABLE|macro|__HAL_RCC_SPI2_CLK_DISABLE
DECL|__HAL_RCC_SPI2_CLK_DISABLE|macro|__HAL_RCC_SPI2_CLK_DISABLE
DECL|__HAL_RCC_SPI2_CLK_ENABLE|macro|__HAL_RCC_SPI2_CLK_ENABLE
DECL|__HAL_RCC_SPI2_CLK_ENABLE|macro|__HAL_RCC_SPI2_CLK_ENABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI2_FORCE_RESET|macro|__HAL_RCC_SPI2_FORCE_RESET
DECL|__HAL_RCC_SPI2_FORCE_RESET|macro|__HAL_RCC_SPI2_FORCE_RESET
DECL|__HAL_RCC_SPI2_IS_CLK_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_IS_CLK_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI2_RELEASE_RESET|macro|__HAL_RCC_SPI2_RELEASE_RESET
DECL|__HAL_RCC_SPI2_RELEASE_RESET|macro|__HAL_RCC_SPI2_RELEASE_RESET
DECL|__HAL_RCC_TIM21_CLK_DISABLE|macro|__HAL_RCC_TIM21_CLK_DISABLE
DECL|__HAL_RCC_TIM21_CLK_ENABLE|macro|__HAL_RCC_TIM21_CLK_ENABLE
DECL|__HAL_RCC_TIM21_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM21_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM21_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM21_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM21_FORCE_RESET|macro|__HAL_RCC_TIM21_FORCE_RESET
DECL|__HAL_RCC_TIM21_FORCE_RESET|macro|__HAL_RCC_TIM21_FORCE_RESET
DECL|__HAL_RCC_TIM21_IS_CLK_DISABLED|macro|__HAL_RCC_TIM21_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM21_IS_CLK_ENABLED|macro|__HAL_RCC_TIM21_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM21_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM21_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM21_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM21_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM21_RELEASE_RESET|macro|__HAL_RCC_TIM21_RELEASE_RESET
DECL|__HAL_RCC_TIM21_RELEASE_RESET|macro|__HAL_RCC_TIM21_RELEASE_RESET
DECL|__HAL_RCC_TIM22_CLK_DISABLE|macro|__HAL_RCC_TIM22_CLK_DISABLE
DECL|__HAL_RCC_TIM22_CLK_ENABLE|macro|__HAL_RCC_TIM22_CLK_ENABLE
DECL|__HAL_RCC_TIM22_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM22_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM22_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM22_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM22_FORCE_RESET|macro|__HAL_RCC_TIM22_FORCE_RESET
DECL|__HAL_RCC_TIM22_FORCE_RESET|macro|__HAL_RCC_TIM22_FORCE_RESET
DECL|__HAL_RCC_TIM22_IS_CLK_DISABLED|macro|__HAL_RCC_TIM22_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM22_IS_CLK_ENABLED|macro|__HAL_RCC_TIM22_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM22_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM22_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM22_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM22_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM22_RELEASE_RESET|macro|__HAL_RCC_TIM22_RELEASE_RESET
DECL|__HAL_RCC_TIM22_RELEASE_RESET|macro|__HAL_RCC_TIM22_RELEASE_RESET
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TSC_CLK_DISABLE|macro|__HAL_RCC_TSC_CLK_DISABLE
DECL|__HAL_RCC_TSC_CLK_ENABLE|macro|__HAL_RCC_TSC_CLK_ENABLE
DECL|__HAL_RCC_TSC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TSC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TSC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TSC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TSC_FORCE_RESET|macro|__HAL_RCC_TSC_FORCE_RESET
DECL|__HAL_RCC_TSC_IS_CLK_DISABLED|macro|__HAL_RCC_TSC_IS_CLK_DISABLED
DECL|__HAL_RCC_TSC_IS_CLK_ENABLED|macro|__HAL_RCC_TSC_IS_CLK_ENABLED
DECL|__HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TSC_RELEASE_RESET|macro|__HAL_RCC_TSC_RELEASE_RESET
DECL|__HAL_RCC_USART1_CLK_DISABLE|macro|__HAL_RCC_USART1_CLK_DISABLE
DECL|__HAL_RCC_USART1_CLK_ENABLE|macro|__HAL_RCC_USART1_CLK_ENABLE
DECL|__HAL_RCC_USART1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART1_CONFIG|macro|__HAL_RCC_USART1_CONFIG
DECL|__HAL_RCC_USART1_FORCE_RESET|macro|__HAL_RCC_USART1_FORCE_RESET
DECL|__HAL_RCC_USART1_IS_CLK_DISABLED|macro|__HAL_RCC_USART1_IS_CLK_DISABLED
DECL|__HAL_RCC_USART1_IS_CLK_ENABLED|macro|__HAL_RCC_USART1_IS_CLK_ENABLED
DECL|__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART1_RELEASE_RESET|macro|__HAL_RCC_USART1_RELEASE_RESET
DECL|__HAL_RCC_USART2_CLK_DISABLE|macro|__HAL_RCC_USART2_CLK_DISABLE
DECL|__HAL_RCC_USART2_CLK_DISABLE|macro|__HAL_RCC_USART2_CLK_DISABLE
DECL|__HAL_RCC_USART2_CLK_DISABLE|macro|__HAL_RCC_USART2_CLK_DISABLE
DECL|__HAL_RCC_USART2_CLK_ENABLE|macro|__HAL_RCC_USART2_CLK_ENABLE
DECL|__HAL_RCC_USART2_CLK_ENABLE|macro|__HAL_RCC_USART2_CLK_ENABLE
DECL|__HAL_RCC_USART2_CLK_ENABLE|macro|__HAL_RCC_USART2_CLK_ENABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART2_CONFIG|macro|__HAL_RCC_USART2_CONFIG
DECL|__HAL_RCC_USART2_FORCE_RESET|macro|__HAL_RCC_USART2_FORCE_RESET
DECL|__HAL_RCC_USART2_FORCE_RESET|macro|__HAL_RCC_USART2_FORCE_RESET
DECL|__HAL_RCC_USART2_FORCE_RESET|macro|__HAL_RCC_USART2_FORCE_RESET
DECL|__HAL_RCC_USART2_IS_CLK_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_ENABLED
DECL|__HAL_RCC_USART2_IS_CLK_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_ENABLED
DECL|__HAL_RCC_USART2_IS_CLK_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_ENABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART2_RELEASE_RESET|macro|__HAL_RCC_USART2_RELEASE_RESET
DECL|__HAL_RCC_USART2_RELEASE_RESET|macro|__HAL_RCC_USART2_RELEASE_RESET
DECL|__HAL_RCC_USART2_RELEASE_RESET|macro|__HAL_RCC_USART2_RELEASE_RESET
DECL|__HAL_RCC_USART4_CLK_DISABLE|macro|__HAL_RCC_USART4_CLK_DISABLE
DECL|__HAL_RCC_USART4_CLK_ENABLE|macro|__HAL_RCC_USART4_CLK_ENABLE
DECL|__HAL_RCC_USART4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART4_FORCE_RESET|macro|__HAL_RCC_USART4_FORCE_RESET
DECL|__HAL_RCC_USART4_IS_CLK_DISABLED|macro|__HAL_RCC_USART4_IS_CLK_DISABLED
DECL|__HAL_RCC_USART4_IS_CLK_ENABLED|macro|__HAL_RCC_USART4_IS_CLK_ENABLED
DECL|__HAL_RCC_USART4_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART4_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART4_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART4_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART4_RELEASE_RESET|macro|__HAL_RCC_USART4_RELEASE_RESET
DECL|__HAL_RCC_USART5_CLK_DISABLE|macro|__HAL_RCC_USART5_CLK_DISABLE
DECL|__HAL_RCC_USART5_CLK_ENABLE|macro|__HAL_RCC_USART5_CLK_ENABLE
DECL|__HAL_RCC_USART5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART5_FORCE_RESET|macro|__HAL_RCC_USART5_FORCE_RESET
DECL|__HAL_RCC_USART5_IS_CLK_DISABLED|macro|__HAL_RCC_USART5_IS_CLK_DISABLED
DECL|__HAL_RCC_USART5_IS_CLK_ENABLED|macro|__HAL_RCC_USART5_IS_CLK_ENABLED
DECL|__HAL_RCC_USART5_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART5_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART5_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART5_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART5_RELEASE_RESET|macro|__HAL_RCC_USART5_RELEASE_RESET
DECL|__HAL_RCC_USB_CLK_DISABLE|macro|__HAL_RCC_USB_CLK_DISABLE
DECL|__HAL_RCC_USB_CLK_ENABLE|macro|__HAL_RCC_USB_CLK_ENABLE
DECL|__HAL_RCC_USB_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_CONFIG|macro|__HAL_RCC_USB_CONFIG
DECL|__HAL_RCC_USB_FORCE_RESET|macro|__HAL_RCC_USB_FORCE_RESET
DECL|__HAL_RCC_USB_IS_CLK_DISABLED|macro|__HAL_RCC_USB_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_IS_CLK_ENABLED|macro|__HAL_RCC_USB_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USB_RELEASE_RESET|macro|__HAL_RCC_USB_RELEASE_RESET
DECL|__HAL_RCC_WAKEUPSTOP_CLK_CONFIG|macro|__HAL_RCC_WAKEUPSTOP_CLK_CONFIG
DECL|__STM32L0xx_HAL_RCC_EX_H|macro|__STM32L0xx_HAL_RCC_EX_H
