Analysis & Synthesis report for flab5
Sun Mar 08 21:26:37 2020
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Source assignments for flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated
 12. Source assignments for flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated
 13. Source assignments for flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated
 14. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 15. Source assignments for flab5_cmd_xbar_demux:cmd_xbar_demux
 16. Source assignments for flab5_cmd_xbar_demux:cmd_xbar_demux_001
 17. Source assignments for flab5_rsp_xbar_demux:rsp_xbar_demux
 18. Parameter Settings for User Entity Instance: flab5_onchip_memory2_0:onchip_memory2_0
 19. Parameter Settings for User Entity Instance: flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 20. Parameter Settings for User Entity Instance: flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a
 21. Parameter Settings for User Entity Instance: flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 22. Parameter Settings for User Entity Instance: flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b
 23. Parameter Settings for User Entity Instance: flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 24. Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 25. Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 26. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 27. Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 28. Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 29. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 30. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 31. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 32. Parameter Settings for User Entity Instance: flab5_addr_router:addr_router|flab5_addr_router_default_decode:the_default_decode
 33. Parameter Settings for User Entity Instance: flab5_addr_router:addr_router_001|flab5_addr_router_default_decode:the_default_decode
 34. Parameter Settings for User Entity Instance: flab5_id_router:id_router|flab5_id_router_default_decode:the_default_decode
 35. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 36. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Parameter Settings for User Entity Instance: flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 38. Parameter Settings for User Entity Instance: flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 41. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 42. Port Connectivity Checks: "flab5_id_router:id_router|flab5_id_router_default_decode:the_default_decode"
 43. Port Connectivity Checks: "flab5_addr_router:addr_router|flab5_addr_router_default_decode:the_default_decode"
 44. Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 45. Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
 46. Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
 47. Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
 48. Port Connectivity Checks: "flab5_pio_0:pio_0"
 49. Port Connectivity Checks: "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_test_bench:the_flab5_nios2_qsys_0_test_bench"
 50. Port Connectivity Checks: "flab5_nios2_qsys_0:nios2_qsys_0"
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 08 21:26:37 2020         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; flab5                                         ;
; Top-level Entity Name              ; flab5                                         ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 0                                             ;
;     Total combinational functions  ; 0                                             ;
;     Dedicated logic registers      ; 0                                             ;
; Total registers                    ; 0                                             ;
; Total pins                         ; 10                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5Q208C8        ;                    ;
; Top-level entity name                                                      ; flab5              ; flab5              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+----------------------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library                    ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+----------------------------+
; flab5.v                                                                               ; yes             ; User Verilog HDL File                  ; E:/study/Labs/Verify/flab5/flab5.v                                                    ;                            ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/flab5.v                                        ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/flab5/db/ip/flab5/flab5.v                                        ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_avalon_sc_fifo.v             ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_avalon_sc_fifo.v             ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_arbitrator.sv         ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_arbitrator.sv         ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_burst_uncompressor.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_burst_uncompressor.sv ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_master_agent.sv       ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_master_agent.sv       ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_master_translator.sv  ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_master_translator.sv  ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_slave_agent.sv        ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_slave_agent.sv        ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_slave_translator.sv   ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_slave_translator.sv   ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_reset_controller.v           ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_reset_controller.v           ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_reset_synchronizer.v         ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_reset_synchronizer.v         ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_addr_router.sv                ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_addr_router.sv                ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_cmd_xbar_demux.sv             ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_cmd_xbar_demux.sv             ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_cmd_xbar_mux.sv               ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_cmd_xbar_mux.sv               ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_id_router.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_id_router.sv                  ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_irq_mapper.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_irq_mapper.sv                 ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0.v                ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0.v                ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0_rf_ram_a.mif     ; yes             ; Auto-Found Memory Initialization File  ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0_rf_ram_a.mif     ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0_rf_ram_b.mif     ; yes             ; Auto-Found Memory Initialization File  ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0_rf_ram_b.mif     ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0_test_bench.v     ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0_test_bench.v     ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_onchip_memory2_0.v            ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_onchip_memory2_0.v            ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_pio_0.v                       ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_pio_0.v                       ; altera_reserved_qsys_flab5 ;
; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_rsp_xbar_demux.sv             ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_rsp_xbar_demux.sv             ; altera_reserved_qsys_flab5 ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                      ;                            ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;                            ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                         ;                            ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                      ;                            ;
; aglobal121.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc                      ;                            ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;                            ;
; altrom.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc                          ;                            ;
; altram.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc                          ;                            ;
; altdpram.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                        ;                            ;
; db/altsyncram_k3c1.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; E:/study/Labs/Verify/flab5/db/altsyncram_k3c1.tdf                                     ;                            ;
; onchip_memory2_0.hex                                                                  ; yes             ; Auto-Found Memory Initialization File  ; E:/study/Labs/Verify/flab5/onchip_memory2_0.hex                                       ;                            ;
; db/decode_1oa.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; E:/study/Labs/Verify/flab5/db/decode_1oa.tdf                                          ;                            ;
; db/mux_ujb.tdf                                                                        ; yes             ; Auto-Generated Megafunction            ; E:/study/Labs/Verify/flab5/db/mux_ujb.tdf                                             ;                            ;
; db/altsyncram_qig1.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; E:/study/Labs/Verify/flab5/db/altsyncram_qig1.tdf                                     ;                            ;
; db/altsyncram_rig1.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; E:/study/Labs/Verify/flab5/db/altsyncram_rig1.tdf                                     ;                            ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 10    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |flab5                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |flab5              ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                             ; Reason for Removal                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; flab5_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                               ; Stuck at GND due to stuck port data_in      ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                           ; Stuck at GND due to stuck port data_in      ;
; flab5_pio_0:pio_0|data_out[0]                                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; flab5_pio_0:pio_0|data_out[1..7]                                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0..31]                                                                                                                      ; Stuck at GND due to stuck port data_in      ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[0..31]                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..31]                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; flab5_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                        ; Lost fanout                                 ;
; flab5_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                            ; Lost fanout                                 ;
; flab5_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                     ; Lost fanout                                 ;
; flab5_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0,1]                                                                                                                          ; Lost fanout                                 ;
; flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0,1]                                                                                        ; Lost fanout                                 ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                ; Lost fanout                                 ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                 ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                   ; Lost fanout                                 ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0,1]                                                                ; Lost fanout                                 ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                 ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2] ; Lost fanout                                 ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                  ; Lost fanout                                 ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                   ; Lost fanout                                 ;
; altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                  ; Lost fanout                                 ;
; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                         ; Lost fanout                                 ;
; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                        ; Lost fanout                                 ;
; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                     ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|F_pc[0..13]                                                                                                                               ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[0..31]                                                                                                                               ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|D_valid                                                                                                                                   ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_valid                                                                                                                                   ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_wr_dst_reg                                                                                                                              ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[0..4]                                                                                                                        ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_logic_op[0,1]                                                                                                                           ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_compare_op[0,1]                                                                                                                         ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_src2_use_imm                                                                                                                            ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                   ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                                                ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[0..31]                                                                                                                             ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[0..31]                                                                                                                             ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|E_invert_arith_src_msb                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|E_alu_sub                                                                                                                                 ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0..31]                                                                                                                 ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[0..4]                                                                                                                     ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[0..31]                                                                                                                        ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|d_byteenable[0..3]                                                                                                                        ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0,1]                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                       ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[0..7]                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[0..7]                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[0..7]                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[0..7]                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                   ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[0]                                                                                                                      ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_cmp_result                                                                                                                              ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[0..31]                                                                                                                       ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie                                                                                                                          ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                                             ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_bstatus_reg                                                                                                                             ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_jmp_direct                                                                                                                         ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_exception                                                                                                                          ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_break                                                                                                                              ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_crst                                                                                                                               ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_uncond_cti_non_br                                                                                                                  ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_retaddr                                                                                                                            ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_logical                                                                                                                      ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_rot_right                                                                                                                          ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot_right                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot                                                                                                                          ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic                                                                                                                              ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_hi_imm16                                                                                                                           ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_unsigned_lo_imm16                                                                                                                  ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_br                                                                                                                                 ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_br_cmp                                                                                                                             ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_ld_signed                                                                                                                          ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_ld                                                                                                                                 ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_st                                                                                                                                 ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_wrctl_inst                                                                                                                         ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_rdctl_inst                                                                                                                         ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_force_src2_zero                                                                                                                    ; Lost fanout                                 ;
; flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_test_bench:the_flab5_nios2_qsys_0_test_bench|d_write                                                                   ; Lost fanout                                 ;
; flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|address_reg_a[0]                                                         ; Lost fanout                                 ;
; Total Number of Removed Registers = 440                                                                                                                                   ;                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                              ;
+---------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                     ;
+---------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                   ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|R_logic_op[1],                                                                             ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|R_logic_op[0],                                                                             ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[31],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[30],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[29],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[28],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[27],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[26],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[25],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[24],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[23],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[22],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[21],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[20],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[19],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[18],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[17],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[16],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[15],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[14],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[13],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[12],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[11],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[10],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[9],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[8],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[7],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[6],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[5],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[4],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[3],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[2],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[1],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src1[0],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[31],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[30],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[29],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[28],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[27],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[26],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[25],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[24],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[23],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[22],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[21],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[20],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[19],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[18],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[17],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[16],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[15],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[14],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[13],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[12],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[11],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[10],                                                                                ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[9],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[8],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[7],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[6],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[5],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[4],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[3],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[2],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[1],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_src2[0],                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_invert_arith_src_msb,                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_alu_sub,                                                                                 ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[30],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[29],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[27],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[24],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10],                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[4],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0],                                                                     ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot,                                                                          ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic,                                                                              ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_br_cmp,                                                                             ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_rdctl_inst                                                                          ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre ; Stuck at GND              ; flab5_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1],                                                                            ;
;                                                                                 ; due to stuck port data_in ; flab5_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0],                                                                            ;
;                                                                                 ;                           ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[31],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[30],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[29],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[28],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[27],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[26],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[25],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[24],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[23],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[22],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[21],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[20],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[19],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[18],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[17],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[16],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[15],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[14],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[13],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[12],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[11],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[10],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[9],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[8],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[7],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[6],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[5],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[4],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[3],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[2],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[1],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_writedata[0],                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data,                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[6],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[5],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[4],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[3],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[2],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[0],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[7],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[6],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[5],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[4],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[2],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[0],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[7],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[6],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[5],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[4],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[3],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[2],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[1],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[0],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[14],                                                                          ;
;                                                                                 ;                           ; flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|address_reg_a[0]          ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[21], flab5_nios2_qsys_0:nios2_qsys_0|D_iw[8],                                         ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[7], flab5_nios2_qsys_0:nios2_qsys_0|D_iw[6],                                          ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[4], flab5_nios2_qsys_0:nios2_qsys_0|D_iw[3],                                          ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_wr_dst_reg,                                                                              ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[1],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[0],                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_src2_use_imm,                                                                            ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|E_valid, flab5_nios2_qsys_0:nios2_qsys_0|W_valid,                                          ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[31],                                                                          ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_jmp_direct,                                                                         ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_hi_imm16,                                                                           ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_ld                                                                                  ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie,                                                                          ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_estatus_reg,                                                                             ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_bstatus_reg,                                                                             ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_exception,                                                                          ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_break,                                                                              ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_crst,                                                                               ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|R_ctrl_wrctl_inst                                                                          ;
; flab5_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                       ; Stuck at GND              ; flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],                                          ;
;                                                                                 ; due to stuck port data_in ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted,                                         ;
;                                                                                 ;                           ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted,                                        ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|d_read,                                                                                    ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_test_bench:the_flab5_nios2_qsys_0_test_bench|d_write                    ;
; flab5_cmd_xbar_mux:cmd_xbar_mux|locked[1]                                       ; Stuck at GND              ; flab5_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress,                                                                        ;
;                                                                                 ; due to stuck port data_in ; flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],                                          ;
;                                                                                 ;                           ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                                                 ;                           ; altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted,                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|i_read                                                                                     ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[20],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[30]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[19],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[29]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[18],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[17],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[16],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[15],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[14],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[24]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[13],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[12],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[11],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[10],                                                                                  ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|D_iw[9],                                                                                   ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7],                                                                      ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[7],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                            ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6],                                                                      ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[6],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                                            ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5],                                                                      ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[5],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                            ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4],                                                                      ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[4],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                            ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3],                                                                      ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[3],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[3]                                                                            ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2],                                                                      ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                            ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1],                                                                      ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[1],                                                                       ;
;                                                                                 ;                           ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[1]                                                                            ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9],                                                                      ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                            ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8],                                                                      ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                            ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16],                                                                     ;
;                                                                                 ; due to stuck port data_in ; flab5_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                           ;
; flab5_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                               ; Stuck at GND              ; flab5_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                      ;
;                                                                                 ; due to stuck port data_in ;                                                                                                                            ;
+---------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for flab5_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------+
; Assignment      ; Value ; From ; To                        ;
+-----------------+-------+------+---------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                     ;
+-----------------+-------+------+---------------------------+


+----------------------------------------------------------------+
; Source assignments for flab5_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+------------------------------------------------------------+
; Source assignments for flab5_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------+
; Assignment      ; Value ; From ; To                        ;
+-----------------+-------+------+---------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                     ;
+-----------------+-------+------+---------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------+-------------------------------------------+
; Parameter Name ; Value                   ; Type                                      ;
+----------------+-------------------------+-------------------------------------------+
; INIT_FILE      ; ../onchip_memory2_0.hex ; String                                    ;
+----------------+-------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 5120                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; onchip_memory2_0.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 5120                 ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_k3c1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                   ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------+
; lpm_file       ; flab5_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                 ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                         ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                                                                                                      ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 5                               ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 32                              ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                      ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                               ;
; WIDTHAD_B                          ; 5                               ; Signed Integer                                                                                               ;
; NUMWORDS_B                         ; 32                              ; Signed Integer                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0                          ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                      ;
; INIT_FILE                          ; flab5_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                               ; Signed Integer                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_qig1                 ; Untyped                                                                                                      ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                   ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------+
; lpm_file       ; flab5_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                 ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                         ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                                                                                                      ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 5                               ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 32                              ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                      ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                               ;
; WIDTHAD_B                          ; 5                               ; Signed Integer                                                                                               ;
; NUMWORDS_B                         ; 32                              ; Signed Integer                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0                          ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                      ;
; INIT_FILE                          ; flab5_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                               ; Signed Integer                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_rig1                 ; Untyped                                                                                                      ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                             ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                          ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                          ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                          ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                          ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                          ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                          ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_addr_router:addr_router|flab5_addr_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                       ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_addr_router:addr_router_001|flab5_addr_router_default_decode:the_default_decode ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                           ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_id_router:id_router|flab5_id_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                 ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                             ;
; SCHEME         ; round-robin ; String                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                             ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                      ;
; Entity Instance                           ; flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 5120                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                       ;
+------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flab5_id_router:id_router|flab5_id_router_default_decode:the_default_decode"                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flab5_addr_router:addr_router|flab5_addr_router_default_decode:the_default_decode"                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+-----------------------+--------+----------+-----------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                       ;
+-----------------------+--------+----------+-----------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                        ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                        ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                        ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                        ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                  ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                  ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                        ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                        ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                  ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                        ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                        ;
+-----------------------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                               ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                               ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                               ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                               ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                               ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                     ;
; av_write              ; Input  ; Info     ; Stuck at GND                                               ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                               ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                               ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                               ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                     ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                               ;
+-----------------------+--------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                             ;
+-----------------------+--------+----------+-----------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                        ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                        ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                        ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                        ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                              ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                        ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                        ;
+-----------------------+--------+----------+-----------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "flab5_pio_0:pio_0"           ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; address    ; Input  ; Info     ; Explicitly unconnected ;
; write_n    ; Input  ; Info     ; Explicitly unconnected ;
; writedata  ; Input  ; Info     ; Explicitly unconnected ;
; chipselect ; Input  ; Info     ; Explicitly unconnected ;
; readdata   ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_test_bench:the_flab5_nios2_qsys_0_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                               ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                          ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                          ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "flab5_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+--------------------------+
; Port         ; Type   ; Severity ; Details                  ;
+--------------+--------+----------+--------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected   ;
+--------------+--------+----------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 08 21:26:11 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off flab5 -c flab5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "flab5.qsys"
Info (12250): 2020.03.08.21:26:15 Progress: Loading flab5/flab5.qsys
Info (12250): 2020.03.08.21:26:15 Progress: Reading input file
Info (12250): 2020.03.08.21:26:15 Progress: Adding clk_0 [clock_source 12.1]
Info (12250): 2020.03.08.21:26:16 Progress: Parameterizing module clk_0
Info (12250): 2020.03.08.21:26:16 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Info (12250): 2020.03.08.21:26:16 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2020.03.08.21:26:16 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Info (12250): 2020.03.08.21:26:16 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2020.03.08.21:26:16 Progress: Adding pio_0 [altera_avalon_pio 12.1]
Info (12250): 2020.03.08.21:26:16 Progress: Parameterizing module pio_0
Info (12250): 2020.03.08.21:26:16 Progress: Building connections
Info (12250): 2020.03.08.21:26:17 Progress: Parameterizing connections
Info (12250): 2020.03.08.21:26:17 Progress: Validating
Info (12250): 2020.03.08.21:26:17 Progress: Done reading input file
Info (12250): Flab5.onchip_memory2_0: User is required to provide memory initialization files for memory .
Info (12250): Flab5.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Warning (12251): Flab5.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs
Warning (12251): Flab5.pio_0: pio_0.s1 must be connected to an Avalon-MM master
Info (12250): Flab5: Generating flab5 "flab5" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 4 modules, 8 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 7 modules, 17 connections
Info (12250): Merlin_domain_transform: After transform: 12 modules, 41 connections
Info (12250): Merlin_router_transform: After transform: 15 modules, 50 connections
Info (12250): Reset_adaptation_transform: After transform: 16 modules, 52 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 21 modules, 62 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 22 modules, 65 connections
Info (12250): Starting classic module elaboration.
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2020.03.08.21:26:19 the public mailing list cygwin@cygwin.com
Info (12250): 2020.03.08.21:26:19 cygwin warning:
Info (12250): 2020.03.08.21:26:19   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2020.03.08.21:26:19   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2020.03.08.21:26:19   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2020.03.08.21:26:19   Consult the user's guide for more details about POSIX paths:
Info (12250): 2020.03.08.21:26:19     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2020.03.08.21:26:20 Qt: Untested Windows version 6.2 detected!
Info (12250): 2020.03.08.21:26:20 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0001_sopclgen  --no_splash --refresh C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2020.03.08.21:26:21 Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0001_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2020.03.08.21:26:21 the public mailing list cygwin@cygwin.com
Info (12250): 2020.03.08.21:26:21 cygwin warning:
Info (12250): 2020.03.08.21:26:21   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2020.03.08.21:26:21   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2020.03.08.21:26:21   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2020.03.08.21:26:21   Consult the user's guide for more details about POSIX paths:
Info (12250): 2020.03.08.21:26:21     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2020.03.08.21:26:22 Qt: Untested Windows version 6.2 detected!
Info (12250): 2020.03.08.21:26:22 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0001_sopclgen  --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): 2020.03.08.21:26:23 No .sopc_builder configuration file(!)
Info (12250): 2020.03.08.21:26:24 .
Info (12250): 2020.03.08.21:26:24 # 2020.03.08 21:26:24 (*) Success: sopc_builder finished.
Info (12250): Onchip_memory2_0: "flab5" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'flab5_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=flab5_nios2_qsys_0 --dir=C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0002_nios2_qsys_0_gen//flab5_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:25 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:25 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:26 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:26 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:26 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:26 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:26 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:27 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:27 (*)   Creating plain-text RTL
Info (12250): Nios2_qsys_0: # 2020.03.08 21:26:27 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'flab5_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "flab5" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Starting classic module elaboration.
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2020.03.08.21:26:27 the public mailing list cygwin@cygwin.com
Info (12250): 2020.03.08.21:26:27 cygwin warning:
Info (12250): 2020.03.08.21:26:27   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2020.03.08.21:26:27   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2020.03.08.21:26:27   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2020.03.08.21:26:27   Consult the user's guide for more details about POSIX paths:
Info (12250): 2020.03.08.21:26:27     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2020.03.08.21:26:28 Qt: Untested Windows version 6.2 detected!
Info (12250): 2020.03.08.21:26:29 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0003_sopclgen  --no_splash --refresh C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2020.03.08.21:26:30 Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0003_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2020.03.08.21:26:30 the public mailing list cygwin@cygwin.com
Info (12250): 2020.03.08.21:26:30 cygwin warning:
Info (12250): 2020.03.08.21:26:30   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2020.03.08.21:26:30   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2020.03.08.21:26:30   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2020.03.08.21:26:30   Consult the user's guide for more details about POSIX paths:
Info (12250): 2020.03.08.21:26:30     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2020.03.08.21:26:31 Qt: Untested Windows version 6.2 detected!
Info (12250): 2020.03.08.21:26:31 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0003_sopclgen  --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_8814216588218375854.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): 2020.03.08.21:26:32 No .sopc_builder configuration file(!)
Info (12250): 2020.03.08.21:26:32 .
Info (12250): 2020.03.08.21:26:33 # 2020.03.08 21:26:33 (*) Success: sopc_builder finished.
Info (12250): Pio_0: "flab5" instantiated altera_avalon_pio "pio_0"
Info (12250): Nios2_qsys_0_data_master_translator: "flab5" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info (12250): Onchip_memory2_0_s1_translator: "flab5" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info (12250): Nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "flab5" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12250): Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "flab5" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info (12250): Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "flab5" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "flab5" instantiated altera_merlin_router "addr_router"
Info (12250): Id_router: "flab5" instantiated altera_merlin_router "id_router"
Info (12250): Rst_controller: "flab5" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "flab5" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_mux: "flab5" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "flab5" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Irq_mapper: "flab5" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Flab5: Done flab5" with 16 modules, 28 files, 507215 bytes
Info (12249): Finished elaborating Qsys system entity "flab5.qsys"
Info (12021): Found 0 design units, including 0 entities, in source file flab5.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/flab5.v
    Info (12023): Found entity 1: flab5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/flab5/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/flab5/submodules/flab5_addr_router.sv
    Info (12023): Found entity 1: flab5_addr_router_default_decode
    Info (12023): Found entity 2: flab5_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/flab5_cmd_xbar_demux.sv
    Info (12023): Found entity 1: flab5_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/flab5_cmd_xbar_mux.sv
    Info (12023): Found entity 1: flab5_cmd_xbar_mux
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/flab5/submodules/flab5_id_router.sv
    Info (12023): Found entity 1: flab5_id_router_default_decode
    Info (12023): Found entity 2: flab5_id_router
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/flab5_irq_mapper.sv
    Info (12023): Found entity 1: flab5_irq_mapper
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/flab5/submodules/flab5_nios2_qsys_0.v
    Info (12023): Found entity 1: flab5_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: flab5_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: flab5_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/flab5_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: flab5_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/flab5_onchip_memory2_0.v
    Info (12023): Found entity 1: flab5_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/flab5_pio_0.v
    Info (12023): Found entity 1: flab5_pio_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/flab5/submodules/flab5_rsp_xbar_demux.sv
    Info (12023): Found entity 1: flab5_rsp_xbar_demux
Info (12127): Elaborating entity "flab5" for the top level hierarchy
Info (12128): Elaborating entity "flab5_onchip_memory2_0" for hierarchy "flab5_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k3c1.tdf
    Info (12023): Found entity 1: altsyncram_k3c1
Info (12128): Elaborating entity "altsyncram_k3c1" for hierarchy "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated"
Warning (113015): Width of data items in "onchip_memory2_0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10
    Warning (113009): Data at line (2) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (3) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (4) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (5) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (6) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (7) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (8) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (9) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (10) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (11) of memory initialization file "onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|decode_1oa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf
    Info (12023): Found entity 1: mux_ujb
Info (12128): Elaborating entity "mux_ujb" for hierarchy "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|mux_ujb:mux2"
Info (12128): Elaborating entity "flab5_nios2_qsys_0" for hierarchy "flab5_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "flab5_nios2_qsys_0_test_bench" for hierarchy "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_test_bench:the_flab5_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "flab5_nios2_qsys_0_register_bank_a_module" for hierarchy "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "flab5_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qig1.tdf
    Info (12023): Found entity 1: altsyncram_qig1
Info (12128): Elaborating entity "altsyncram_qig1" for hierarchy "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated"
Info (12128): Elaborating entity "flab5_nios2_qsys_0_register_bank_b_module" for hierarchy "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "flab5_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rig1.tdf
    Info (12023): Found entity 1: altsyncram_rig1
Info (12128): Elaborating entity "altsyncram_rig1" for hierarchy "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated"
Info (12128): Elaborating entity "flab5_pio_0" for hierarchy "flab5_pio_0:pio_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "flab5_addr_router" for hierarchy "flab5_addr_router:addr_router"
Info (12128): Elaborating entity "flab5_addr_router_default_decode" for hierarchy "flab5_addr_router:addr_router|flab5_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "flab5_id_router" for hierarchy "flab5_id_router:id_router"
Info (12128): Elaborating entity "flab5_id_router_default_decode" for hierarchy "flab5_id_router:id_router|flab5_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "flab5_cmd_xbar_demux" for hierarchy "flab5_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "flab5_cmd_xbar_mux" for hierarchy "flab5_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "flab5_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "flab5_rsp_xbar_demux" for hierarchy "flab5_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "flab5_irq_mapper" for hierarchy "flab5_irq_mapper:irq_mapper"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_b_module:flab5_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rig1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "flab5_nios2_qsys_0:nios2_qsys_0|flab5_nios2_qsys_0_register_bank_a_module:flab5_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a45"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a48"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a49"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a50"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a51"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a54"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a55"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "flab5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ram_block1a63"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_data_export[0]" is stuck at GND
    Warning (13410): Pin "out_data_export[1]" is stuck at GND
    Warning (13410): Pin "out_data_export[2]" is stuck at GND
    Warning (13410): Pin "out_data_export[3]" is stuck at GND
    Warning (13410): Pin "out_data_export[4]" is stuck at GND
    Warning (13410): Pin "out_data_export[5]" is stuck at GND
    Warning (13410): Pin "out_data_export[6]" is stuck at GND
    Warning (13410): Pin "out_data_export[7]" is stuck at GND
Info (17049): 333 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset_reset_n"
    Warning (15610): No output dependent on input pin "clk_clk"
Info (21057): Implemented 10 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 489 megabytes
    Info: Processing ended: Sun Mar 08 21:26:37 2020
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:15


