INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/caiov/ad7475_model/ad7475_model.srcs/sources_1/new/model_package.vhd" into library ad7475_lib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/caiov/ad7475_model/ad7475_model.srcs/sources_1/new/model_ad7475.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'model_ad7475'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/caiov/ad7475_model/ad7475_model.srcs/sources_1/new/tb_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_model'
