<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml brd_clk_chk.twx brd_clk_chk.ncd -o brd_clk_chk.twr
brd_clk_chk.pcf -ucf clk_chk.ucf

</twCmdLine><twDesign>brd_clk_chk.ncd</twDesign><twDesignPath>brd_clk_chk.ncd</twDesignPath><twPCF>brd_clk_chk.pcf</twPCF><twPcfPath>brd_clk_chk.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-03-26, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;pcie_ref_clk&quot;  PERIOD = 10ns;" ScopeName="">NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>298</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>66</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.110</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (SLICE_X57Y60.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.890</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twDest><twTotPathDel>4.003</twTotPathDel><twClkSkew dest = "1.134" src = "1.206">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N10</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.042</twRouteDel><twTotDel>4.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.934</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twDest><twTotPathDel>3.959</twTotPathDel><twClkSkew dest = "1.134" src = "1.206">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>3.092</twRouteDel><twTotDel>3.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.032</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twDest><twTotPathDel>3.908</twTotPathDel><twClkSkew dest = "0.445" src = "0.470">0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>3.041</twRouteDel><twTotDel>3.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (SLICE_X52Y78.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.539</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0</twDest><twTotPathDel>3.345</twTotPathDel><twClkSkew dest = "1.125" src = "1.206">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N10</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>2.234</twRouteDel><twTotDel>3.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.583</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0</twDest><twTotPathDel>3.301</twTotPathDel><twClkSkew dest = "1.125" src = "1.206">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>2.284</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.702</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0</twDest><twTotPathDel>3.250</twTotPathDel><twClkSkew dest = "0.143" src = "0.156">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>2.233</twRouteDel><twTotDel>3.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1 (SLICE_X52Y78.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.539</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1</twDest><twTotPathDel>3.345</twTotPathDel><twClkSkew dest = "1.125" src = "1.206">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N10</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>2.234</twRouteDel><twTotDel>3.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.583</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1</twDest><twTotPathDel>3.301</twTotPathDel><twClkSkew dest = "1.125" src = "1.206">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>2.284</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.702</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1</twDest><twTotPathDel>3.250</twTotPathDel><twClkSkew dest = "0.143" src = "0.156">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_1</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>2.233</twRouteDel><twTotDel>3.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 (SLICE_X53Y80.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.675</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twDest><twTotPathDel>0.675</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.071</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;4&gt;_rt</twBEL><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_15_8_xor&lt;7&gt;</twBEL><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4</twBEL></twPathDel><twLogDel>0.343</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (SLICE_X53Y79.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.676</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0</twDest><twTotPathDel>0.676</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y79.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.071</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_15_8_lut&lt;0&gt;_INV_0</twBEL><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_15_8_cy&lt;3&gt;</twBEL><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0</twBEL></twPathDel><twLogDel>0.343</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3 (SLICE_X53Y79.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.684</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twDest><twTotPathDel>0.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twSrcClk><twPathDel><twSite>SLICE_X53Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y79.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.067</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8&lt;3&gt;_rt</twBEL><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_15_8_cy&lt;3&gt;</twBEL><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbgper_I" slack="8.334" period="10.000" constraintValue="10.000" deviceLimit="1.666" freqLimit="600.240" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0&quot; derived from  NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;  divided by 2.50 to 4 nS   </twConstName><twItemCnt>1352</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>815</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MIMTXBRDATA34), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.029</twSlack><twSrc BELType="RAM">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst</twSrc><twDest BELType="CPU">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twTotPathDel>3.944</twTotPathDel><twClkSkew dest = "1.541" src = "1.493">-0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst</twSrc><twDest BELType='CPU'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y13.REGCLKBWRRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOBDOL1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMTXBRDATA34</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.064</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/mim_tx_brdata&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcidck_TXRAM</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twBEL></twPathDel><twLogDel>0.880</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>3.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">xillybus_ins/pcie/pcie_ep0/core_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAMB36_X3Y9.DIBDIU8), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.029</twSlack><twSrc BELType="CPU">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twSrc><twDest BELType="RAM">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst</twDest><twTotPathDel>3.854</twTotPathDel><twClkSkew dest = "1.486" src = "1.528">0.042</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='CPU'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twSrc><twDest BELType='RAM'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.CRMCORECLKDLO</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMDLLBWDATA49</twSite><twDelType>Tpcicko_DLRETRY</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y9.DIBDIU8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.836</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/mim_dll_bwdata&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y9.CLKBWRCLKU</twSite><twDelType>Trdck_DI_ECC</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst</twBEL></twPathDel><twLogDel>1.018</twLogDel><twRouteDel>2.836</twRouteDel><twTotDel>3.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">xillybus_ins/pcie/pcie_ep0/core_clk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MIMTXBRDATA37), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="RAM">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst</twSrc><twDest BELType="CPU">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twTotPathDel>3.962</twTotPathDel><twClkSkew dest = "1.541" src = "1.472">-0.069</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst</twSrc><twDest BELType='CPU'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y13.REGCLKBWRRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOBDOU2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMTXBRDATA37</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/mim_tx_brdata&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcidck_TXRAM</twDelType><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>3.062</twRouteDel><twTotDel>3.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">xillybus_ins/pcie/pcie_ep0/core_clk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0&quot; derived from
 NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d (SLICE_X104Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/trn_lnk_up_n_reg</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d</twDest><twTotPathDel>0.632</twTotPathDel><twClkSkew dest = "3.703" src = "3.436">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/trn_lnk_up_n_reg</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_10</twSrcClk><twPathDel><twSite>SLICE_X100Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/trn_lnk_up_n_reg</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/trn_lnk_up_n_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.441</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/trn_lnk_up_n_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/prod_fixes_I/trn_lnk_up_n_d</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.441</twRouteDel><twTotDel>0.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/pcie/pcie_ep0/core_clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXCHARISK00), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data_k</twSrc><twDest BELType="HSIO">xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i</twDest><twTotPathDel>0.442</twTotPathDel><twClkSkew dest = "1.603" src = "1.360">-0.243</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data_k</twSrc><twDest BELType='HSIO'>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">xillybus_ins/pcie/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>SLICE_X107Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_k_reg&lt;0&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data_k</twBEL></twPathDel><twPathDel><twSite>GTP_DUAL_X0Y2.TXCHARISK00</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.955</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_k_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>GTP_DUAL_X0Y2.TXUSRCLK20</twSite><twDelType>Tgtpckc_TXCHARISK</twDelType><twDelInfo twEdge="twFalling">-1.927</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i</twBEL></twPathDel><twLogDel>-1.513</twLogDel><twRouteDel>1.955</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">xillybus_ins/pcie/pcie_ep0/core_clk</twDestClk><twPctLog>-342.3</twPctLog><twPctRoute>442.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXDATA07), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data7</twSrc><twDest BELType="HSIO">xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i</twDest><twTotPathDel>0.518</twTotPathDel><twClkSkew dest = "1.603" src = "1.354">-0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data7</twSrc><twDest BELType='HSIO'>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">xillybus_ins/pcie/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>SLICE_X107Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data7</twBEL></twPathDel><twPathDel><twSite>GTP_DUAL_X0Y2.TXDATA07</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.031</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>GTP_DUAL_X0Y2.TXUSRCLK20</twSite><twDelType>Tgtpckc_TXDATA</twDelType><twDelInfo twEdge="twFalling">-1.927</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i</twBEL></twPathDel><twLogDel>-1.513</twLogDel><twRouteDel>2.031</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">xillybus_ins/pcie/pcie_ep0/core_clk</twDestClk><twPctLog>-292.1</twPctLog><twPctRoute>392.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0&quot; derived from
 NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  
</twPinLimitBanner><twPinLimit anchorID="48" type="MINPERIOD" name="Tpciper_CORECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK" locationPin="PCIE_X0Y0.CRMCORECLK" clockNet="xillybus_ins/pcie/pcie_ep0/core_clk"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tpciper_CORECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO" locationPin="PCIE_X0Y0.CRMCORECLKDLO" clockNet="xillybus_ins/pcie/pcie_ep0/core_clk"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tpciper_CORECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO" locationPin="PCIE_X0Y0.CRMCORECLKRXO" clockNet="xillybus_ins/pcie/pcie_ep0/core_clk"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1&quot; derived from  NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 1.60 to 16 nS   </twConstName><twItemCnt>203794</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25663</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.820</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (SLICE_X107Y81.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="CPU">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2</twDest><twTotPathDel>3.060</twTotPathDel><twClkSkew dest = "3.487" src = "3.919">0.432</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>PCIE_X0Y0.CRMCORECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">xillybus_ins/pcie/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.L0DLLERRORVECTOR2</twSite><twDelType>Tpcicko_CFG</twDelType><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/fe_l0_dll_error_vector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_2_or00001</twBEL><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>1.403</twRouteDel><twTotDel>3.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">XLXN_10</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (SLICE_X107Y81.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="CPU">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0</twDest><twTotPathDel>2.950</twTotPathDel><twClkSkew dest = "3.487" src = "3.919">0.432</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>PCIE_X0Y0.CRMCORECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">xillybus_ins/pcie/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.L0DLLERRORVECTOR0</twSite><twDelType>Tpcicko_CFG</twDelType><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/fe_l0_dll_error_vector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001</twBEL><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0</twBEL></twPathDel><twLogDel>1.789</twLogDel><twRouteDel>1.161</twRouteDel><twTotDel>2.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">XLXN_10</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3 (SLICE_X107Y81.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="CPU">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twSrc><twDest BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3</twDest><twTotPathDel>2.928</twTotPathDel><twClkSkew dest = "3.487" src = "3.919">0.432</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twSrc><twDest BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>PCIE_X0Y0.CRMCORECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">xillybus_ins/pcie/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.L0DLLERRORVECTOR3</twSite><twDelType>Tpcicko_CFG</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y81.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/fe_l0_dll_error_vector&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_3_or00001</twBEL><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3</twBEL></twPathDel><twLogDel>1.669</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>2.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">XLXN_10</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1&quot; derived from
 NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.LLKTXDATA2), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_2</twSrc><twDest BELType="CPU">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twTotPathDel>0.328</twTotPathDel><twClkSkew dest = "1.657" src = "1.362">-0.295</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_2</twSrc><twDest BELType='CPU'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">XLXN_10</twSrcClk><twPathDel><twSite>SLICE_X100Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/llk_tx_data&lt;3&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_2</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.LLKTXDATA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.848</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/llk_tx_data&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMUSERCLK</twSite><twDelType>Tpcickd_LLK</twDelType><twDelInfo twEdge="twFalling">-1.953</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twBEL></twPathDel><twLogDel>-1.520</twLogDel><twRouteDel>1.848</twRouteDel><twTotDel>0.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">XLXN_10</twDestClk><twPctLog>-463.4</twPctLog><twPctRoute>563.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.LLKTXDATA6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_6</twSrc><twDest BELType="CPU">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "1.657" src = "1.362">-0.295</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_6</twSrc><twDest BELType='CPU'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">XLXN_10</twSrcClk><twPathDel><twSite>SLICE_X101Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/llk_tx_data&lt;7&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_6</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.LLKTXDATA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.865</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/llk_tx_data&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMUSERCLK</twSite><twDelType>Tpcickd_LLK</twDelType><twDelInfo twEdge="twFalling">-1.950</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twBEL></twPathDel><twLogDel>-1.536</twLogDel><twRouteDel>1.865</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">XLXN_10</twDestClk><twPctLog>-466.9</twPctLog><twPctRoute>566.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MGMTBWREN2), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.043</twSlack><twSrc BELType="FF">xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_bwren_2</twSrc><twDest BELType="CPU">xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twTotPathDel>0.300</twTotPathDel><twClkSkew dest = "1.657" src = "1.400">-0.257</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_bwren_2</twSrc><twDest BELType='CPU'>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">XLXN_10</twSrcClk><twPathDel><twSite>SLICE_X106Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/mgmt_bwren&lt;0&gt;</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_bwren_2</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MGMTBWREN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.785</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/mgmt_bwren&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMUSERCLK</twSite><twDelType>Tpcickc_MGMT</twDelType><twDelInfo twEdge="twFalling">-1.899</twDelInfo><twComp>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twComp><twBEL>xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep</twBEL></twPathDel><twLogDel>-1.485</twLogDel><twRouteDel>1.785</twRouteDel><twTotDel>0.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">XLXN_10</twDestClk><twPctLog>-495.0</twPctLog><twPctRoute>595.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1&quot; derived from
 NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tpciper_USERCLK" slack="8.000" period="16.000" constraintValue="16.000" deviceLimit="8.000" freqLimit="125.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK" locationPin="PCIE_X0Y0.CRMUSERCLK" clockNet="XLXN_10"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tpciper_USERCLK" slack="8.000" period="16.000" constraintValue="16.000" deviceLimit="8.000" freqLimit="125.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO" locationPin="PCIE_X0Y0.CRMUSERCLKRXO" clockNet="XLXN_10"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tpciper_USERCLK" slack="8.000" period="16.000" constraintValue="16.000" deviceLimit="8.000" freqLimit="125.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO" locationPin="PCIE_X0Y0.CRMUSERCLKTXO" clockNet="XLXN_10"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_MGTCLK&quot;  = PERIOD &quot;MGTCLK&quot; 100.00 MHz HIGH 50 % ;" ScopeName="">TS_MGTCLK = PERIOD TIMEGRP &quot;MGTCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_MGTCLK = PERIOD TIMEGRP &quot;MGTCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Tpllper_CLKOUT" slack="2.334" period="4.000" constraintValue="4.000" deviceLimit="1.666" freqLimit="600.240" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0"/><twPinLimit anchorID="71" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg"/><twPinLimit anchorID="72" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="xillybus_ins/pcie/pcie_ep0/REFCLK_OUT_bufg"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_DCLK&quot; = PERIOD &quot;DCLK&quot; 200 MHz HIGH 50%;" ScopeName="">TS_DCLK = PERIOD TIMEGRP &quot;DCLK&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>820</twItemCnt><twErrCntSetup>35</twErrCntSetup><twErrCntEndPt>35</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>538</twEndPtCnt><twPathErrCnt>35</twPathErrCnt><twMinPer>5.378</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.WEAU2), 2 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.189</twSlack><twSrc BELType="FF">XLXI_17/valid</twSrc><twDest BELType="RAM">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.751</twTotPathDel><twClkSkew dest = "0.792" src = "0.635">-0.157</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>XLXI_17/valid</twSrc><twDest BELType='RAM'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_78</twSrcClk><twPathDel><twSite>SLICE_X25Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>XLXI_17/valid</twComp><twBEL>XLXI_17/valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>XLXI_17/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>1.583</twRouteDel><twTotDel>2.751</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">XLXN_78</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.779</twSlack><twSrc BELType="FF">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.254</twTotPathDel><twClkSkew dest = "0.792" src = "0.664">-0.128</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y81.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.500">XLXN_78</twSrcClk><twPathDel><twSite>SLICE_X24Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.254</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">XLXN_78</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.WEAU3), 2 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.189</twSlack><twSrc BELType="FF">XLXI_17/valid</twSrc><twDest BELType="RAM">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.751</twTotPathDel><twClkSkew dest = "0.792" src = "0.635">-0.157</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>XLXI_17/valid</twSrc><twDest BELType='RAM'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_78</twSrcClk><twPathDel><twSite>SLICE_X25Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>XLXI_17/valid</twComp><twBEL>XLXI_17/valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>XLXI_17/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>1.583</twRouteDel><twTotDel>2.751</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">XLXN_78</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.779</twSlack><twSrc BELType="FF">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.254</twTotPathDel><twClkSkew dest = "0.792" src = "0.664">-0.128</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y81.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.500">XLXN_78</twSrcClk><twPathDel><twSite>SLICE_X24Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.254</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">XLXN_78</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.WEAL2), 2 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.185</twSlack><twSrc BELType="FF">XLXI_17/valid</twSrc><twDest BELType="RAM">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.751</twTotPathDel><twClkSkew dest = "0.796" src = "0.635">-0.161</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>XLXI_17/valid</twSrc><twDest BELType='RAM'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_78</twSrcClk><twPathDel><twSite>SLICE_X25Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>XLXI_17/valid</twComp><twBEL>XLXI_17/valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>XLXI_17/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>1.583</twRouteDel><twTotDel>2.751</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">XLXN_78</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.783</twSlack><twSrc BELType="FF">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.254</twTotPathDel><twClkSkew dest = "0.796" src = "0.664">-0.132</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y81.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.500">XLXN_78</twSrcClk><twPathDel><twSite>SLICE_X24Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.254</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">XLXN_78</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DCLK = PERIOD TIMEGRP &quot;DCLK&quot; 200 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4 (SLICE_X25Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="FF">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twSrc><twDest BELType="FF">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4</twDest><twTotPathDel>0.457</twTotPathDel><twClkSkew dest = "1.407" src = "1.301">-0.106</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twSrc><twDest BELType='FF'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y79.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">XLXN_78</twSrcClk><twPathDel><twSite>SLICE_X25Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg&lt;7&gt;</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.224</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;7&gt;</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">XLXN_78</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (SLICE_X25Y80.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.365</twSlack><twSrc BELType="FF">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twSrc><twDest BELType="FF">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twDest><twTotPathDel>0.471</twTotPathDel><twClkSkew dest = "1.407" src = "1.301">-0.106</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twSrc><twDest BELType='FF'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y79.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">XLXN_78</twSrcClk><twPathDel><twSite>SLICE_X25Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg&lt;7&gt;</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.213</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;7&gt;</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">XLXN_78</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.ADDRAL8), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.400</twSlack><twSrc BELType="FF">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5</twSrc><twDest BELType="RAM">XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.575</twTotPathDel><twClkSkew dest = "0.790" src = "0.615">-0.175</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5</twSrc><twDest BELType='RAM'>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y83.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">XLXN_78</twSrcClk><twPathDel><twSite>SLICE_X23Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;7&gt;</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y16.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.460</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y16.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.115</twLogDel><twRouteDel>0.460</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">XLXN_78</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_DCLK = PERIOD TIMEGRP &quot;DCLK&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="2.778" period="5.000" constraintValue="5.000" deviceLimit="2.222" freqLimit="450.045" physResource="XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X1Y15.CLKARDCLKL" clockNet="XLXN_78"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA" slack="2.778" period="5.000" constraintValue="5.000" deviceLimit="2.222" freqLimit="450.045" physResource="XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" logResource="XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" locationPin="RAMB36_X1Y15.REGCLKARDRCLKL" clockNet="XLXN_78"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA" slack="2.778" period="5.000" constraintValue="5.000" deviceLimit="2.222" freqLimit="450.045" physResource="XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="XLXI_3/adc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X1Y18.CLKARDCLKL" clockNet="XLXN_78"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_MGTCLK&quot;  = PERIOD &quot;MGTCLK&quot; 100.00 MHz HIGH 50 % ;" ScopeName="">TS_xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD TIMEGRP         &quot;xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0&quot; TS_MGTCLK *         2.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="97"><twPinLimitBanner>Component Switching Limit Checks: TS_xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD TIMEGRP
        &quot;xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0&quot; TS_MGTCLK *
        2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="98" type="MINPERIOD" name="Tpciper_CORECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK" locationPin="PCIE_X0Y0.CRMCORECLK" clockNet="xillybus_ins/pcie/pcie_ep0/core_clk"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tpciper_CORECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO" locationPin="PCIE_X0Y0.CRMCORECLKDLO" clockNet="xillybus_ins/pcie/pcie_ep0/core_clk"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tpciper_CORECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO" locationPin="PCIE_X0Y0.CRMCORECLKRXO" clockNet="xillybus_ins/pcie/pcie_ep0/core_clk"/></twPinLimitRpt></twConst><twConst anchorID="101" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_MGTCLK&quot;  = PERIOD &quot;MGTCLK&quot; 100.00 MHz HIGH 50 % ;" ScopeName="">TS_xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD TIMEGRP         &quot;xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1&quot; TS_MGTCLK *         0.625 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="102"><twPinLimitBanner>Component Switching Limit Checks: TS_xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD TIMEGRP
        &quot;xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1&quot; TS_MGTCLK *
        0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="103" type="MINPERIOD" name="Tpciper_USERCLK" slack="8.000" period="16.000" constraintValue="16.000" deviceLimit="8.000" freqLimit="125.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK" locationPin="PCIE_X0Y0.CRMUSERCLK" clockNet="XLXN_10"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tpciper_USERCLK" slack="8.000" period="16.000" constraintValue="16.000" deviceLimit="8.000" freqLimit="125.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO" locationPin="PCIE_X0Y0.CRMUSERCLKRXO" clockNet="XLXN_10"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tpciper_USERCLK" slack="8.000" period="16.000" constraintValue="16.000" deviceLimit="8.000" freqLimit="125.000" physResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO" logResource="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO" locationPin="PCIE_X0Y0.CRMUSERCLKTXO" clockNet="XLXN_10"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="107" slack="0.163" skew="0.650" arrv1name="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK" arrv1="3.919" arrv2name="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK" arrv2="3.645" uncert="0.213"/><twClkSkewLimit anchorID="108" slack="0.163" skew="0.650" arrv1name="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO" arrv1="3.918" arrv2name="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO" arrv2="3.644" uncert="0.213"/><twClkSkewLimit anchorID="109" slack="0.165" skew="0.650" arrv1name="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO" arrv1="3.888" arrv2name="xillybus_ins/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO" arrv2="3.616" uncert="0.213"/></twConst><twConstRollupTable uID="1" anchorID="110"><twConstRollup name="pcie_ref_clk" fullName="NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.110" actualRollup="10.000" errors="0" errorRollup="0" items="298" itemsRollup="205146"/><twConstRollup name="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" fullName="PERIOD analysis for net &quot;xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0&quot; derived from  NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;  divided by 2.50 to 4 nS   " type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="1352" itemsRollup="0"/><twConstRollup name="xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" fullName="PERIOD analysis for net &quot;xillybus_ins/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1&quot; derived from  NET &quot;pcie_ref_clk&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 1.60 to 16 nS   " type="child" depth="1" requirement="16.000" prefType="period" actual="14.820" actualRollup="N/A" errors="0" errorRollup="0" items="203794" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="111"><twConstRollup name="TS_MGTCLK" fullName="TS_MGTCLK = PERIOD TIMEGRP &quot;MGTCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="10.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0" fullName="TS_xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD TIMEGRP         &quot;xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0&quot; TS_MGTCLK *         2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1" fullName="TS_xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD TIMEGRP         &quot;xillybus_ins_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1&quot; TS_MGTCLK *         0.625 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="8.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="112">1</twUnmetConstCnt><twDataSheet anchorID="113" twNameLen="15"><twClk2SUList anchorID="114" twDestWidth="13"><twDest>PCIE_REFCLK_N</twDest><twClk2SU><twSrc>PCIE_REFCLK_N</twSrc><twRiseRise>14.449</twRiseRise></twClk2SU><twClk2SU><twSrc>PCIE_REFCLK_P</twSrc><twRiseRise>14.449</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="115" twDestWidth="13"><twDest>PCIE_REFCLK_P</twDest><twClk2SU><twSrc>PCIE_REFCLK_N</twSrc><twRiseRise>14.449</twRiseRise></twClk2SU><twClk2SU><twSrc>PCIE_REFCLK_P</twSrc><twRiseRise>14.449</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="116" twDestWidth="5"><twDest>dco_n</twDest><twClk2SU><twSrc>dco_n</twSrc><twRiseFall>2.689</twRiseFall><twFallFall>3.293</twFallFall></twClk2SU><twClk2SU><twSrc>dco_p</twSrc><twRiseFall>2.689</twRiseFall><twFallFall>3.293</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="117" twDestWidth="5"><twDest>dco_p</twDest><twClk2SU><twSrc>dco_n</twSrc><twRiseFall>2.689</twRiseFall><twFallFall>3.293</twFallFall></twClk2SU><twClk2SU><twSrc>dco_p</twSrc><twRiseFall>2.689</twRiseFall><twFallFall>3.293</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="118"><twErrCnt>35</twErrCnt><twScore>2692</twScore><twSetupScore>2692</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>206264</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>31321</twConnCnt></twConstCov><twStats anchorID="119"><twMinPer>14.820</twMinPer><twFootnote number="1" /><twMaxFreq>67.476</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jun 02 12:14:53 2016 </twTimestamp></twFoot><twClientInfo anchorID="120"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 556 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
