<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Logic Gates</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <header>
        <h1>TruthTableHub</h1>
    </header>
    <p>
        Truth Table:
        A truth table is a mathematical table used in logic to represent the outcomes of logical operations. It lists all possible combinations of input values and their corresponding output values for a given logical function. Each row in a truth table represents a unique combination of input values, and the output column shows the result of applying the logical operation to those inputs.
    </p>
    <p>
        Logic Gates:
        Logic gates are physical or mathematical devices that implement Boolean functions. They are the building blocks of digital circuits and are used to perform basic logical operations. Each logic gate corresponds to a specific Boolean function. Here are some common logic gates:
    </p>
    <main>
        <section class="gate">
            <h3>AND Gate</h3>
            <p>
                AND Gate: The AND gate produces an output of 1 only when all of its inputs are 1. Its output is 0 otherwise.
            </p>
            <table>
                <tr>
                    <th>A</th>
                    <th>B</th>
                    <th>Output</th>
                </tr>
                <tr>
                    <td>0</td>
                    <td>0</td>
                    <td>0</td>
                </tr>
                <tr>
                    <td>0</td>
                    <td>1</td>
                    <td>0</td>
                </tr>
                <tr>
                    <td>1</td>
                    <td>0</td>
                    <td>0</td>
                </tr>
                <tr>
                    <td>1</td>
                    <td>1</td>
                    <td>1</td>
                </tr>
            </table>
            <p class="logic">AND GATE - A*B</p>
            <img src="AND.jpg" alt="AND Gate">
        </section>
    </main>
    <hr>
    <main>
    <section class="gate">
        <h3>OR Gate</h3>
        <p>
            OR Gate: The OR gate produces an output of 1 if any of its inputs are 1. It outputs 0 only when all of its inputs are 0.
        </p>
        <table>
            <tr>
                <th>A</th>
                <th>B</th>
                <th>Output</th>
            </tr>
            <tr>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>0</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>1</td>
                <td>1</td>
            </tr>
        </table>
        <p class="logic">OR GATE - A+B</p>
        <img src="OR.jpg" alt="OR Gate">
    </section>
</main>
<hr>
<main>
    <section class="gate">
        <h3>XOR Gate</h3>
        <p>
            XOR Gate: The XOR gate (Exclusive OR) produces an output of 1 if its inputs are different; otherwise, it outputs 0.
        </p>
        <table>
            <tr>
                <th>A</th>
                <th>B</th>
                <th>Output</th>
            </tr>
            <tr>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>0</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>1</td>
                <td>0</td>
            </tr>
        </table>
        <p class="logic">XOR GATE - A ⊕ B</p>
        <img src="XOR.png" alt="XOR Gate">
    </section>
</main>
<hr>
<main>
    <section class="gate">
        <h3>NOR Gate</h3>
        <p>
            NOR Gate: The output of a NOR gate is true (1) only when all of its inputs are false (0).
        </p>
        <table>
            <tr>
                <th>A</th>
                <th>B</th>
                <th>Output</th>
            </tr>
            <tr>
                <td>0</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>0</td>
                <td>1</td>
                <td>0</td>
            </tr>
            <tr>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>1</td>
                <td>1</td>
                <td>0</td>
            </tr>
        </table>
        <p class="logic">NOR GATE - A ⊕ B</p>
        <img src="NOR.jpg" alt="NOR Gate">
    </section>
</main>
<hr>
<main>
    <section class="gate">
        <h3>NAND Gate</h3>
        <p>
            NAND Gate: The NAND gate is the opposite of the AND gate. It produces an output of 0 only when all of its inputs are 1. Its output is 1 otherwise.
        </p>
        <table>
            <tr>
                <th>A</th>
                <th>B</th>
                <th>Output</th>
            </tr>
            <tr>
                <td>0</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>0</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>1</td>
                <td>0</td>
            </tr>
        </table>
        <img src="NAND.jpg" alt="NAND Gate">
    </section>
</main>
<hr>
<main>
    <section class="gate">
        <h3>NOT Gate</h3>
        <P>
            NOT Gate: Also known as an inverter, the NOT gate produces an output that is the opposite (complement) of its input. It outputs 1 when the input is 0, and outputs 0 when the input is 1.
        </P>
        <table>
            <tr>
                <th>Input</th>
                <th>Output</th>
            </tr>
            <tr>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>0</td>
            </tr>
        </table>
        <img src="NOT.jpg" alt="NOT Gate">
    </section>
</main>
<hr>
<main>
    <section class="gate">
        <h3>Half Adder</h3>
        <p>
            HALF ADDER: A half adder is a digital circuit that adds two binary numbers, producing a sum and a carry output. It's called a "half" adder because it doesn't consider any carry from previous addition operations.
        </p>
        <table>
            <tr>
                <th>A</th>
                <th>B</th>
                <th>Sum</th>
                <th>Carry</th>
            </tr>
            <tr>
                <td>0</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>0</td>
                <td>1</td>
                <td>1</td>
                <td>0</td>
            </tr>
            <tr>
                <td>1</td>
                <td>0</td>
                <td>1</td>
                <td>0</td>
            </tr>
            <tr>
                <td>1</td>
                <td>1</td>
                <td>0</td>
                <td>1</td>
            </tr>
        </table>
        <img src="halfadder.png" alt="HALF ADDER Gate">
    </section>
</main>
<hr>
<main>
    <section class="gate">
        <h3>Full Adder</h3>
        <p>
            A full adder is a digital circuit that adds three binary digits and produces the sum and carry-out. It's an extension of the half adder, capable of handling carry inputs from previous addition operations.
        </p>
        <table>
            <tr>
                <th>A</th>
                <th>B</th>
                <th>C-IN</th>
                <th>Sum</th>
                <th>C-OUT</th>
            </tr>
            <tr>
                <td>0</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>0</td>
                <td>0</td>
                <td>1</td>
                <td>1</td>
                <td>0</td>
            </tr>
            <tr>
                <td>0</td>
                <td>1</td>
                <td>0</td>
                <td>1</td>
                <td>0</td>
            </tr>
            <tr>
                <td>0</td>
                <td>1</td>
                <td>1</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>0</td>
                <td>0</td>
                <td>1</td>
                <td>0</td>
            </tr>
            <tr>
                <td>1</td>
                <td>0</td>
                <td>1</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>1</td>
                <td>0</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>1</td>
                <td>1</td>
                <td>1</td>
                <td>1</td>
                <td>1</td>
            </tr>
        </table>
        <img src="fulladder.png" alt="FULL ADDER Gate">
    </section>
</main>
</body>
</html>