{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653834326622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653834326622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 22:25:26 2022 " "Processing started: Sun May 29 22:25:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653834326622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653834326622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653834326623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653834326823 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(302) " "Verilog HDL information at top.v(302): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 302 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1653834326853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 7 7 " "Found 7 design units, including 7 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834326854 ""} { "Info" "ISGN_ENTITY_NAME" "2 pinlv " "Found entity 2: pinlv" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834326854 ""} { "Info" "ISGN_ENTITY_NAME" "3 send " "Found entity 3: send" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834326854 ""} { "Info" "ISGN_ENTITY_NAME" "4 receive " "Found entity 4: receive" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834326854 ""} { "Info" "ISGN_ENTITY_NAME" "5 clk_div " "Found entity 5: clk_div" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834326854 ""} { "Info" "ISGN_ENTITY_NAME" "6 segdri " "Found entity 6: segdri" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834326854 ""} { "Info" "ISGN_ENTITY_NAME" "7 gate " "Found entity 7: gate" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653834326854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653834326854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_4 top.v(22) " "Verilog HDL Implicit Net warning at top.v(22): created implicit net for \"temp_4\"" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653834326854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_2 top.v(23) " "Verilog HDL Implicit Net warning at top.v(23): created implicit net for \"temp_2\"" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653834326854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fx_cnt top.v(26) " "Verilog HDL Implicit Net warning at top.v(26): created implicit net for \"fx_cnt\"" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653834326854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fs_cnt top.v(26) " "Verilog HDL Implicit Net warning at top.v(26): created implicit net for \"fs_cnt\"" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653834326854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_uart top.v(160) " "Verilog HDL Implicit Net warning at top.v(160): created implicit net for \"clk_uart\"" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653834326855 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "send_gate top.v(157) " "Verilog HDL Module Declaration error at top.v(157): top module port \"send_gate\" is not found in the port list" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 157 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1653834326855 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "temp top.v(158) " "Verilog HDL error at top.v(158): value cannot be assigned to input \"temp\"" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 158 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653834326855 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fx_cnt top.v(158) " "Verilog HDL error at top.v(158): object \"fx_cnt\" is not declared" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 158 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1653834326855 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "temp top.v(159) " "Verilog HDL error at top.v(159): value cannot be assigned to input \"temp\"" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 159 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653834326855 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fs_cnt top.v(159) " "Verilog HDL error at top.v(159): object \"fs_cnt\" is not declared" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 159 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1653834326855 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "receive_gate top.v(300) " "Verilog HDL Module Declaration error at top.v(300): top module port \"receive_gate\" is not found in the port list" {  } { { "top.v" "" { Text "D:/fpga/object6/top.v" 300 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1653834326855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga/object6/output_files/top.map.smsg " "Generated suppressed messages file D:/fpga/object6/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1653834326870 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653834326916 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 29 22:25:26 2022 " "Processing ended: Sun May 29 22:25:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653834326916 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653834326916 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653834326916 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653834326916 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 5 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653834327469 ""}
