INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/35739/Desktop/Study/ve370/lab/p3/project_3/project_3.srcs/sources_1/new/cache2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache2b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/35739/Desktop/Study/ve370/lab/p3/project_3/project_3.srcs/sources_1/new/combined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_memory
INFO: [VRFC 10-311] analyzing module cache2b
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cache2b' [C:/Users/35739/Desktop/Study/ve370/lab/p3/project_3/project_3.srcs/sources_1/new/cache2b.v:2]
INFO: [VRFC 10-311] analyzing module combined
INFO: [VRFC 10-2458] undeclared symbol memWrite, assumed default net type wire [C:/Users/35739/Desktop/Study/ve370/lab/p3/project_3/project_3.srcs/sources_1/new/combined.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/35739/Desktop/Study/ve370/lab/p3/project_3/project_3.srcs/sources_1/new/main_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'main_memory' [C:/Users/35739/Desktop/Study/ve370/lab/p3/project_3/project_3.srcs/sources_1/new/main_memory.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/35739/Desktop/Study/ve370/lab/p3/project_3/project_3.srcs/sim_1/new/cache2b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_2b_test
