/*
 * Copyright (c) 2023 Chen Xingyu <hi@xingrz.me>
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>
#include <freq.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "hisilicon,riscv";
			reg = <0>;
			clock-frequency = <DT_FREQ_M(160)>;
			i-cache-line-size = <32>;
			d-cache-line-size = <4>;

			intc: interrupt-controller {
				compatible = "riscv,cpu-intc";
				interrupt-controller;
				#address-cells = <1>;
				#interrupt-cells = <1>;
			};
		};
	};

	tcxo: oscillator {
		compatible = "fixed-clock";
		clock-frequency = <DT_FREQ_M(24)>;
		#clock-cells = <0>;
	};

	soc {
		compatible = "hisilicon,hi3861v100", "simple-bus";
		interrupt-parent = <&intc>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		sram: memory@d8000 {
			compatible = "mmio-sram";
			reg = <0x000d8000 0x46000>;
		};

		flash: flash@400000 {
			compatible = "soc-nv-flash";
			reg = <0x400000 0x200000>;
		};

		systick: timer@40050000 {
			compatible = "hisilicon,hi3861-timer";
			reg = <0x40050000 0x100>;
			clocks = <&tcxo>;
			interrupts = <7>;
			interrupt-names = "MACHINE_TIMER_IRQ";
		};

		glb_ctl: global-controller@50000000 {
			compatible = "syscon";
			reg = <0x50000000 0x1000>;
			reg-io-width = <4>;
		};

		gpio: gpio@50006000 {
			compatible = "snps,designware-gpio";
			reg = <0x50006000 0x80>;
			interrupts = <45>;
			interrupt-names = "GPIO_IRQ";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <15>;
		};

		pinctrl: pinctrl@5000a000 {
			compatible = "hisilicon,hi3861-pinctrl";
			reg = <0x5000a000 0x1000>;
		};
	};
};
