Path 1 Source: com0/cmnlogic/i_cpc_cmn_right_abut/o_dfx_right_mux_bscan_tdi Destin: o_com0_dfx_abscan_tdo
Schematic Command: view_schematic -src com0/cmnlogic/i_cpc_cmn_right_abut/o_dfx_right_mux_bscan_tdi -dest o_com0_dfx_abscan_tdo
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain                    Policy                          SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- ------------------------- ------------------------------- ----------------
 com0/cmnlogic/i_cpc_cmn_right_abut/o_dfx_right_mux_bscan_tdi                                                   boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/cmn_dfx_gated/cmn_dfxmaster/odfx_abscan_tdo                                                      output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                              
 com0/cmnlogic/cmn_dfx_gated/odfx_abscan_tdo                                                                    output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                              
 com0/cmnlogic/cmn_vnnaonwell/i_dfx_abscan_tdo                                                                  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt              com0/cmn_ugt/diggt_dig_and_iso                  
 com0/cmnlogic/cmn_vnnaonwell/dfx_abscan_tdo_buf/ctech_lib_clk_buf_ints/ctech_lib_clk_buf_dcszo1/clkout         BUFFER         vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/cmn_vnnaonwell/dfx_abscan_tdo_buf/ctech_lib_clk_buf_ints/clkout                                  output pin     vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/cmn_vnnaonwell/dfx_abscan_tdo_buf/o                                                              output pin     vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/cmn_vnnaonwell/o_dfx_abscan_tdo                                                                  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/core_out_els/ctech_buf_oa_dfx_abscan_tdo/ctech_lib_clk_buf_ints/ctech_lib_clk_buf_dcszo1/clkout  BUFFER         vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt_socside_out                                                  
 com0/cmnlogic/core_out_els/ctech_buf_oa_dfx_abscan_tdo/ctech_lib_clk_buf_ints/clkout                           output pin     vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt_socside_out                                                  
 com0/cmnlogic/core_out_els/ctech_buf_oa_dfx_abscan_tdo/o                                                       output pin     vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt_socside_out                                                  
 com0/cmnlogic/core_out_els/oa_dfx_abscan_tdo                                                                   boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt_socside_out                                                  
 com0/cmnlogic/oa_dfx_abscan_tdo                                                                                output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                              
 com0/oa_dfx_abscan_tdo                                                                                         boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          com0/cmnlane                                                              
 o_com0_dfx_abscan_tdo                                                                                          boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          dklntciox16top                                                            
----------------------------------------------------------------------
END-OF-PROOF
Path 2 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 3 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 4 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 5 Source: lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
 lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus     lane_8/dl_sus/dl_dig_to_sus_and_iso                  
 lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 6 Source: lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt                                                           
 lane_14/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus     lane_14/dl_sus/dl_dig_to_sus_and_iso                  
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 7 Source: lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt                                                          
 lane_5/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus     lane_5/dl_sus/dl_dig_to_sus_and_iso                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 8 Source: lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt                                                          
 lane_2/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus     lane_2/dl_sus/dl_dig_to_sus_and_iso                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 9 Source: lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt                                                          
 lane_3/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus     lane_3/dl_sus/dl_dig_to_sus_and_iso                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 10 Source: lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt                                                          
 lane_1/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus     lane_1/dl_sus/dl_dig_to_sus_and_iso                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 11 Source: lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_ugt                                                          
 lane_0/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus     lane_0/dl_sus/dl_dig_to_sus_and_iso                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 12 Source: lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt                                                           
 lane_11/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus     lane_11/dl_sus/dl_dig_to_sus_and_iso                  
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 13 Source: lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                          
 lane_7/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus     lane_7/dl_sus/dl_dig_to_sus_and_iso                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 14 Source: lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_ugt                                                           
 lane_15/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus     lane_15/dl_sus/dl_dig_to_sus_and_iso                  
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 15 Source: lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt                                                          
 lane_6/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus     lane_6/dl_sus/dl_dig_to_sus_and_iso                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 16 Source: lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt                                                           
 lane_13/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus     lane_13/dl_sus/dl_dig_to_sus_and_iso                  
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 17 Source: lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt                                                           
 lane_10/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus     lane_10/dl_sus/dl_dig_to_sus_and_iso                  
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
