<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIRegisterInfo.cpp - SI Register Information ---------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// SI implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GCNSubtarget_8h.html">GCNSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstPrinter_8h.html">MCTargetDesc/AMDGPUInstPrinter.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LivePhysRegs_8h.html">llvm/CodeGen/LivePhysRegs.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   29</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="SIRegisterInfo_8cpp.html#a0662dbd7ca853abd3acc95a13931e0c2">EnableSpillSGPRToVGPR</a>(</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="stringliteral">&quot;amdgpu-spill-sgpr-to-vgpr&quot;</span>,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable spilling VGPRs to SGPRs&quot;</span>),</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;std::array&lt;std::vector&lt;int16_t&gt;, 16&gt; SIRegisterInfo::RegSplitParts;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;std::array&lt;std::array&lt;uint16_t, 32&gt;, 9&gt; SIRegisterInfo::SubRegFromChannelTable;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// Map numbers of DWORDs to indexes in SubRegFromChannelTable.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// Valid indexes are shifted 1, such that a 0 mapping means unsupported.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// e.g. for 8 DWORDs (256-bit), SubRegFromChannelTableWidthMap[8] = 8,</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//      meaning index 7 in SubRegFromChannelTable.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">   45</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> std::array&lt;unsigned, 17&gt; <a class="code" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a> = {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 9};</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// A temporary struct to spill SGPRs.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// This is mostly to spill SGPRs to memory. Spilling SGPRs into VGPR lanes emits</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// just v_writelane and v_readlane.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// When spilling to memory, the SGPRs are written into VGPR lanes and the VGPR</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// is saved to scratch (or the other way around for loads).</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// For this, a VGPR is required where the needed lanes can be clobbered. The</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// RegScavenger can provide a VGPR where currently active lanes can be</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// clobbered, but we still need to save inactive lanes.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">// The high-level steps are:</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// - Try to scavenge SGPR(s) to save exec</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// - Try to scavenge VGPR</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// - Save needed, all or inactive lanes of a TmpVGPR</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// - Spill/Restore SGPRs using TmpVGPR</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// - Restore TmpVGPR</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// To save all lanes of TmpVGPR, exec needs to be saved and modified. If we</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// cannot scavenge temporary SGPRs to save exec, we use the following code:</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// buffer_store_dword TmpVGPR ; only if active lanes need to be saved</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// s_not exec, exec</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// buffer_store_dword TmpVGPR ; save inactive lanes</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// s_not exec, exec</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html">   72</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> {</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">   73</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">PerVGPRData</a> {</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a849f65bee0c61102ca7baaf87c1072ba">   74</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a849f65bee0c61102ca7baaf87c1072ba">PerVGPR</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a7464445d424c1a3b268a3f379dc2a96c">   75</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a7464445d424c1a3b268a3f379dc2a96c">NumVGPRs</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a2c6d1db9de20d6d2d9378168616e69e7">   76</a></span>&#160;    int64_t <a class="code" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a2c6d1db9de20d6d2d9378168616e69e7">VGPRLanes</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  };</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// The SGPR to save</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">   80</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">   81</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>;</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">   82</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">   83</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>;</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">   84</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">   85</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">/* When spilling to stack */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// The SGPRs are written into this VGPR, which is then written to scratch</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// (or vice versa for loads).</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">   90</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a> = AMDGPU::NoRegister;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// Temporary spill slot to save TmpVGPR to.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">   92</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a> = 0;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// If TmpVGPR is live before the spill or if it is scavenged.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">   94</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// Scavenged SGPR to save EXEC.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">   96</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a> = AMDGPU::NoRegister;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// Stack index to write the SGPRs to.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a7e90539a43522b18b79c504b88d0de69">   98</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a7e90539a43522b18b79c504b88d0de69">Index</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">   99</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a> = 4;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">  101</a></span>&#160;  <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">  102</a></span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">  103</a></span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">  104</a></span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">  105</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">  106</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">  107</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>;</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">  108</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>;</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">  109</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">  110</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a35d6d8a3367d6ef42ec184b84213ea52">  112</a></span>&#160;  <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a35d6d8a3367d6ef42ec184b84213ea52">SGPRSpillBuilder</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                   <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                   <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>)</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      : <a class="code" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;getOperand(0).<a class="code" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>(),</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                         <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;getOperand(0).isKill(), <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>) {}</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a4a1143f3929f3258aebb54b4bef12082">  118</a></span>&#160;  <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4a1143f3929f3258aebb54b4bef12082">SGPRSpillBuilder</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>,</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                   <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                   <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>)</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      : <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;<a class="code" href="MachineInstrBundle_8cpp.html#af44c9b089359803924e0b92bea3b6d03">getDebugLoc</a>()),</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;<a class="code" href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a>()), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>(*<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>-&gt;<a class="code" href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a>()),</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>(*<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>.getInfo&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>),</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>) {</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.getPhysRegBaseClass(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a> = <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RC, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a>);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> = <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() ? 1 : <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>) {</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a> = AMDGPU::EXEC_LO;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a> = AMDGPU::S_MOV_B32;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a> = AMDGPU::S_NOT_B32;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a> = AMDGPU::EXEC;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a> = AMDGPU::S_MOV_B64;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a> = AMDGPU::S_NOT_B64;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    }</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != <a class="code" href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">AMDGPU::M0</a> &amp;&amp; <span class="stringliteral">&quot;m0 should never spill&quot;</span>);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != AMDGPU::EXEC_LO &amp;&amp; <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != AMDGPU::EXEC_HI &amp;&amp;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;           <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != AMDGPU::EXEC &amp;&amp; <span class="stringliteral">&quot;exec should never spill&quot;</span>);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  }</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">  144</a></span>&#160;  <a class="code" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">PerVGPRData</a> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>() {</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">PerVGPRData</a> <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.PerVGPR = <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a> ? 32 : 64;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.NumVGPRs = (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> + (<a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.PerVGPR - 1)) / <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.PerVGPR;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.VGPRLanes = (1LL &lt;&lt; <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(<a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.PerVGPR, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>)) - 1LL;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  }</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// Tries to scavenge SGPRs to save EXEC and a VGPR. Uses v0 if no VGPR is</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// free.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">// Writes these instructions if an SGPR can be scavenged:</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// s_mov_b64 s[6:7], exec   ; Save exec</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// s_mov_b64 exec, 3        ; Wanted lanemask</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">// buffer_store_dword v1    ; Write scavenged VGPR to emergency slot</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// Writes these instructions if no SGPR can be scavenged:</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// buffer_store_dword v0    ; Only if no free VGPR was found</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// s_not_b64 exec, exec</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">// buffer_store_dword v0    ; Save inactive lanes</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">//                          ; exec stays inverted, it is flipped back in</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">//                          ; restore.</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">  165</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">prepare</a>() {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// Scavenged temporary VGPR to use. It must be scavenged once for any number</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">// of spilled subregs.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// FIXME: The liveness analysis is limited and does not tell if a register</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="comment">// is in use in lanes that are currently inactive. We can never be sure if</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">// a register as actually in use in another lane, so we need to save all</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">// used lanes of the chosen VGPR.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a> &amp;&amp; <span class="stringliteral">&quot;Cannot spill SGPR to memory without RegScavenger&quot;</span>);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a> = <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, 0, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// Reserve temporary stack slot</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a> = <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3b564776c915bd764fdcaa5e36525953">getScavengeFI</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>(), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>) {</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="comment">// Found a register that is dead in the currently active lanes, we only</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="comment">// need to spill inactive lanes.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="comment">// Pick v0 because it doesn&#39;t make a difference.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a> = AMDGPU::VGPR0;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>) {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="comment">// We need to inform the scavenger that this index is already in use until</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="comment">// we&#39;re done with the custom emergency spill.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a349def858d7ff22474b3f9013486807f">assignRegToScavengingIndex</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    }</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">// We may end up recursively calling the scavenger, and don&#39;t want to re-use</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">// the same register.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">// Try to scavenge SGPRs to save exec</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a> &amp;&amp; <span class="stringliteral">&quot;Exec is already saved, refuse to save again&quot;</span>);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC =</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a> ? AMDGPU::SGPR_32RegClass : AMDGPU::SGPR_64RegClass;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a> = <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;RC, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, 0, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    int64_t VGPRLanes = <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>().<a class="code" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a2c6d1db9de20d6d2d9378168616e69e7">VGPRLanes</a>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>) {</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <span class="comment">// Set exec to needed lanes</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;          <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(VGPRLanes);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addReg(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="comment">// Spill needed lanes</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <span class="comment">// The modify and restore of exec clobber SCC, which we would have to save</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <span class="comment">// and restore. FIXME: We probably would need to reserve a register for</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <span class="comment">// this.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>))</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;emitError(<span class="stringliteral">&quot;unhandled SGPR spill to memory&quot;</span>);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <span class="comment">// Spill active lanes</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">false</span>,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                    <span class="comment">/*IsKill*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="comment">// Spill inactive lanes</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addReg(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(2).setIsDead(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    }</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="comment">// Writes these instructions if an SGPR can be scavenged:</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// buffer_load_dword v1     ; Write scavenged VGPR to emergency slot</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">// s_waitcnt vmcnt(0)       ; If a free VGPR was found</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">// s_mov_b64 exec, s[6:7]   ; Save exec</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// Writes these instructions if no SGPR can be scavenged:</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// buffer_load_dword v0     ; Restore inactive lanes</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// s_waitcnt vmcnt(0)       ; If a free VGPR was found</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="comment">// s_not_b64 exec, exec</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">// buffer_load_dword v0     ; Only if no free VGPR was found</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">  246</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">restore</a>() {</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>) {</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="comment">// Restore used lanes</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">true</span>,</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                  <span class="comment">/*IsKill*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="comment">// Restore exec</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>)</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                   .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="comment">// Add an implicit use of the load so it is not dead.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="comment">// FIXME This inserts an unnecessary waitcnt</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>) {</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addReg(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dacff74dc04327bef6824ecb2e3648d0f0">RegState::ImplicitKill</a>);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      }</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      <span class="comment">// Restore inactive lanes</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">true</span>,</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                  <span class="comment">/*IsKill*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addReg(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dacff74dc04327bef6824ecb2e3648d0f0">RegState::ImplicitKill</a>);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(2).setIsDead(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="comment">// Restore active lanes</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">true</span>);</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    }</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">// Inform the scavenger where we&#39;re releasing our custom scavenged register.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>) {</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> RestorePt = std::prev(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a349def858d7ff22474b3f9013486807f">assignRegToScavengingIndex</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, &amp;*RestorePt);</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    }</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  }</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// Write TmpVGPR to memory or read TmpVGPR from memory.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// Either using a single buffer_load/store if exec is set to the needed mask</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// or using</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// buffer_load</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">// s_not exec, exec</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="comment">// buffer_load</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">// s_not exec, exec</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">  287</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">readWriteTmpVGPR</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">bool</span> IsLoad) {</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>) {</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <span class="comment">// Spill needed lanes</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, IsLoad);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <span class="comment">// The modify and restore of exec clobber SCC, which we would have to save</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="comment">// and restore. FIXME: We probably would need to reserve a register for</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="comment">// this.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>))</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;emitError(<span class="stringliteral">&quot;unhandled SGPR spill to memory&quot;</span>);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      <span class="comment">// Spill active lanes</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, IsLoad,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                  <span class="comment">/*IsKill*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="comment">// Spill inactive lanes</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <span class="keyword">auto</span> Not0 = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      Not0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, IsLoad);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <span class="keyword">auto</span> Not1 = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>), <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      Not1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  }</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a1181ec84c08b8b5aa563db567163a48a">  310</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1181ec84c08b8b5aa563db567163a48a">setMI</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewMBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewMI) {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>() == &amp;<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>);</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a> = NewMI;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a> = NewMBB;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  }</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;};</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">  319</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">SIRegisterInfo::SIRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>)</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    : <a class="code" href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a>(<a class="code" href="namespaceAMDGPU.html">AMDGPU</a>::PC_REG, <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getAMDGPUDwarfFlavour()), <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>),</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      SpillSGPRToVGPR(<a class="code" href="SIRegisterInfo_8cpp.html#a0662dbd7ca853abd3acc95a13931e0c2">EnableSpillSGPRToVGPR</a>), isWave32(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.isWave32()) {</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(getSubRegIndexLaneMask(AMDGPU::sub0).getAsInteger() == 3 &amp;&amp;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;         getSubRegIndexLaneMask(AMDGPU::sub31).getAsInteger() == (3ULL &lt;&lt; 62) &amp;&amp;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;         (getSubRegIndexLaneMask(<a class="code" href="lib_2Target_2PowerPC_2README_8txt.html#a6e62594a2cbf6b18a9e518f38637efa3">AMDGPU::lo16</a>) |</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;          getSubRegIndexLaneMask(AMDGPU::hi16)).getAsInteger() ==</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;           getSubRegIndexLaneMask(AMDGPU::sub0).getAsInteger() &amp;&amp;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;         <span class="stringliteral">&quot;getNumCoveredRegs() will not work with generated subreg masks!&quot;</span>);</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  RegPressureIgnoredUnits.<a class="code" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(getNumRegUnits());</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  RegPressureIgnoredUnits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      *<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>(<a class="code" href="classllvm_1_1MCRegister.html#a822cab8661beb03276b0566d33e41592">MCRegister::from</a>(<a class="code" href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">AMDGPU::M0</a>), <span class="keyword">this</span>));</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : AMDGPU::VGPR_HI16RegClass)</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    RegPressureIgnoredUnits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>));</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// HACK: Until this is fully tablegen&#39;d.</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keyword">static</span> <a class="code" href="namespacellvm.html#a084adf38bf21b0ef5bf7c4d7ded3242a">llvm::once_flag</a> InitializeRegSplitPartsFlag;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keyword">static</span> <span class="keyword">auto</span> InitializeRegSplitPartsOnce = [<span class="keyword">this</span>]() {</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = getNumSubRegIndices() - 1; Idx &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++Idx) {</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      <span class="keywordtype">unsigned</span> Size = getSubRegIdxSize(Idx);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      <span class="keywordflow">if</span> (Size &amp; 31)</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      std::vector&lt;int16_t&gt; &amp;Vec = RegSplitParts[Size / 32 - 1];</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="keywordtype">unsigned</span> Pos = getSubRegIdxOffset(Idx);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <span class="keywordflow">if</span> (Pos % Size)</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      Pos /= Size;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">if</span> (Vec.empty()) {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="keywordtype">unsigned</span> MaxNumParts = 1024 / Size; <span class="comment">// Maximum register is 1024 bits.</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        Vec.resize(MaxNumParts);</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      }</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      Vec[Pos] = Idx;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    }</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  };</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keyword">static</span> <a class="code" href="namespacellvm.html#a084adf38bf21b0ef5bf7c4d7ded3242a">llvm::once_flag</a> InitializeSubRegFromChannelTableFlag;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keyword">static</span> <span class="keyword">auto</span> InitializeSubRegFromChannelTableOnce = [<span class="keyword">this</span>]() {</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Row : SubRegFromChannelTable)</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      Row.fill(AMDGPU::NoSubRegister);</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 1; Idx &lt; getNumSubRegIndices(); ++Idx) {</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = AMDGPUSubRegIdxRanges[Idx].Size / 32;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = AMDGPUSubRegIdxRanges[Idx].Offset / 32;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> &lt; <a class="code" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a>.size());</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>];</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> == 0)</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="keywordtype">unsigned</span> TableIdx = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> - 1;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TableIdx &lt; SubRegFromChannelTable.size());</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &lt; SubRegFromChannelTable[TableIdx].<a class="code" href="namespacellvm.html#a10f3d955592ae2bc745f57e5b48ae115">size</a>());</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      SubRegFromChannelTable[TableIdx][<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>] = Idx;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    }</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  };</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a>(InitializeRegSplitPartsFlag, InitializeRegSplitPartsOnce);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a>(InitializeSubRegFromChannelTableFlag,</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                  InitializeSubRegFromChannelTableOnce);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keywordtype">void</span> SIRegisterInfo::reserveRegisterTuples(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                           <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> R(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">for</span> (; R.isValid(); ++R)</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>.set(*R);</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// Forced to be here by one .inc</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">  390</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">SIRegisterInfo::getCalleeSavedRegs</a>(</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedafd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedabc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>:</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() ? CSR_AMDGPU_GFX90AInsts_SaveList</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                               : CSR_AMDGPU_SaveList;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>:</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() ? CSR_AMDGPU_SI_Gfx_GFX90AInsts_SaveList</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                               : CSR_AMDGPU_SI_Gfx_SaveList;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">default</span>: {</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// Dummy to not crash RegisterClassInfo.</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> NoCalleeSavedReg = AMDGPU::NoRegister;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordflow">return</span> &amp;NoCalleeSavedReg;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  }</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  }</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160; </div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *</div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">  411</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">SIRegisterInfo::getCalleeSavedRegsViaCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;}</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160; </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">  415</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">SIRegisterInfo::getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                                     <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedafd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedabc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>:</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() ? CSR_AMDGPU_GFX90AInsts_RegMask</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                               : CSR_AMDGPU_RegMask;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>:</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() ? CSR_AMDGPU_SI_Gfx_GFX90AInsts_RegMask</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                               : CSR_AMDGPU_SI_Gfx_RegMask;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  }</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;}</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160; </div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">  431</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">SIRegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordflow">return</span> CSR_AMDGPU_NoRegs_RegMask;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;}</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">  436</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">SIRegisterInfo::getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="comment">// FIXME: Should have a helper function like getEquivalentVGPRClass to get the</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="comment">// equivalent AV class. If used one, the verifier will crash after</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">// RegBankSelect in the GISel flow. The aligned regclasses are not fully given</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="comment">// until Instruction selection.</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>() &amp;&amp; (<a class="code" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(RC) || <a class="code" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC))) {</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VGPR_32RegClass || RC == &amp;AMDGPU::AGPR_32RegClass)</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_32RegClass;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_64RegClass || RC == &amp;AMDGPU::AReg_64RegClass)</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_64RegClass;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_64_Align2RegClass ||</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        RC == &amp;AMDGPU::AReg_64_Align2RegClass)</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_64_Align2RegClass;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_96RegClass || RC == &amp;AMDGPU::AReg_96RegClass)</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_96RegClass;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_96_Align2RegClass ||</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        RC == &amp;AMDGPU::AReg_96_Align2RegClass)</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_96_Align2RegClass;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_128RegClass || RC == &amp;AMDGPU::AReg_128RegClass)</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_128RegClass;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_128_Align2RegClass ||</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        RC == &amp;AMDGPU::AReg_128_Align2RegClass)</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_128_Align2RegClass;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_160RegClass || RC == &amp;AMDGPU::AReg_160RegClass)</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_160RegClass;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_160_Align2RegClass ||</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        RC == &amp;AMDGPU::AReg_160_Align2RegClass)</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_160_Align2RegClass;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_192RegClass || RC == &amp;AMDGPU::AReg_192RegClass)</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_192RegClass;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_192_Align2RegClass ||</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        RC == &amp;AMDGPU::AReg_192_Align2RegClass)</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_192_Align2RegClass;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_256RegClass || RC == &amp;AMDGPU::AReg_256RegClass)</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_256RegClass;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_256_Align2RegClass ||</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        RC == &amp;AMDGPU::AReg_256_Align2RegClass)</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_256_Align2RegClass;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_512RegClass || RC == &amp;AMDGPU::AReg_512RegClass)</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_512RegClass;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_512_Align2RegClass ||</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        RC == &amp;AMDGPU::AReg_512_Align2RegClass)</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_512_Align2RegClass;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_1024RegClass || RC == &amp;AMDGPU::AReg_1024RegClass)</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_1024RegClass;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_1024_Align2RegClass ||</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        RC == &amp;AMDGPU::AReg_1024_Align2RegClass)</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AV_1024_Align2RegClass;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  }</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">TargetRegisterInfo::getLargestLegalSuperClass</a>(RC, MF);</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;}</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; </div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">  490</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">SIRegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIFrameLowering.html">SIFrameLowering</a> *TFI = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a58529c1d0fd97626f48c79bc586bc36b">getFrameLowering</a>();</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="comment">// During ISel lowering we always reserve the stack pointer in entry</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="comment">// functions, but never actually want to reference it when accessing our own</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="comment">// frame. If we need a frame pointer we use it, but otherwise we can just use</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="comment">// an immediate &quot;0&quot; which we represent by returning NoRegister.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordflow">return</span> TFI-&gt;<a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF) ? FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">getFrameOffsetReg</a>() : <a class="code" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  }</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">return</span> TFI-&gt;<a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF) ? FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">getFrameOffsetReg</a>()</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                        : FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>();</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;}</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">  504</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">SIRegisterInfo::hasBasePointer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="comment">// When we need stack realignment, we can&#39;t reference off of the</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="comment">// stack pointer, so we reserve a base pointer.</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">return</span> MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ad8ccc7c575c4513731612b1d73b4bac0">getNumFixedObjects</a>() &amp;&amp; <a class="code" href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">shouldRealignStack</a>(MF);</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;}</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160; </div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">  511</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">SIRegisterInfo::getBaseRegister</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> AMDGPU::SGPR34; }</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">  513</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">SIRegisterInfo::getAllVGPRRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">return</span> AMDGPU_AllVGPRs_RegMask;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;}</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">  517</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">SIRegisterInfo::getAllAGPRRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">return</span> AMDGPU_AllAGPRs_RegMask;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;}</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160; </div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">  521</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">SIRegisterInfo::getAllVectorRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">return</span> AMDGPU_AllVectorRegs_RegMask;</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160; </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">  525</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">SIRegisterInfo::getAllAllocatableSRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">return</span> AMDGPU_AllAllocatableSRegs_RegMask;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;}</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">  529</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">SIRegisterInfo::getSubRegFromChannel</a>(<span class="keywordtype">unsigned</span> Channel,</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                                              <span class="keywordtype">unsigned</span> NumRegs) {</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumRegs &lt; <a class="code" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a>.size());</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordtype">unsigned</span> NumRegIndex = <a class="code" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a>[NumRegs];</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumRegIndex &amp;&amp; <span class="stringliteral">&quot;Not implemented&quot;</span>);</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Channel &lt; SubRegFromChannelTable[NumRegIndex - 1].<a class="code" href="namespacellvm.html#a10f3d955592ae2bc745f57e5b48ae115">size</a>());</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">return</span> SubRegFromChannelTable[NumRegIndex - 1][Channel];</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;}</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">  538</a></span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">SIRegisterInfo::reservedPrivateSegmentBufferReg</a>(</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordtype">unsigned</span> BaseIdx = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF), 4) - 4;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> BaseReg(AMDGPU::SGPR_32RegClass.getRegister(BaseIdx));</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">return</span> getMatchingSuperReg(BaseReg, AMDGPU::sub0, &amp;AMDGPU::SGPR_128RegClass);</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;}</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">  545</a></span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">SIRegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>(getNumRegs());</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>.set(AMDGPU::MODE);</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">// Reserve special purpose registers.</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="comment">// EXEC_LO and EXEC_HI could be allocated and used as regular register, but</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="comment">// this seems likely to result in bugs, so I&#39;m marking them as reserved.</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::EXEC);</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::FLAT_SCR);</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="comment">// M0 has to be reserved so that llvm accepts it as a live-in into a block.</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code" href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">AMDGPU::M0</a>);</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="comment">// Reserve src_vccz, src_execz, src_scc.</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::SRC_VCCZ);</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::SRC_EXECZ);</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::SRC_SCC);</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="comment">// Reserve the memory aperture registers</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::SRC_SHARED_BASE);</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::SRC_SHARED_LIMIT);</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::SRC_PRIVATE_BASE);</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::SRC_PRIVATE_LIMIT);</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">// Reserve src_pops_exiting_wave_id - support is not implemented in Codegen.</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::SRC_POPS_EXITING_WAVE_ID);</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="comment">// Reserve xnack_mask registers - support is not implemented in Codegen.</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::XNACK_MASK);</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="comment">// Reserve lds_direct register - support is not implemented in Codegen.</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::LDS_DIRECT);</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="comment">// Reserve Trap Handler registers - support is not implemented in Codegen.</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TBA);</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TMA);</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TTMP0_TTMP1);</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TTMP2_TTMP3);</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TTMP4_TTMP5);</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TTMP6_TTMP7);</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TTMP8_TTMP9);</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TTMP10_TTMP11);</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TTMP12_TTMP13);</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::TTMP14_TTMP15);</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160; </div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="comment">// Reserve null register - it shall never be allocated</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, AMDGPU::SGPR_NULL64);</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160; </div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="comment">// Disallow vcc_hi allocation in wave32. It may be allocated but most likely</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="comment">// will result in bugs.</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">if</span> (isWave32) {</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>.set(AMDGPU::VCC);</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>.set(AMDGPU::VCC_HI);</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  }</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="comment">// Reserve SGPRs.</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumSGPRs = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordtype">unsigned</span> TotalNumSGPRs = AMDGPU::SGPR_32RegClass.getNumRegs();</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = MaxNumSGPRs; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; TotalNumSGPRs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = AMDGPU::SGPR_32RegClass.getRegister(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  }</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160; </div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : AMDGPU::SReg_32RegClass) {</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>.set(getSubReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, AMDGPU::hi16));</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a> = getSubReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="lib_2Target_2PowerPC_2README_8txt.html#a6e62594a2cbf6b18a9e518f38637efa3">AMDGPU::lo16</a>);</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="comment">// This is to prevent BB vcc liveness errors.</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">if</span> (!AMDGPU::SGPR_LO16RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(<a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a>))</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>.set(<a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a>);</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  }</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160; </div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ScratchRSrcReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2f10d8d12924c5866f49408dad1b8f1f">getScratchRSrcReg</a>();</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">if</span> (ScratchRSrcReg != AMDGPU::NoRegister) {</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="comment">// Reserve 4 SGPRs for the scratch buffer resource descriptor in case we</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="comment">// need to spill.</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="comment">// TODO: May need to reserve a VGPR if doing LDS spilling.</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, ScratchRSrcReg);</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  }</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="comment">// We have to assume the SP is needed in case there are calls in the function,</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="comment">// which is detected after the function is lowered. If we aren&#39;t really going</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="comment">// to need SP, don&#39;t bother reserving it.</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> StackPtrReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>();</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">if</span> (StackPtrReg) {</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, StackPtrReg);</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, StackPtrReg));</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  }</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160; </div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> FrameReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">getFrameOffsetReg</a>();</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">if</span> (FrameReg) {</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, FrameReg);</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, FrameReg));</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  }</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a>(MF)) {</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> BasePtrReg = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a>();</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, BasePtrReg);</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, BasePtrReg));</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  }</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="comment">// Reserve VGPRs/AGPRs.</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumVGPRs = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(MF);</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumAGPRs = MaxNumVGPRs;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordtype">unsigned</span> TotalNumVGPRs = AMDGPU::VGPR_32RegClass.getNumRegs();</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="comment">// Reserve all the AGPRs if there are no instructions to use it.</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>()) {</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; MaxNumAGPRs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = AMDGPU::AGPR_32RegClass.getRegister(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    }</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  }</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160; </div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : AMDGPU::AGPR_32RegClass) {</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>.set(getSubReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, AMDGPU::hi16));</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  }</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160; </div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">// On GFX90A, the number of VGPRs and AGPRs need not be equal. Theoretically,</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">// a wave may have up to 512 total vector registers combining together both</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="comment">// VGPRs and AGPRs. Hence, in an entry function without calls and without</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="comment">// AGPRs used within it, it is possible to use the whole vector register</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// budget for VGPRs.</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="comment">// TODO: it shall be possible to estimate maximum AGPR/VGPR pressure and split</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="comment">//       register file accordingly.</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a024479869943dfba001bb5701d62a243">usesAGPRs</a>(MF)) {</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      MaxNumVGPRs /= 2;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      MaxNumAGPRs = MaxNumVGPRs;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      <span class="keywordflow">if</span> (MaxNumVGPRs &gt; TotalNumVGPRs) {</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        MaxNumAGPRs = MaxNumVGPRs - TotalNumVGPRs;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        MaxNumVGPRs = TotalNumVGPRs;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        MaxNumAGPRs = 0;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    }</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  }</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160; </div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = MaxNumVGPRs; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; TotalNumVGPRs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = AMDGPU::VGPR_32RegClass.getRegister(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  }</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = MaxNumAGPRs; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; TotalNumVGPRs; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = AMDGPU::AGPR_32RegClass.getRegister(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  }</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160; </div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="comment">// On GFX908, in order to guarantee copying between AGPRs, we need a scratch</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">// VGPR available at all times.</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>() &amp;&amp; !ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7f30f9a28894281de1c9f3d039eaa75f">getVGPRForAGPRCopy</a>());</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  }</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160; </div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2662e311932031aa8e2e34b948cf3d42">getWWMReservedRegs</a>())</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="comment">// FIXME: Stop using reserved registers for this.</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4e12cb393c6e0ed0e04301abac8230c1">getAGPRSpillVGPRs</a>())</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac77acc7221dac4ad76f029d95ad1a40c">getVGPRSpillAGPRs</a>())</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9667a7946b7dfcb7211cfd92c1d70d2d">getSGPRSpillVGPRs</a>())</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    reserveRegisterTuples(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;}</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">  720</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">SIRegisterInfo::isAsmClobberable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                                      <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="keywordflow">return</span> !MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a>(PhysReg);</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;}</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160; </div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">  725</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">SIRegisterInfo::shouldRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">// On entry, the base address is 0, so it can&#39;t possibly need any more</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="comment">// alignment.</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160; </div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="comment">// FIXME: Should be able to specify the entry frame alignment per calling</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="comment">// convention instead.</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;isEntryFunction())</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">TargetRegisterInfo::shouldRealignStack</a>(MF);</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;}</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">  738</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">SIRegisterInfo::requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;isEntryFunction()) {</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="keywordflow">return</span> MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>() || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>();</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  }</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">// May need scavenger for dealing with callee saved registers.</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;}</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">  749</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">SIRegisterInfo::requiresFrameIndexScavenging</a>(</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">// Do not use frame virtual registers. They used to be used for SGPRs, but</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="comment">// once we reach PrologEpilogInserter, we can no longer spill SGPRs. If the</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="comment">// scavenger fails, we can increment/decrement the necessary SGPRs to avoid a</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="comment">// spill.</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;}</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">  758</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">SIRegisterInfo::requiresFrameIndexReplacementScavenging</a>(</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordflow">return</span> MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>();</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;}</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">  764</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">SIRegisterInfo::requiresVirtualBaseRegisters</a>(</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="comment">// There are no special dedicated stack or frame pointers.</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160; </div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">  770</a></span>&#160;int64_t <a class="code" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">SIRegisterInfo::getScratchInstrOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">SIInstrInfo::isFLATScratch</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160; </div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordtype">int</span> OffIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                          AMDGPU::OpName::offset);</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OffIdx).getImm();</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;}</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">  778</a></span>&#160;int64_t <a class="code" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">SIRegisterInfo::getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                                                 <span class="keywordtype">int</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; !<a class="code" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">SIInstrInfo::isFLATScratch</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160; </div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Idx == <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                                            AMDGPU::OpName::vaddr) ||</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;         (Idx == <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                                            AMDGPU::OpName::saddr))) &amp;&amp;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;         <span class="stringliteral">&quot;Should never see frame index on non-address operand&quot;</span>);</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160; </div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">  792</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">SIRegisterInfo::needsFrameBaseReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; !<a class="code" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">SIInstrInfo::isFLATScratch</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  int64_t FullOffset = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + <a class="code" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(FullOffset);</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160; </div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(FullOffset, <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                                 <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>);</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;}</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160; </div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">  806</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">SIRegisterInfo::materializeFrameBaseRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                                                      <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                                                      int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>; <span class="comment">// Defaults to &quot;unknown&quot;</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> != <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>-&gt;getDebugLoc();</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160; </div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordtype">unsigned</span> MovOpc = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::S_MOV_B32</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                                           : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160; </div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;      ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? &amp;AMDGPU::SReg_32_XEXEC_HIRegClass</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                             : &amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160; </div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> == 0) {</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MovOpc), BaseReg)</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIdx);</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordflow">return</span> BaseReg;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  }</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160; </div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160; </div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FIReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? &amp;AMDGPU::SReg_32_XM0RegClass</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                             : &amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), OffsetReg)</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MovOpc), FIReg)</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIdx);</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160; </div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ) {</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), BaseReg)</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OffsetReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FIReg);</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="keywordflow">return</span> BaseReg;</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  }</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160; </div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getAddNoCarry(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, BaseReg)</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    .addReg(OffsetReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    .addReg(FIReg)</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    .addImm(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160; </div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="keywordflow">return</span> BaseReg;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;}</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">  857</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">SIRegisterInfo::resolveFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                                       int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordtype">bool</span> IsFlat = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isFLATScratch(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="comment">// FIXME: Is it possible to be storing a frame index to itself?</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordtype">bool</span> SeenFI = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO: <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="keywordflow">if</span> (MO.isFI()) {</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;      <span class="keywordflow">if</span> (SeenFI)</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;should not see multiple frame indices&quot;</span>);</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160; </div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      SeenFI = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    }</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  }</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *FIOp =</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, IsFlat ? AMDGPU::OpName::saddr</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                                      : AMDGPU::OpName::vaddr);</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160; </div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetOp = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset);</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  int64_t NewOffset = OffsetOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160; </div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FIOp &amp;&amp; FIOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp; <span class="stringliteral">&quot;frame index must be address operand&quot;</span>);</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isMUBUF(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isFLATScratch(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160; </div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keywordflow">if</span> (IsFlat) {</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(NewOffset, <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                                  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>) &amp;&amp;</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;           <span class="stringliteral">&quot;offset should be legal&quot;</span>);</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    FIOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(BaseReg, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    OffsetOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewOffset);</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  }</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160; </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SOffset = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset);</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SOffset-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; SOffset-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0);</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(NewOffset) &amp;&amp;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;         <span class="stringliteral">&quot;offset should be legal&quot;</span>);</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160; </div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  FIOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(BaseReg, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  OffsetOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewOffset);</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;}</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">  906</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">SIRegisterInfo::isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                                        int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; !<a class="code" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">SIInstrInfo::isFLATScratch</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160; </div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  int64_t NewOffset = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + <a class="code" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160; </div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(NewOffset);</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160; </div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(NewOffset, <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                                <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>);</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;}</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160; </div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">  922</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">SIRegisterInfo::getPointerRegClass</a>(</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Kind)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="comment">// This is inaccurate. It depends on the instruction and address space. The</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="comment">// only place where we should hit this is for dealing with frame indexes /</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="comment">// private accesses, so this is correct in that case.</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;}</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160; </div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">  931</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">SIRegisterInfo::getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC) &amp;&amp; !ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>())</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(RC);</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::SCC_CLASSRegClass)</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>();</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160; </div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;}</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160; </div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">  940</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160; </div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_SAVE:</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_RESTORE:</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_SAVE:</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_RESTORE:</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV1024_SAVE:</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV1024_RESTORE:</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <span class="keywordflow">return</span> 32;</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE:</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_SAVE:</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_RESTORE:</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV512_SAVE:</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV512_RESTORE:</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordflow">return</span> 16;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S384_SAVE:</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S384_RESTORE:</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V384_SAVE:</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V384_RESTORE:</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A384_SAVE:</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A384_RESTORE:</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV384_SAVE:</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV384_RESTORE:</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordflow">return</span> 12;</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S352_SAVE:</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S352_RESTORE:</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V352_SAVE:</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V352_RESTORE:</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A352_SAVE:</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A352_RESTORE:</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV352_SAVE:</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV352_RESTORE:</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keywordflow">return</span> 11;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S320_SAVE:</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S320_RESTORE:</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V320_SAVE:</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V320_RESTORE:</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A320_SAVE:</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A320_RESTORE:</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV320_SAVE:</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV320_RESTORE:</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keywordflow">return</span> 10;</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S288_SAVE:</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S288_RESTORE:</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V288_SAVE:</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V288_RESTORE:</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A288_SAVE:</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A288_RESTORE:</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV288_SAVE:</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV288_RESTORE:</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <span class="keywordflow">return</span> 9;</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A256_SAVE:</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A256_RESTORE:</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV256_SAVE:</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV256_RESTORE:</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_SAVE:</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_RESTORE:</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V224_SAVE:</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V224_RESTORE:</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A224_SAVE:</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A224_RESTORE:</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV224_SAVE:</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV224_RESTORE:</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="keywordflow">return</span> 7;</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_SAVE:</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_RESTORE:</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V192_SAVE:</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V192_RESTORE:</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A192_SAVE:</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A192_RESTORE:</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV192_SAVE:</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV192_RESTORE:</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <span class="keywordflow">return</span> 6;</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_SAVE:</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_RESTORE:</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A160_SAVE:</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A160_RESTORE:</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV160_SAVE:</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV160_RESTORE:</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordflow">return</span> 5;</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_SAVE:</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_RESTORE:</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV128_SAVE:</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV128_RESTORE:</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A96_SAVE:</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A96_RESTORE:</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV96_SAVE:</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV96_RESTORE:</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_SAVE:</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_RESTORE:</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV64_SAVE:</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV64_RESTORE:</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE:</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE:</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_SAVE:</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_RESTORE:</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV32_SAVE:</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV32_RESTORE:</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid spill opcode&quot;</span>);</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  }</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;}</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160; </div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15"> 1073</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFEN:</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORD_OFFSET;</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_OFFEN:</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_OFFSET;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_OFFEN:</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_OFFSET;</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFEN:</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFSET;</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX3_OFFEN:</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX3_OFFSET;</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFEN:</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFSET;</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN:</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN:</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET;</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  }</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;}</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160; </div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800"> 1096</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFEN:</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORD_OFFSET;</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFEN:</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFSET;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFEN:</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFSET;</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_USHORT_OFFEN:</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_USHORT_OFFSET;</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFEN:</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFSET;</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN:</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN:</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET;</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN:</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET;</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN:</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET;</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN:</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET;</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN:</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET;</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN:</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET;</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN:</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET;</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN:</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET;</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  }</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;}</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160; </div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a0bce5d32f25712c3d538ba9892f7bab7"> 1131</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="SIRegisterInfo_8cpp.html#a0bce5d32f25712c3d538ba9892f7bab7">getOffenMUBUFStore</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFSET:</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORD_OFFEN;</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_OFFSET:</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_OFFEN;</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_OFFSET:</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_OFFEN;</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFSET:</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFEN;</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX3_OFFSET:</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX3_OFFEN;</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFSET:</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFEN;</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET:</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN;</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET:</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN;</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  }</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;}</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160; </div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#af684573fd6deeb84f46bd0fc7d11483d"> 1154</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="SIRegisterInfo_8cpp.html#af684573fd6deeb84f46bd0fc7d11483d">getOffenMUBUFLoad</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFSET:</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORD_OFFEN;</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFSET:</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFEN;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFSET:</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFEN;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_USHORT_OFFSET:</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_USHORT_OFFEN;</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFSET:</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFEN;</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET:</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN;</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET:</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN;</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET:</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN;</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET:</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN;</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET:</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN;</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET:</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN;</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET:</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN;</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET:</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET:</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN;</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  }</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;}</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160; </div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7"> 1189</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                                           <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;                                           <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <span class="keywordtype">unsigned</span> Lane,</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                                           <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">bool</span> IsKill) {</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getInstrInfo();</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160; </div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">getVGPRToAGPRSpill</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, Lane);</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160; </div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> == AMDGPU::NoRegister)</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>();</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160; </div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keywordtype">bool</span> IsStore = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;mayStore();</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160; </div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordtype">unsigned</span> Dst = IsStore ? <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : ValueReg;</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordtype">unsigned</span> Src = IsStore ? ValueReg : <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordtype">bool</span> IsVGPR = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;isVGPR(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="keywordflow">if</span> (IsVGPR == <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;isVGPR(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, ValueReg)) {</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="comment">// Spiller during regalloc may restore a spilled register to its superclass.</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="comment">// It could result in AGPR spills restored to VGPRs or the other way around,</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="comment">// making the src and dst with identical regclasses at this point. It just</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="comment">// needs a copy in such cases.</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <span class="keyword">auto</span> CopyMIB = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::COPY), Dst)</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    CopyMIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a698b6937d98b7ee400dee8b7b3c8a4bd">setAsmPrinterFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">MachineInstr::ReloadReuse</a>);</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keywordflow">return</span> CopyMIB;</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  }</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (IsStore ^ IsVGPR) ? AMDGPU::V_ACCVGPR_WRITE_B32_e64</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;                                    : AMDGPU::V_ACCVGPR_READ_B32_e64;</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160; </div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc), Dst)</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a698b6937d98b7ee400dee8b7b3c8a4bd">setAsmPrinterFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">MachineInstr::ReloadReuse</a>);</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;}</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160; </div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">// This differs from buildSpillLoadStore by only scavenging a VGPR. It does not</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">// need to handle the case where an SGPR may need to be spilled while spilling.</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912"> 1232</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;                                      <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;                                      <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;                                      int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getInstrInfo();</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordtype">bool</span> IsStore = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;mayStore();</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160; </div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode();</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordtype">int</span> LoadStoreOp = IsStore ?</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <a class="code" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a>(Opc) : <a class="code" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a>(Opc);</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">if</span> (LoadStoreOp == -1)</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vdata);</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, 0, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>-&gt;getReg(), <span class="keyword">false</span>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">getInstr</a>())</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160; </div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> NewMI =</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;      <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LoadStoreOp))</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::srsrc))</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset))</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// cpol</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// swz</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160; </div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VDataIn = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;                                                       AMDGPU::OpName::vdata_in);</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">if</span> (VDataIn)</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    NewMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*VDataIn);</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;}</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160; </div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576"> 1269</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;                                          <span class="keywordtype">unsigned</span> LoadStoreOp,</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;                                          <span class="keywordtype">unsigned</span> EltSize) {</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordtype">bool</span> IsStore = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LoadStoreOp).mayStore();</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="keywordtype">bool</span> HasVAddr = <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(LoadStoreOp, AMDGPU::OpName::vaddr);</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordtype">bool</span> UseST =</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;      !HasVAddr &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(LoadStoreOp, AMDGPU::OpName::saddr);</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160; </div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="keywordflow">switch</span> (EltSize) {</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    LoadStoreOp = IsStore ? AMDGPU::SCRATCH_STORE_DWORD_SADDR</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                          : AMDGPU::SCRATCH_LOAD_DWORD_SADDR;</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    LoadStoreOp = IsStore ? AMDGPU::SCRATCH_STORE_DWORDX2_SADDR</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                          : AMDGPU::SCRATCH_LOAD_DWORDX2_SADDR;</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    LoadStoreOp = IsStore ? AMDGPU::SCRATCH_STORE_DWORDX3_SADDR</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;                          : AMDGPU::SCRATCH_LOAD_DWORDX3_SADDR;</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    LoadStoreOp = IsStore ? AMDGPU::SCRATCH_STORE_DWORDX4_SADDR</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;                          : AMDGPU::SCRATCH_LOAD_DWORDX4_SADDR;</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected spill load/store size!&quot;</span>);</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  }</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160; </div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">if</span> (HasVAddr)</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    LoadStoreOp = <a class="code" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">AMDGPU::getFlatScratchInstSVfromSS</a>(LoadStoreOp);</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (UseST)</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    LoadStoreOp = <a class="code" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">AMDGPU::getFlatScratchInstSTfromSS</a>(LoadStoreOp);</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160; </div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">return</span> LoadStoreOp;</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;}</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160; </div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22"> 1306</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">SIRegisterInfo::buildSpillLoadStore</a>(</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <span class="keywordtype">unsigned</span> LoadStoreOp, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> ValueReg, <span class="keywordtype">bool</span> IsKill,</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> ScratchOffsetReg, int64_t InstOffset, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO,</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> *LiveRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!RS || !LiveRegs) &amp;&amp; <span class="stringliteral">&quot;Only RS or LiveRegs can be set but not both&quot;</span>);</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160; </div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160; </div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *Desc = &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LoadStoreOp);</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordtype">bool</span> IsStore = Desc-&gt;mayStore();</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordtype">bool</span> IsFlat = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isFLATScratch(LoadStoreOp);</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160; </div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordtype">bool</span> CanClobberSCC = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordtype">bool</span> Scavenged = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SOffset = ScratchOffsetReg;</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160; </div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>(), ValueReg);</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="comment">// On gfx90a+ AGPR is a regular VGPR acceptable for loads and stores.</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsAGPR = !ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() &amp;&amp; <a class="code" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC);</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegWidth = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) / 8;</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160; </div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="comment">// Always use 4 byte operations for AGPRs because we need to scavenge</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="comment">// a temporary VGPR.</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = (IsFlat &amp;&amp; !IsAGPR) ? <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(RegWidth, 16u) : 4u;</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordtype">unsigned</span> NumSubRegs = RegWidth / EltSize;</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="keywordtype">unsigned</span> Size = NumSubRegs * EltSize;</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordtype">unsigned</span> RemSize = RegWidth - Size;</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="keywordtype">unsigned</span> NumRemSubRegs = RemSize ? 1 : 0;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = InstOffset + MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  int64_t MaterializedOffset = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160; </div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  int64_t MaxOffset = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + Size + RemSize - EltSize;</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  int64_t ScratchOffsetRegDelta = 0;</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160; </div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">if</span> (IsFlat &amp;&amp; EltSize &gt; 4) {</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    LoadStoreOp = <a class="code" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, LoadStoreOp, EltSize);</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    Desc = &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LoadStoreOp);</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  }</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160; </div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a8320a54de0a273478de910ac3795058b">getObjectAlign</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;BasePtrInfo = MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a2379cc7655115ddb345a664db355c2a0">getPointerInfo</a>();</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160; </div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((IsFlat || ((<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> % EltSize) == 0)) &amp;&amp;</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;         <span class="stringliteral">&quot;unexpected VGPR spill offset&quot;</span>);</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160; </div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="comment">// Track a VGPR to use for a constant offset we need to materialize.</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpOffsetVGPR;</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160; </div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="comment">// Track a VGPR to use as an intermediate value.</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpIntermediateVGPR;</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordtype">bool</span> UseVGPROffset = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160; </div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="comment">// Materialize a VGPR offset required for the given SGPR/VGPR/Immediate</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="comment">// combination.</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keyword">auto</span> MaterializeVOffset = [&amp;](<a class="code" href="classllvm_1_1Register.html">Register</a> SGPRBase, <a class="code" href="classllvm_1_1Register.html">Register</a> TmpVGPR,</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                                int64_t VOffset) {</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="comment">// We are using a VGPR offset</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    <span class="keywordflow">if</span> (IsFlat &amp;&amp; SGPRBase) {</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;      <span class="comment">// We only have 1 VGPR offset, or 1 SGPR offset. We don&#39;t have a free</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      <span class="comment">// SGPR, so perform the add as vector.</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;      <span class="comment">// We don&#39;t need a base SGPR in the kernel.</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160; </div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;      <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(AMDGPU::V_ADD_U32_e64) &gt;= 2) {</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;        <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ADD_U32_e64), TmpVGPR)</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SGPRBase)</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(VOffset)</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;        <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpVGPR)</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SGPRBase);</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;        <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ADD_U32_e32), TmpVGPR)</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(VOffset)</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpOffsetVGPR);</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;      }</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TmpOffsetVGPR);</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;      <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpVGPR)</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(VOffset);</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    }</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  };</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160; </div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordtype">bool</span> IsOffsetLegal =</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;      IsFlat ? <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(MaxOffset, <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                                      <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>)</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;             : <a class="code" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(MaxOffset);</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordflow">if</span> (!IsOffsetLegal || (IsFlat &amp;&amp; !SOffset &amp;&amp; !ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ad626093afec474495db46935e79c515b">hasFlatScratchSTMode</a>())) {</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    SOffset = <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a>();</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160; </div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    <span class="comment">// We don&#39;t have access to the register scavenger if this function is called</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="comment">// during  PEI::scavengeFrameVirtualRegs() so use LiveRegs in this case.</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="comment">// TODO: Clobbering SCC is not necessary for scratch instructions in the</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="comment">// entry.</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <span class="keywordflow">if</span> (RS) {</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;      SOffset = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">scavengeRegisterBackwards</a>(AMDGPU::SGPR_32RegClass, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">false</span>, 0, <span class="keyword">false</span>);</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160; </div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;      <span class="comment">// Piggy back on the liveness scan we just did see if SCC is dead.</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      CanClobberSCC = !RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>);</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LiveRegs) {</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;      CanClobberSCC = !LiveRegs-&gt;<a class="code" href="classllvm_1_1LivePhysRegs.html#a05ce2aec67d9c398ce268ac0c33c5c7b">contains</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>);</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : AMDGPU::SGPR_32RegClass) {</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;        <span class="keywordflow">if</span> (LiveRegs-&gt;<a class="code" href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">available</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>(), <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;          SOffset = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;        }</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;      }</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    }</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160; </div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="keywordflow">if</span> (ScratchOffsetReg != AMDGPU::NoRegister &amp;&amp; !CanClobberSCC)</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;      SOffset = <a class="code" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160; </div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="keywordflow">if</span> (!SOffset) {</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;      UseVGPROffset = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160; </div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      <span class="keywordflow">if</span> (RS) {</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;        TmpOffsetVGPR = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">scavengeRegisterBackwards</a>(AMDGPU::VGPR_32RegClass, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">false</span>, 0);</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LiveRegs);</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : AMDGPU::VGPR_32RegClass) {</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;          <span class="keywordflow">if</span> (LiveRegs-&gt;<a class="code" href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">available</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>(), <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;            TmpOffsetVGPR = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;          }</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;        }</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;      }</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160; </div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TmpOffsetVGPR);</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!SOffset &amp;&amp; CanClobberSCC) {</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <span class="comment">// There are no free SGPRs, and since we are in the process of spilling</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;      <span class="comment">// VGPRs too.  Since we need a VGPR in order to spill SGPRs (this is true</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      <span class="comment">// on SI/CI and on VI it is true until we implement spilling using scalar</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;      <span class="comment">// stores), we have no way to free up an SGPR.  Our solution here is to</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      <span class="comment">// add the offset directly to the ScratchOffset or StackPtrOffset</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      <span class="comment">// register, and then subtract the offset after the spill to return the</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      <span class="comment">// register to it&#39;s original value.</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160; </div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;      <span class="comment">// TODO: If we don&#39;t have to do an emergency stack slot spill, converting</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;      <span class="comment">// to use the VGPR offset is fewer instructions.</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      <span class="keywordflow">if</span> (!ScratchOffsetReg)</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;        ScratchOffsetReg = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>();</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;      SOffset = ScratchOffsetReg;</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;      ScratchOffsetRegDelta = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      Scavenged = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    }</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160; </div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="comment">// We currently only support spilling VGPRs to EltSize boundaries, meaning</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <span class="comment">// we can simplify the adjustment of Offset here to just scale with</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <span class="comment">// WavefrontSize.</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="keywordflow">if</span> (!IsFlat &amp;&amp; !UseVGPROffset)</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;      <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> *= ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>();</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160; </div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <span class="keywordflow">if</span> (!UseVGPROffset &amp;&amp; !SOffset)</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;could not scavenge SGPR to spill in entry function&quot;</span>);</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160; </div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="keywordflow">if</span> (UseVGPROffset) {</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;      <span class="comment">// We are using a VGPR offset</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;      MaterializeVOffset(ScratchOffsetReg, TmpOffsetVGPR, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ScratchOffsetReg == AMDGPU::NoRegister) {</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;      <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), SOffset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> != 0);</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;      <span class="keyword">auto</span> Add = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), SOffset)</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchOffsetReg)</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;      Add-&gt;getOperand(3).setIsDead(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    }</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160; </div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 0;</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  }</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160; </div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="keywordflow">if</span> (IsFlat &amp;&amp; SOffset == AMDGPU::NoRegister) {</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(LoadStoreOp, AMDGPU::OpName::vaddr) &lt; 0</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;           &amp;&amp; <span class="stringliteral">&quot;Unexpected vaddr for flat scratch with a FI operand&quot;</span>);</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160; </div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <span class="keywordflow">if</span> (UseVGPROffset) {</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;      LoadStoreOp = <a class="code" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">AMDGPU::getFlatScratchInstSVfromSS</a>(LoadStoreOp);</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ad626093afec474495db46935e79c515b">hasFlatScratchSTMode</a>());</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      LoadStoreOp = <a class="code" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">AMDGPU::getFlatScratchInstSTfromSS</a>(LoadStoreOp);</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    }</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160; </div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    Desc = &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LoadStoreOp);</div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  }</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160; </div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = NumSubRegs + NumRemSubRegs, RegOffset = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>;</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;       ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, RegOffset += EltSize) {</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == NumSubRegs) {</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;      EltSize = RemSize;</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;      LoadStoreOp = <a class="code" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, LoadStoreOp, EltSize);</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    }</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    Desc = &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LoadStoreOp);</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160; </div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    <span class="keywordflow">if</span> (!IsFlat &amp;&amp; UseVGPROffset) {</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;      <span class="keywordtype">int</span> NewLoadStoreOp = IsStore ? <a class="code" href="SIRegisterInfo_8cpp.html#a0bce5d32f25712c3d538ba9892f7bab7">getOffenMUBUFStore</a>(LoadStoreOp)</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;                                   : <a class="code" href="SIRegisterInfo_8cpp.html#af684573fd6deeb84f46bd0fc7d11483d">getOffenMUBUFLoad</a>(LoadStoreOp);</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;      Desc = &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewLoadStoreOp);</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    }</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160; </div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    <span class="keywordflow">if</span> (UseVGPROffset &amp;&amp; TmpOffsetVGPR == TmpIntermediateVGPR) {</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;      <span class="comment">// If we are spilling an AGPR beyond the range of the memory instruction</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;      <span class="comment">// offset and need to use a VGPR offset, we ideally have at least 2</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;      <span class="comment">// scratch VGPRs. If we don&#39;t have a second free VGPR without spilling,</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;      <span class="comment">// recycle the VGPR used for the offset which requires resetting after</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;      <span class="comment">// each subregister.</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160; </div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;      MaterializeVOffset(ScratchOffsetReg, TmpOffsetVGPR, MaterializedOffset);</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    }</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160; </div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="keywordtype">unsigned</span> NumRegs = EltSize / 4;</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> == 1</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;            ? ValueReg</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;            : <a class="code" href="classllvm_1_1Register.html">Register</a>(getSubReg(ValueReg,</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;                                 <a class="code" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(RegOffset / 4, NumRegs)));</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160; </div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <span class="keywordtype">unsigned</span> SOffsetRegState = 0;</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keywordtype">unsigned</span> SrcDstRegState = <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(!IsStore);</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsLastSubReg = <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> + 1 == <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>;</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsFirstSubReg = <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == 0;</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <span class="keywordflow">if</span> (IsLastSubReg) {</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;      SOffsetRegState |= <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Scavenged);</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;      <span class="comment">// The last implicit use carries the &quot;Kill&quot; flag.</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;      SrcDstRegState |= <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill);</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    }</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160; </div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    <span class="comment">// Make sure the whole register is defined if there are undef components by</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <span class="comment">// adding an implicit def of the super-reg on the first instruction.</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    <span class="keywordtype">bool</span> NeedSuperRegDef = <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> &gt; 1 &amp;&amp; IsStore &amp;&amp; IsFirstSubReg;</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="keywordtype">bool</span> NeedSuperRegImpOperand = <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> &gt; 1;</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160; </div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <span class="comment">// Remaining element size to spill into memory after some parts of it</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <span class="comment">// spilled into either AGPRs or VGPRs.</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <span class="keywordtype">unsigned</span> RemEltSize = EltSize;</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160; </div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="comment">// AGPRs to spill VGPRs and vice versa are allocated in a reverse order,</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="comment">// starting from the last lane. In case if a register cannot be completely</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <span class="comment">// spilled into another register that will ensure its alignment does not</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="comment">// change. For targets with VGPR alignment requirement this is important</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="comment">// in case of flat scratch usage as we might get a scratch_load or</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <span class="comment">// scratch_store of an unaligned register otherwise.</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> LaneS = (RegOffset + EltSize) / 4 - 1, Lane = LaneS,</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;             LaneE = RegOffset / 4;</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;         Lane &gt;= LaneE; --Lane) {</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;      <span class="keywordtype">bool</span> IsSubReg = <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> &gt; 1 || EltSize &gt; 4;</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Sub = IsSubReg</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;             ? <a class="code" href="classllvm_1_1Register.html">Register</a>(getSubReg(ValueReg, <a class="code" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(Lane)))</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;             : ValueReg;</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;      <span class="keyword">auto</span> MIB = <a class="code" href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a>(ST, <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, Lane, Sub, IsKill);</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;      <span class="keywordflow">if</span> (!MIB.getInstr())</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      <span class="keywordflow">if</span> (NeedSuperRegDef || (IsSubReg &amp;&amp; IsStore &amp;&amp; Lane == LaneS &amp;&amp; IsFirstSubReg)) {</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;        MIB.addReg(ValueReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;        NeedSuperRegDef = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;      }</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;      <span class="keywordflow">if</span> ((IsSubReg || NeedSuperRegImpOperand) &amp;&amp; (IsFirstSubReg || IsLastSubReg)) {</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;        NeedSuperRegImpOperand = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;        <span class="keywordtype">unsigned</span> State = SrcDstRegState;</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;        <span class="keywordflow">if</span> (!IsLastSubReg || (Lane != LaneE))</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;          State &amp;= ~RegState<a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">::Kill</a>;</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;        <span class="keywordflow">if</span> (!IsFirstSubReg || (Lane != LaneS))</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;          State &amp;= ~RegState<a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da72c17e2ff2d5af62a30e56ac152aa8d5">::Define</a>;</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;        MIB.addReg(ValueReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | State);</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      }</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;      RemEltSize -= 4;</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    }</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160; </div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <span class="keywordflow">if</span> (!RemEltSize) <span class="comment">// Fully spilled into AGPRs.</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160; </div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    <span class="keywordflow">if</span> (RemEltSize != EltSize) { <span class="comment">// Partially spilled to AGPRs</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IsFlat &amp;&amp; EltSize &gt; 4);</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160; </div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;      <span class="keywordtype">unsigned</span> NumRegs = RemEltSize / 4;</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code" href="classllvm_1_1Register.html">Register</a>(getSubReg(ValueReg,</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;                        <a class="code" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(RegOffset / 4, NumRegs)));</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      <span class="keywordtype">unsigned</span> Opc = <a class="code" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, LoadStoreOp, RemEltSize);</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      Desc = &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc);</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    }</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160; </div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="keywordtype">unsigned</span> FinalReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160; </div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    <span class="keywordflow">if</span> (IsAGPR) {</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltSize == 4);</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160; </div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;      <span class="keywordflow">if</span> (!TmpIntermediateVGPR) {</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;        TmpIntermediateVGPR = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7f30f9a28894281de1c9f3d039eaa75f">getVGPRForAGPRCopy</a>();</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a>(TmpIntermediateVGPR));</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;      }</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;      <span class="keywordflow">if</span> (IsStore) {</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;        <span class="keyword">auto</span> AccRead = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;                               <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ACCVGPR_READ_B32_e64),</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;                               TmpIntermediateVGPR)</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;                           .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        <span class="keywordflow">if</span> (NeedSuperRegDef)</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;          AccRead.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ValueReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;        AccRead-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a698b6937d98b7ee400dee8b7b3c8a4bd">setAsmPrinterFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">MachineInstr::ReloadReuse</a>);</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;      }</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = TmpIntermediateVGPR;</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (UseVGPROffset) {</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;      <span class="comment">// FIXME: change to scavengeRegisterBackwards()</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      <span class="keywordflow">if</span> (!TmpOffsetVGPR) {</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;        TmpOffsetVGPR = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0);</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;        RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(TmpOffsetVGPR);</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;      }</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    }</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160; </div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PInfo = BasePtrInfo.<a class="code" href="structllvm_1_1MachinePointerInfo.html#a9459055a98e20980521289e8d20fcc7e">getWithOffset</a>(RegOffset);</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *NewMMO =</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;        MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(PInfo, MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>(), RemEltSize,</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;                                 <a class="code" href="namespacellvm.html#acd6aa057934751aaac54e5c18bcc18eb">commonAlignment</a>(Alignment, RegOffset));</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160; </div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    <span class="keyword">auto</span> MIB =</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;        <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, *Desc)</div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(!IsStore) | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160; </div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">if</span> (UseVGPROffset) {</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;      <span class="comment">// For an AGPR spill, we reuse the same temp VGPR for the offset and the</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;      <span class="comment">// intermediate accvgpr_write.</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpOffsetVGPR, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsLastSubReg &amp;&amp; !IsAGPR));</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    }</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160; </div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <span class="keywordflow">if</span> (!IsFlat)</div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2f10d8d12924c5866f49408dad1b8f1f">getScratchRSrcReg</a>());</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160; </div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keywordflow">if</span> (SOffset == AMDGPU::NoRegister) {</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;      <span class="keywordflow">if</span> (!IsFlat) {</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;        <span class="keywordflow">if</span> (UseVGPROffset &amp;&amp; ScratchOffsetReg) {</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchOffsetReg);</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>());</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;          MIB.addImm(0);</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;        }</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;      }</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;      MIB.addReg(SOffset, SOffsetRegState);</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    }</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    MIB.addImm(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + RegOffset)</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;       .addImm(0); <span class="comment">// cpol</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    <span class="keywordflow">if</span> (!IsFlat)</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;      MIB.addImm(0); <span class="comment">// swz</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    MIB.addMemOperand(NewMMO);</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160; </div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="keywordflow">if</span> (!IsAGPR &amp;&amp; NeedSuperRegDef)</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;      MIB.addReg(ValueReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160; </div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keywordflow">if</span> (!IsStore &amp;&amp; IsAGPR &amp;&amp; TmpIntermediateVGPR != AMDGPU::NoRegister) {</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;      MIB = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ACCVGPR_WRITE_B32_e64),</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                    FinalReg)</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpIntermediateVGPR, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;      MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a698b6937d98b7ee400dee8b7b3c8a4bd">setAsmPrinterFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">MachineInstr::ReloadReuse</a>);</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    }</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160; </div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <span class="keywordflow">if</span> (NeedSuperRegImpOperand &amp;&amp; (IsFirstSubReg || IsLastSubReg))</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;      MIB.addReg(ValueReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | SrcDstRegState);</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  }</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160; </div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keywordflow">if</span> (ScratchOffsetRegDelta != 0) {</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <span class="comment">// Subtract the offset we added to the ScratchOffset register.</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), SOffset)</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SOffset)</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-ScratchOffsetRegDelta);</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  }</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;}</div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160; </div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856"> 1673</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">SIRegisterInfo::buildVGPRSpillLoadStore</a>(<a class="code" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> &amp;SB, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;                                             <span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">bool</span> IsLoad,</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;                                             <span class="keywordtype">bool</span> IsKill)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <span class="comment">// Load/store VGPR</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">getStackID</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) != <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160; </div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FrameReg =</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;      FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">isFixedObjectIndex</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) &amp;&amp; <a class="code" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>)</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;          ? <a class="code" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a>()</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;          : <a class="code" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>);</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160; </div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a8320a54de0a273478de910ac3795058b">getObjectAlign</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      PtrInfo, IsLoad ? <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> : <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>,</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;      SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a>, Alignment);</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160; </div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">if</span> (IsLoad) {</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <span class="keywordtype">unsigned</span> Opc = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::SCRATCH_LOAD_DWORD_SADDR</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;                                          : AMDGPU::BUFFER_LOAD_DWORD_OFFSET;</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <a class="code" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a>(*SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, Opc, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <span class="keyword">false</span>,</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;                        FrameReg, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> * SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a>, MMO, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>);</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <span class="keywordtype">unsigned</span> Opc = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::SCRATCH_STORE_DWORD_SADDR</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;                                          : AMDGPU::BUFFER_STORE_DWORD_OFFSET;</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <a class="code" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a>(*SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, Opc, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, IsKill,</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;                        FrameReg, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> * SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a>, MMO, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>);</div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="comment">// This only ever adds one VGPR spill</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">addToSpilledVGPRs</a>(1);</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  }</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;}</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160; </div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a9e595daa767aa0d59a292ad50f2ffa31"> 1706</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a9e595daa767aa0d59a292ad50f2ffa31">SIRegisterInfo::spillSGPR</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                               <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes,</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;                               <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS, <span class="keywordtype">bool</span> OnlyToVGPR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <a class="code" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> SB(*<span class="keyword">this</span>, *ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>(), isWave32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, RS);</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160; </div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SpilledReg&gt;</a> VGPRSpills = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a834f0dce1b24bcea3556bb55d4da7354">getSGPRSpillToVGPRLanes</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordtype">bool</span> SpillToVGPR = !VGPRSpills.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>();</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">if</span> (OnlyToVGPR &amp;&amp; !SpillToVGPR)</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160; </div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SpillToVGPR || (SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>() &amp;&amp;</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;                         SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">getFrameOffsetReg</a>()));</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160; </div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">if</span> (SpillToVGPR) {</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160; </div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == VGPRSpills.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &amp;&amp;</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;           <span class="stringliteral">&quot;Num of VGPR lanes should be equal to num of SGPRs spilled&quot;</span>);</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160; </div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;          SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;              ? SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;              : <a class="code" href="classllvm_1_1Register.html">Register</a>(getSubReg(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]));</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;      <a class="code" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">SpilledReg</a> Spill = VGPRSpills[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160; </div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;      <span class="keywordtype">bool</span> IsFirstSubreg = <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == 0;</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;      <span class="keywordtype">bool</span> IsLastSubreg = <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> - 1;</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      <span class="keywordtype">bool</span> UseKill = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a> &amp;&amp; IsLastSubreg;</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160; </div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160; </div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;      <span class="comment">// Mark the &quot;old value of vgpr&quot; input undef only if this is the first sgpr</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;      <span class="comment">// spill to this specific vgpr in the first basic block.</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;      <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>,</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                         SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_WRITELANE_B32), Spill.<a class="code" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">VGPR</a>)</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(UseKill))</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Spill.<a class="code" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">Lane</a>)</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Spill.<a class="code" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">VGPR</a>);</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;      <span class="keywordflow">if</span> (Indexes) {</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;        <span class="keywordflow">if</span> (IsFirstSubreg)</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;          Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ae59d457759eabf9feb31656d3a8bb8b0">replaceMachineInstrInMaps</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;          Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">insertMachineInstrInMaps</a>(*MIB);</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;      }</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160; </div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;      <span class="keywordflow">if</span> (IsFirstSubreg &amp;&amp; SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1) {</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;        <span class="comment">// We may be spilling a super-register which is only partially defined,</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;        <span class="comment">// and need to ensure later spills think the value is defined.</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;        MIB.addReg(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;      }</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160; </div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;      <span class="keywordflow">if</span> (SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1 &amp;&amp; (IsFirstSubreg || IsLastSubreg))</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;        MIB.addReg(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(UseKill) | <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160; </div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;      <span class="comment">// FIXME: Since this spills to another register instead of an actual</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;      <span class="comment">// frame index, we should delete the frame index when all references to</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;      <span class="comment">// it are fixed.</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    }</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">prepare</a>();</div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160; </div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    <span class="comment">// SubReg carries the &quot;Kill&quot; flag when SubReg == SB.SuperReg.</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="keywordtype">unsigned</span> SubKillState = <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>((SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1) &amp;&amp; SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>);</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160; </div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="comment">// Per VGPR helper data</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="keyword">auto</span> PVD = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>();</div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160; </div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 0; <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &lt; PVD.NumVGPRs; ++<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;      <span class="keywordtype">unsigned</span> TmpVGPRFlags = <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>;</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160; </div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;      <span class="comment">// Write sub registers into the VGPR</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> * PVD.PerVGPR,</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;                    <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>((<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + 1) * PVD.PerVGPR, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;           <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;            SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;                ? SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;                : <a class="code" href="classllvm_1_1Register.html">Register</a>(getSubReg(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]));</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160; </div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;        <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> WriteLane =</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;            <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_WRITELANE_B32),</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;                    SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>)</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, SubKillState)</div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> % PVD.PerVGPR)</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, TmpVGPRFlags);</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;        TmpVGPRFlags = 0;</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160; </div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;        <span class="keywordflow">if</span> (Indexes) {</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == 0)</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;            Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ae59d457759eabf9feb31656d3a8bb8b0">replaceMachineInstrInMaps</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *WriteLane);</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;          <span class="keywordflow">else</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;            Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">insertMachineInstrInMaps</a>(*WriteLane);</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;        }</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160; </div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;        <span class="comment">// There could be undef components of a spilled super register.</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;        <span class="comment">// TODO: Can we detect this and skip the spill?</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;        <span class="keywordflow">if</span> (SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1) {</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;          <span class="comment">// The last implicit use of the SB.SuperReg carries the &quot;Kill&quot; flag.</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;          <span class="keywordtype">unsigned</span> SuperKillState = 0;</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> + 1 == SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>)</div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;            SuperKillState |= <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>);</div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;          WriteLane.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | SuperKillState);</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;        }</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;      }</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160; </div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;      <span class="comment">// Write out VGPR</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;      SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">readWriteTmpVGPR</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="comment">/*IsLoad*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    }</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160; </div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">restore</a>();</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  }</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160; </div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">addToSpilledSGPRs</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160; </div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a0dbecb97d916d10bb623cf46c199e0ae">removeAllRegUnitsForPhysReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>);</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160; </div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;}</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160; </div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ad8fbec56bf14eeec5756c118ea1c59de"> 1826</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ad8fbec56bf14eeec5756c118ea1c59de">SIRegisterInfo::restoreSGPR</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;                                 <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes,</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;                                 <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS, <span class="keywordtype">bool</span> OnlyToVGPR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <a class="code" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> SB(*<span class="keyword">this</span>, *ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>(), isWave32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, RS);</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160; </div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SpilledReg&gt;</a> VGPRSpills = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a834f0dce1b24bcea3556bb55d4da7354">getSGPRSpillToVGPRLanes</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="keywordtype">bool</span> SpillToVGPR = !VGPRSpills.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>();</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordflow">if</span> (OnlyToVGPR &amp;&amp; !SpillToVGPR)</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160; </div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <span class="keywordflow">if</span> (SpillToVGPR) {</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;          SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;              ? SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;              : <a class="code" href="classllvm_1_1Register.html">Register</a>(getSubReg(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]));</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160; </div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;      <a class="code" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">SpilledReg</a> Spill = VGPRSpills[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;      <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_READLANE_B32),</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;                         <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Spill.<a class="code" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">VGPR</a>)</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Spill.<a class="code" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">Lane</a>);</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;      <span class="keywordflow">if</span> (SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1 &amp;&amp; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == 0)</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;      <span class="keywordflow">if</span> (Indexes) {</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> - 1)</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;          Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ae59d457759eabf9feb31656d3a8bb8b0">replaceMachineInstrInMaps</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;          Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">insertMachineInstrInMaps</a>(*MIB);</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;      }</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    }</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">prepare</a>();</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160; </div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    <span class="comment">// Per VGPR helper data</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    <span class="keyword">auto</span> PVD = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>();</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160; </div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 0; <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &lt; PVD.NumVGPRs; ++<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;      <span class="comment">// Load in VGPR data</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;      SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">readWriteTmpVGPR</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="comment">/*IsLoad*/</span> <span class="keyword">true</span>);</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160; </div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;      <span class="comment">// Unpack lanes</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> * PVD.PerVGPR,</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;                    <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>((<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + 1) * PVD.PerVGPR, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;           <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;            SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;                ? SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;                : <a class="code" href="classllvm_1_1Register.html">Register</a>(getSubReg(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]));</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160; </div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;        <span class="keywordtype">bool</span> LastSubReg = (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> + 1 == <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>);</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;        <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>,</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;                           SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_READLANE_B32), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;                       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(LastSubReg))</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;                       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;        <span class="keywordflow">if</span> (SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1 &amp;&amp; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == 0)</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;        <span class="keywordflow">if</span> (Indexes) {</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> - 1)</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;            Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ae59d457759eabf9feb31656d3a8bb8b0">replaceMachineInstrInMaps</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;          <span class="keywordflow">else</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;            Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">insertMachineInstrInMaps</a>(*MIB);</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;        }</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;      }</div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    }</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160; </div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">restore</a>();</div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  }</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160; </div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160; </div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a0dbecb97d916d10bb623cf46c199e0ae">removeAllRegUnitsForPhysReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>);</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160; </div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;}</div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160; </div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250"> 1903</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250">SIRegisterInfo::spillEmergencySGPR</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreMBB,</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> SGPR, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  <a class="code" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> SB(*<span class="keyword">this</span>, *ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>(), isWave32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SGPR, <span class="keyword">false</span>, 0,</div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;                      RS);</div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">prepare</a>();</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <span class="comment">// Generate the spill of SGPR to SB.TmpVGPR.</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  <span class="keywordtype">unsigned</span> SubKillState = <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>((SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1) &amp;&amp; SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>);</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="keyword">auto</span> PVD = SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>();</div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 0; <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &lt; PVD.NumVGPRs; ++<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="keywordtype">unsigned</span> TmpVGPRFlags = <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>;</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    <span class="comment">// Write sub registers into the VGPR</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> * PVD.PerVGPR,</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;                  <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>((<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + 1) * PVD.PerVGPR, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;         <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;          SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;              ? SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;              : <a class="code" href="classllvm_1_1Register.html">Register</a>(getSubReg(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]));</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160; </div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> WriteLane =</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;          <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_WRITELANE_B32),</div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;                  SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>)</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, SubKillState)</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> % PVD.PerVGPR)</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, TmpVGPRFlags);</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;      TmpVGPRFlags = 0;</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;      <span class="comment">// There could be undef components of a spilled super register.</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;      <span class="comment">// TODO: Can we detect this and skip the spill?</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;      <span class="keywordflow">if</span> (SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1) {</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;        <span class="comment">// The last implicit use of the SB.SuperReg carries the &quot;Kill&quot; flag.</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;        <span class="keywordtype">unsigned</span> SuperKillState = 0;</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> + 1 == SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>)</div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;          SuperKillState |= <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>);</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;        WriteLane.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | SuperKillState);</div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;      }</div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;    }</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <span class="comment">// Don&#39;t need to write VGPR out.</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  }</div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160; </div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  <span class="comment">// Restore clobbered registers in the specified restore block.</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = RestoreMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1181ec84c08b8b5aa563db567163a48a">setMI</a>(&amp;RestoreMBB, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <span class="comment">// Generate the restore of SGPR from SB.TmpVGPR.</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 0; <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &lt; PVD.NumVGPRs; ++<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <span class="comment">// Don&#39;t need to load VGPR in.</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    <span class="comment">// Unpack lanes</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> * PVD.PerVGPR,</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;                  <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>((<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + 1) * PVD.PerVGPR, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;         <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;          SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;              ? SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;              : <a class="code" href="classllvm_1_1Register.html">Register</a>(getSubReg(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]));</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;      <span class="keywordtype">bool</span> LastSubReg = (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> + 1 == <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>);</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;      <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_READLANE_B32),</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;                         <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(LastSubReg))</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;      <span class="keywordflow">if</span> (SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1 &amp;&amp; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == 0)</div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;    }</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  }</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">restore</a>();</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160; </div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">addToSpilledSGPRs</a>(SB.<a class="code" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;}</div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">/// Special case of eliminateFrameIndex. Returns true if the SGPR was spilled to</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">/// a VGPR and the stack slot can be safely eliminated when all other users are</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">/// handled.</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac2ab829b21a18819836efa18cb9553cd"> 1975</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ac2ab829b21a18819836efa18cb9553cd">SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a>(</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> FI, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes, <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) {</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S384_SAVE:</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S352_SAVE:</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S320_SAVE:</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S288_SAVE:</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_SAVE:</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_SAVE:</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE:</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a9e595daa767aa0d59a292ad50f2ffa31">spillSGPR</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FI, RS, Indexes, LIS, <span class="keyword">true</span>);</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S384_RESTORE:</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S352_RESTORE:</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S320_RESTORE:</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S288_RESTORE:</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_RESTORE:</div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_RESTORE:</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE:</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ad8fbec56bf14eeec5756c118ea1c59de">restoreSGPR</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FI, RS, Indexes, LIS, <span class="keyword">true</span>);</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not an SGPR spill instruction&quot;</span>);</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  }</div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;}</div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160; </div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#acd7a7dc7a2d3ba79fe5ee12378638317"> 2014</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#acd7a7dc7a2d3ba79fe5ee12378638317">SIRegisterInfo::eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;                                        <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;                                        <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent()-&gt;getParent();</div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160; </div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SPAdj == 0 &amp;&amp; <span class="stringliteral">&quot;unhandled SP adjustment in call sequence?&quot;</span>);</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160; </div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FIOp = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(FIOperandNum);</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(FIOperandNum).getIndex();</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160; </div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FrameReg = FrameInfo.isFixedObjectIndex(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) &amp;&amp; <a class="code" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a>(*MF)</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;                          ? <a class="code" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a>()</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;                          : <a class="code" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(*MF);</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160; </div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) {</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;    <span class="comment">// SGPR register spill</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S384_SAVE:</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S352_SAVE:</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S320_SAVE:</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S288_SAVE:</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_SAVE:</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_SAVE:</div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE: {</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a9e595daa767aa0d59a292ad50f2ffa31">spillSGPR</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, RS);</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;    }</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160; </div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <span class="comment">// SGPR register restore</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S384_RESTORE:</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S352_RESTORE:</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S320_RESTORE:</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S288_RESTORE:</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_RESTORE:</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_RESTORE:</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE: {</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ad8fbec56bf14eeec5756c118ea1c59de">restoreSGPR</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, RS);</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    }</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160; </div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    <span class="comment">// VGPR register spill</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_SAVE:</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V384_SAVE:</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V352_SAVE:</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V320_SAVE:</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V288_SAVE:</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V224_SAVE:</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V192_SAVE:</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_SAVE:</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_SAVE:</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_SAVE:</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A384_SAVE:</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A352_SAVE:</div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A320_SAVE:</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A288_SAVE:</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A256_SAVE:</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A224_SAVE:</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A192_SAVE:</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A160_SAVE:</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_SAVE:</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A96_SAVE:</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_SAVE:</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_SAVE:</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV1024_SAVE:</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV512_SAVE:</div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV384_SAVE:</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV352_SAVE:</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV320_SAVE:</div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV288_SAVE:</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV256_SAVE:</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV224_SAVE:</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV192_SAVE:</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV160_SAVE:</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV128_SAVE:</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV96_SAVE:</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV64_SAVE:</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV32_SAVE: {</div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VData = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;                                                         AMDGPU::OpName::vdata);</div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset)-&gt;getReg() ==</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;             MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>());</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160; </div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;      <span class="keywordtype">unsigned</span> Opc = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::SCRATCH_STORE_DWORD_SADDR</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;                                            : AMDGPU::BUFFER_STORE_DWORD_OFFSET;</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;      <span class="keyword">auto</span> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;      <a class="code" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a>(</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;          *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, Opc, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, VData-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), VData-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(), FrameReg,</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;          <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset)-&gt;getImm(),</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;          *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin(), RS);</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;      MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">addToSpilledVGPRs</a>(<a class="code" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()));</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    }</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_RESTORE:</div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V192_RESTORE:</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V224_RESTORE:</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V288_RESTORE:</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V320_RESTORE:</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V352_RESTORE:</div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V384_RESTORE:</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE:</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_RESTORE:</div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_RESTORE:</div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_RESTORE:</div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A96_RESTORE:</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_RESTORE:</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A160_RESTORE:</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A192_RESTORE:</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A224_RESTORE:</div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A256_RESTORE:</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A288_RESTORE:</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A320_RESTORE:</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A352_RESTORE:</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A384_RESTORE:</div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_RESTORE:</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_RESTORE:</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV32_RESTORE:</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV64_RESTORE:</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV96_RESTORE:</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV128_RESTORE:</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV160_RESTORE:</div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV192_RESTORE:</div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV224_RESTORE:</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV256_RESTORE:</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV288_RESTORE:</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV320_RESTORE:</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV352_RESTORE:</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV384_RESTORE:</div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV512_RESTORE:</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV1024_RESTORE: {</div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VData = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;                                                         AMDGPU::OpName::vdata);</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset)-&gt;getReg() ==</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;             MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>());</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160; </div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;      <span class="keywordtype">unsigned</span> Opc = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::SCRATCH_LOAD_DWORD_SADDR</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;                                            : AMDGPU::BUFFER_LOAD_DWORD_OFFSET;</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;      <span class="keyword">auto</span> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;      <a class="code" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a>(</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;          *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, Opc, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, VData-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), VData-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(), FrameReg,</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;          <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset)-&gt;getImm(),</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;          *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin(), RS);</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    }</div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160; </div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <span class="keywordflow">default</span>: {</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;      <span class="comment">// Other access to frame index</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160; </div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;      int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = FrameInfo.getObjectOffset(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;      <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>()) {</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isFLATScratch(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((int16_t)FIOperandNum ==</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;                 <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;                                            AMDGPU::OpName::saddr));</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160; </div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;          <span class="comment">// The offset is always swizzled, just replace it</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;          <span class="keywordflow">if</span> (FrameReg)</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;            FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(FrameReg, <span class="keyword">false</span>);</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160; </div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160; </div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;          <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetOp =</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;            <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset);</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;          int64_t NewOffset = <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + OffsetOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(NewOffset, <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;                                     <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>)) {</div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;            OffsetOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewOffset);</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;            <span class="keywordflow">if</span> (FrameReg)</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;            <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 0;</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;          }</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160; </div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;            <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode();</div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;            <span class="keywordtype">int</span> NewOpc = -1;</div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::vaddr)) {</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;              NewOpc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a5c4e292db193538fa8ef82438d1ca2e2">AMDGPU::getFlatScratchInstSVfromSVS</a>(Opc);</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ad626093afec474495db46935e79c515b">hasFlatScratchSTMode</a>()) {</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;              <span class="comment">// On GFX10 we have ST mode to use no registers for an address.</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;              <span class="comment">// Otherwise we need to materialize 0 into an SGPR.</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;              NewOpc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">AMDGPU::getFlatScratchInstSTfromSS</a>(Opc);</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;            }</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160; </div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;            <span class="keywordflow">if</span> (NewOpc != -1) {</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;              <span class="comment">// removeOperand doesn&#39;t fixup tied operand indexes as it goes, so</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;              <span class="comment">// it asserts. Untie vdst_in for now and retie them afterwards.</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;              <span class="keywordtype">int</span> VDstIn = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc,</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;                                                     AMDGPU::OpName::vdst_in);</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;              <span class="keywordtype">bool</span> TiedVDst = VDstIn != -1 &amp;&amp;</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;                              <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(VDstIn).isReg() &amp;&amp;</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;                              <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(VDstIn).isTied();</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;              <span class="keywordflow">if</span> (TiedVDst)</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;                <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;untieRegOperand(VDstIn);</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160; </div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;              <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;removeOperand(</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;                  <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::saddr));</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160; </div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;              <span class="keywordflow">if</span> (TiedVDst) {</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;                <span class="keywordtype">int</span> NewVDst =</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;                    <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpc, AMDGPU::OpName::vdst);</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;                <span class="keywordtype">int</span> NewVDstIn =</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;                    <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpc, AMDGPU::OpName::vdst_in);</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;                <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (NewVDst != -1 &amp;&amp; NewVDstIn != -1 &amp;&amp; <span class="stringliteral">&quot;Must be tied!&quot;</span>);</div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;                <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;tieOperands(NewVDst, NewVDstIn);</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;              }</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;              <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;setDesc(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc));</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;            }</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;          }</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;        }</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160; </div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;        <span class="keywordflow">if</span> (!FrameReg) {</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;          FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isImmOperandLegal(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FIOperandNum, FIOp))</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;        }</div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160; </div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;        <span class="comment">// We need to use register here. Check if we can use an SGPR or need</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;        <span class="comment">// a VGPR.</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;        FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(<a class="code" href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">AMDGPU::M0</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;        <span class="keywordtype">bool</span> UseSGPR = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isOperandLegal(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FIOperandNum, &amp;FIOp);</div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160; </div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &amp;&amp; FrameReg &amp;&amp; UseSGPR) {</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;          FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(FrameReg);</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;        }</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160; </div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = UseSGPR ? &amp;AMDGPU::SReg_32_XM0RegClass</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;                                                : &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160; </div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(RC, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, !UseSGPR);</div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;        FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(TmpReg);</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;        FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>();</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160; </div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;        <span class="keywordflow">if</span> ((!FrameReg || !<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) &amp;&amp; TmpReg) {</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;          <span class="keywordtype">unsigned</span> Opc = UseSGPR ? AMDGPU::S_MOV_B32 : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;          <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc), TmpReg);</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;          <span class="keywordflow">if</span> (FrameReg)</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;            MIB.addReg(FrameReg);</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;          <span class="keywordflow">else</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;            MIB.addImm(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160; </div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;        }</div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160; </div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;        <span class="keywordtype">bool</span> NeedSaveSCC =</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;            RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>) &amp;&amp; !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;definesRegister(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>);</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160; </div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> TmpSReg =</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;            UseSGPR ? TmpReg</div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;                    : RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0,</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;                                           !UseSGPR);</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160; </div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;        <span class="comment">// TODO: for flat scratch another attempt can be made with a VGPR index</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;        <span class="comment">//       if no SGPRs can be scavenged.</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;        <span class="keywordflow">if</span> ((!TmpSReg &amp;&amp; !FrameReg) || (!TmpReg &amp;&amp; !UseSGPR))</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;          <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Cannot scavenge register in FI elimination!&quot;</span>);</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160; </div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;        <span class="keywordflow">if</span> (!TmpSReg) {</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;          <span class="comment">// Use frame register and restore it after.</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;          TmpSReg = FrameReg;</div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;          FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(FrameReg);</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;          FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;        }</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160; </div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;        <span class="keywordflow">if</span> (NeedSaveSCC) {</div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &amp; 0x1) &amp;&amp; <span class="stringliteral">&quot;Flat scratch offset must be aligned!&quot;</span>);</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;          <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADDC_U32), TmpSReg)</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg)</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;          <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_BITCMP1_B32))</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpSReg)</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;          <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_BITSET0_B32), TmpSReg)</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpSReg);</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;          <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), TmpSReg)</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg)</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;        }</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160; </div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;        <span class="keywordflow">if</span> (!UseSGPR)</div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;          <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpReg)</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpSReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160; </div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;        <span class="keywordflow">if</span> (TmpSReg == FrameReg) {</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;          <span class="comment">// Undo frame register modification.</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;          <span class="keywordflow">if</span> (NeedSaveSCC &amp;&amp; !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;registerDefIsDead(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>)) {</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;                <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, std::next(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADDC_U32),</div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;                        TmpSReg)</div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg)</div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;            <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_BITCMP1_B32))</div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpSReg)</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;            <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_BITSET0_B32),</div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;                    TmpSReg)</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpSReg);</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;          } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;            <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, std::next(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32),</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;                    FrameReg)</div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg)</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;          }</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;        }</div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160; </div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;      }</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160; </div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;      <span class="keywordtype">bool</span> IsMUBUF = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isMUBUF(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160; </div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;      <span class="keywordflow">if</span> (!IsMUBUF &amp;&amp; !MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;        <span class="comment">// Convert to a swizzled stack address by scaling by the wave size.</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;        <span class="comment">// In an entry function/kernel the offset is already swizzled.</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;        <span class="keywordtype">bool</span> IsSALU = <a class="code" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getOpRegClass(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FIOperandNum));</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;        <span class="keywordtype">bool</span> LiveSCC =</div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;            RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>) &amp;&amp; !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;definesRegister(<a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>);</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = IsSALU &amp;&amp; !LiveSCC</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;                                            ? &amp;AMDGPU::SReg_32RegClass</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;                                            : &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;        <span class="keywordtype">bool</span> IsCopy = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::V_MOV_B32_e32 ||</div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;                      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::V_MOV_B32_e64;</div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = IsCopy ? <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getReg()</div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;                                    : RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(RC, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0);</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160; </div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;        int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = FrameInfo.getObjectOffset(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> == 0) {</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;          <span class="keywordtype">unsigned</span> OpCode = IsSALU &amp;&amp; !LiveSCC ? AMDGPU::S_LSHR_B32</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;                                               : AMDGPU::V_LSHRREV_B32_e64;</div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;          <span class="comment">// XXX - This never happens because of emergency scavenging slot at 0?</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;          <span class="keyword">auto</span> <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(OpCode), ResultReg)</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;                           .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>())</div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;                           .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg);</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;          <span class="keywordflow">if</span> (IsSALU &amp;&amp; !LiveSCC)</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;            <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>.getInstr()-&gt;getOperand(3).setIsDead(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;          <span class="keywordflow">if</span> (IsSALU &amp;&amp; LiveSCC) {</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> NewDest =</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;                RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SReg_32RegClass, <a class="code" href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>, 0);</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;            <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;                    NewDest)</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ResultReg);</div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;            ResultReg = NewDest;</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;          }</div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;          <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;          <span class="keywordflow">if</span> (!IsSALU) {</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;            <span class="keywordflow">if</span> ((MIB = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getAddNoCarry(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, ResultReg, *RS)) !=</div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;                <span class="keyword">nullptr</span>) {</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;              <span class="comment">// Reuse ResultReg in intermediate step.</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;              <a class="code" href="classllvm_1_1Register.html">Register</a> ScaledReg = ResultReg;</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160; </div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;              <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *MIB, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_LSHRREV_B32_e64),</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;                      ScaledReg)</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>())</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg);</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160; </div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;              <span class="keyword">const</span> <span class="keywordtype">bool</span> IsVOP2 = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_ADD_U32_e32;</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160; </div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;              <span class="comment">// TODO: Fold if use instruction is another add of a constant.</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;              <span class="keywordflow">if</span> (IsVOP2 || <a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>())) {</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;                <span class="comment">// FIXME: This can fail</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;                MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;                MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;                <span class="keywordflow">if</span> (!IsVOP2)</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;                  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;              } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;                <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_ADD_CO_U32_e64 &amp;&amp;</div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;                       <span class="stringliteral">&quot;Need to reuse carry out register&quot;</span>);</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160; </div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;                <span class="comment">// Use scavenged unused carry out as offset register.</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;                <a class="code" href="classllvm_1_1Register.html">Register</a> ConstOffsetReg;</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;                <span class="keywordflow">if</span> (!isWave32)</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;                  ConstOffsetReg = getSubReg(MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(1), AMDGPU::sub0);</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;                  ConstOffsetReg = MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(1);</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160; </div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;                <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *MIB, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), ConstOffsetReg)</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;                MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ConstOffsetReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;                MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;                MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;              }</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;            }</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;          }</div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;          <span class="keywordflow">if</span> (!MIB || IsSALU) {</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;            <span class="comment">// We have to produce a carry out, and there isn&#39;t a free SGPR pair</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;            <span class="comment">// for it. We can keep the whole computation on the SALU to avoid</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;            <span class="comment">// clobbering an additional register at the cost of an extra mov.</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160; </div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;            <span class="comment">// We may have 1 free scratch SGPR even though a carry out is</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;            <span class="comment">// unavailable. Only one additional mov is needed.</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> TmpScaledReg =</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;              RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, <span class="keyword">false</span>);</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> ScaledReg = TmpScaledReg.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>() ? TmpScaledReg : FrameReg;</div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160; </div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;            <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_LSHR_B32), ScaledReg)</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg)</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>());</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;            <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), ScaledReg)</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;            <span class="keywordflow">if</span> (!IsSALU)</div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;              <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::COPY), ResultReg)</div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;              ResultReg = ScaledReg;</div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160; </div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;            <span class="comment">// If there were truly no free SGPRs, we need to undo everything.</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;            <span class="keywordflow">if</span> (!TmpScaledReg.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>()) {</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;              <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), ScaledReg)</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;              <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_LSHL_B32), ScaledReg)</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg)</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>());</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;            }</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;          }</div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;        }</div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160; </div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;        <span class="comment">// Don&#39;t introduce an extra copy if we&#39;re just materializing in a mov.</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;        <span class="keywordflow">if</span> (IsCopy) {</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;          <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;        }</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;        FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(ResultReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;      }</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160; </div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;      <span class="keywordflow">if</span> (IsMUBUF) {</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;        <span class="comment">// Disable offen so we don&#39;t need a 0 vgpr base.</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(FIOperandNum) ==</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;               <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;                                          AMDGPU::OpName::vaddr));</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160; </div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;        <span class="keyword">auto</span> &amp;SOffset = *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset);</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((SOffset.isImm() &amp;&amp; SOffset.getImm() == 0));</div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160; </div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;        <span class="keywordflow">if</span> (FrameReg != AMDGPU::NoRegister)</div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;          SOffset.ChangeToRegister(FrameReg, <span class="keyword">false</span>);</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160; </div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;        int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = FrameInfo.getObjectOffset(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;        int64_t OldImm</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;          = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset)-&gt;getImm();</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;        int64_t NewOffset = OldImm + <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160; </div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(NewOffset) &amp;&amp;</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;            <a class="code" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a>(ST, FrameInfo, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, NewOffset)) {</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;          <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;        }</div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;      }</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160; </div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;      <span class="comment">// If the offset is simply too big, don&#39;t convert to a scratch wave offset</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;      <span class="comment">// relative index.</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160; </div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;      FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isImmOperandLegal(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FIOperandNum, FIOp)) {</div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0);</div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;        <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpReg)</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;        FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(TmpReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;      }</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    }</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  }</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;}</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160; </div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2"> 2514</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2">SIRegisterInfo::getRegAsmName</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a2ff0d35ecd63b6b8c760187454701400">AMDGPUInstPrinter::getRegisterName</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;}</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160; </div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a0b4963477c1e770738b5fdf1b0fc2278"> 2519</a></span>&#160;<a class="code" href="SIRegisterInfo_8cpp.html#a0b4963477c1e770738b5fdf1b0fc2278">getAnyVGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64RegClass;</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_96RegClass;</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128RegClass;</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_160RegClass;</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_192RegClass;</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_224RegClass;</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256RegClass;</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 288)</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_288RegClass;</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 320)</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_320RegClass;</div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 352)</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_352RegClass;</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 384)</div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_384RegClass;</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512RegClass;</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_1024RegClass;</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160; </div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;}</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160; </div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a6941580b9b95d2924425a2bb58dc4cb3"> 2551</a></span>&#160;<a class="code" href="SIRegisterInfo_8cpp.html#a6941580b9b95d2924425a2bb58dc4cb3">getAlignedVGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64_Align2RegClass;</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_96_Align2RegClass;</div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128_Align2RegClass;</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_160_Align2RegClass;</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_192_Align2RegClass;</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_224_Align2RegClass;</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256_Align2RegClass;</div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 288)</div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_288_Align2RegClass;</div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 320)</div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_320_Align2RegClass;</div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 352)</div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_352_Align2RegClass;</div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 384)</div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_384_Align2RegClass;</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512_Align2RegClass;</div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_1024_Align2RegClass;</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160; </div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;}</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160; </div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc"> 2583</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">SIRegisterInfo::getVGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> == 1)</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_1RegClass;</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 16)</div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_LO16RegClass;</div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 32)</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>() ? <a class="code" href="SIRegisterInfo_8cpp.html#a6941580b9b95d2924425a2bb58dc4cb3">getAlignedVGPRClassForBitWidth</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;                                : <a class="code" href="SIRegisterInfo_8cpp.html#a0b4963477c1e770738b5fdf1b0fc2278">getAnyVGPRClassForBitWidth</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;}</div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160; </div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#af005eec25347320c481872013a27d662"> 2595</a></span>&#160;<a class="code" href="SIRegisterInfo_8cpp.html#af005eec25347320c481872013a27d662">getAnyAGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_64RegClass;</div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_96RegClass;</div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_128RegClass;</div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_160RegClass;</div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_192RegClass;</div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_224RegClass;</div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_256RegClass;</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 288)</div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_288RegClass;</div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 320)</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_320RegClass;</div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 352)</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_352RegClass;</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 384)</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_384RegClass;</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_512RegClass;</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_1024RegClass;</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160; </div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;}</div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160; </div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a43679bf17818d1d6d05c7ecc81ca6f0f"> 2627</a></span>&#160;<a class="code" href="SIRegisterInfo_8cpp.html#a43679bf17818d1d6d05c7ecc81ca6f0f">getAlignedAGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_64_Align2RegClass;</div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_96_Align2RegClass;</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_128_Align2RegClass;</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_160_Align2RegClass;</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_192_Align2RegClass;</div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_224_Align2RegClass;</div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_256_Align2RegClass;</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 288)</div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_288_Align2RegClass;</div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 320)</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_320_Align2RegClass;</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 352)</div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_352_Align2RegClass;</div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 384)</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_384_Align2RegClass;</div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_512_Align2RegClass;</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_1024_Align2RegClass;</div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160; </div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;}</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160; </div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e"> 2659</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">SIRegisterInfo::getAGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 16)</div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AGPR_LO16RegClass;</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 32)</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AGPR_32RegClass;</div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;  <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>() ? <a class="code" href="SIRegisterInfo_8cpp.html#a43679bf17818d1d6d05c7ecc81ca6f0f">getAlignedAGPRClassForBitWidth</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;                                : <a class="code" href="SIRegisterInfo_8cpp.html#af005eec25347320c481872013a27d662">getAnyAGPRClassForBitWidth</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;}</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160; </div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a662d25d9c2a36425ebfd71c5c70945c8"> 2669</a></span>&#160;<a class="code" href="SIRegisterInfo_8cpp.html#a662d25d9c2a36425ebfd71c5c70945c8">getAnyVectorSuperClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_64RegClass;</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_96RegClass;</div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_128RegClass;</div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_160RegClass;</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_192RegClass;</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_224RegClass;</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_256RegClass;</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 288)</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_288RegClass;</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 320)</div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_320RegClass;</div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 352)</div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_352RegClass;</div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 384)</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_384RegClass;</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_512RegClass;</div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_1024RegClass;</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160; </div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;}</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160; </div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a20351859a19ab4ceaaaac70e4f9e31de"> 2701</a></span>&#160;<a class="code" href="SIRegisterInfo_8cpp.html#a20351859a19ab4ceaaaac70e4f9e31de">getAlignedVectorSuperClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_64_Align2RegClass;</div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_96_Align2RegClass;</div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_128_Align2RegClass;</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_160_Align2RegClass;</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_192_Align2RegClass;</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_224_Align2RegClass;</div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_256_Align2RegClass;</div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 288)</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_288_Align2RegClass;</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 320)</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_320_Align2RegClass;</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 352)</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_352_Align2RegClass;</div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 384)</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_384_Align2RegClass;</div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_512_Align2RegClass;</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_1024_Align2RegClass;</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160; </div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;}</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160; </div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087"> 2733</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">SIRegisterInfo::getVectorSuperClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 16)</div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_LO16RegClass;</div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 32)</div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AV_32RegClass;</div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>()</div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;             ? <a class="code" href="SIRegisterInfo_8cpp.html#a20351859a19ab4ceaaaac70e4f9e31de">getAlignedVectorSuperClassForBitWidth</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;             : <a class="code" href="SIRegisterInfo_8cpp.html#a662d25d9c2a36425ebfd71c5c70945c8">getAnyVectorSuperClassForBitWidth</a>(<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;}</div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160; </div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09"> 2744</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">SIRegisterInfo::getSGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 16)</div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_LO16RegClass;</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 32)</div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_32RegClass;</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_64RegClass;</div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_96RegClass;</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_128RegClass;</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_160RegClass;</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_192RegClass;</div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_224RegClass;</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_256RegClass;</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 288)</div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_288RegClass;</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 320)</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_320RegClass;</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 352)</div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_352RegClass;</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 384)</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_384RegClass;</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_512RegClass;</div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_1024RegClass;</div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160; </div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;}</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160; </div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f"> 2779</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">SIRegisterInfo::isSGPRReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;                               <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isVirtual())</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    RC = getPhysRegBaseClass(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  <span class="keywordflow">return</span> RC ? <a class="code" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RC) : <span class="keyword">false</span>;</div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;}</div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160; </div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5"> 2790</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">SIRegisterInfo::getEquivalentVGPRClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  <span class="keywordtype">unsigned</span> Size = getRegSizeInBits(*SRC);</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a>(Size);</div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRC &amp;&amp; <span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  <span class="keywordflow">return</span> VRC;</div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;}</div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160; </div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792"> 2798</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">SIRegisterInfo::getEquivalentAGPRClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;  <span class="keywordtype">unsigned</span> Size = getRegSizeInBits(*SRC);</div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ARC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a>(Size);</div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ARC &amp;&amp; <span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;  <span class="keywordflow">return</span> ARC;</div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;}</div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160; </div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30"> 2806</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">SIRegisterInfo::getEquivalentSGPRClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;  <span class="keywordtype">unsigned</span> Size = getRegSizeInBits(*VRC);</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  <span class="keywordflow">if</span> (Size == 32)</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a>(Size);</div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SRC &amp;&amp; <span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;  <span class="keywordflow">return</span> SRC;</div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;}</div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160; </div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33"> 2816</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">SIRegisterInfo::getCompatibleSubRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC,</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;                                         <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;  <span class="comment">// Ensure this subregister index is aligned in the super register.</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *MatchRC =</div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;      getMatchingSuperRegClass(SuperRC, SubRC, SubIdx);</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;  <span class="keywordflow">return</span> MatchRC &amp;&amp; MatchRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(SuperRC) ? MatchRC : <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;}</div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160; </div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514"> 2825</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">SIRegisterInfo::opCanUseInlineConstant</a>(<span class="keywordtype">unsigned</span> OpType)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  <span class="keywordflow">if</span> (OpType &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a> &amp;&amp;</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;      OpType &lt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">AMDGPU::OPERAND_REG_INLINE_AC_LAST</a>)</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;    <span class="keywordflow">return</span> !ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">hasMFMAInlineLiteralBug</a>();</div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160; </div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="keywordflow">return</span> OpType &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">AMDGPU::OPERAND_SRC_FIRST</a> &amp;&amp;</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;         OpType &lt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">AMDGPU::OPERAND_SRC_LAST</a>;</div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;}</div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160; </div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44"> 2834</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">SIRegisterInfo::shouldRewriteCopySrc</a>(</div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;  <span class="keywordtype">unsigned</span> DefSubReg,</div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;  <span class="keywordtype">unsigned</span> SrcSubReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;  <span class="comment">// We want to prefer the smallest register class possible, so we don&#39;t want to</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;  <span class="comment">// stop and rewrite on anything that looks like a subregister</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;  <span class="comment">// extract. Operations mostly don&#39;t care about the super register class, so we</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;  <span class="comment">// only want to stop on the most basic of copies between the same register</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;  <span class="comment">// class.</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;  <span class="comment">// e.g. if we have something like</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;  <span class="comment">// %0 = ...</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;  <span class="comment">// %1 = ...</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;  <span class="comment">// %2 = REG_SEQUENCE %0, sub0, %1, sub1, %2, sub2</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;  <span class="comment">// %3 = COPY %2, sub0</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  <span class="comment">// We want to look through the COPY to find:</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;  <span class="comment">//  =&gt; %3 = COPY %0</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160; </div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  <span class="comment">// Plain copy.</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;  <span class="keywordflow">return</span> getCommonSubClass(DefRC, SrcRC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;}</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160; </div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3"> 2858</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">SIRegisterInfo::opCanUseLiteralConstant</a>(<span class="keywordtype">unsigned</span> OpType)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;  <span class="comment">// TODO: 64-bit operands have extending behavior from 32-bit literal.</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;  <span class="keywordflow">return</span> OpType &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">AMDGPU::OPERAND_REG_IMM_FIRST</a> &amp;&amp;</div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;         OpType &lt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">AMDGPU::OPERAND_REG_IMM_LAST</a>;</div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;}</div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">/// Returns a lowest register that is not used at any point in the function.</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">///        If all registers are used, then this function will return</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">///         AMDGPU::NoRegister. If \p ReserveHighestVGPR = true, then return</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">///         highest unused register.</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4"> 2868</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4">SIRegisterInfo::findUnusedRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;                                              <span class="keywordtype">bool</span> ReserveHighestVGPR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;  <span class="keywordflow">if</span> (ReserveHighestVGPR) {</div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : <a class="code" href="namespacellvm.html#a6b0ac1fa4f05de76413c5e0ca6334035">reverse</a>(*RC))</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7f39116ef8979cff64ea1c666228e7d9">isAllocatable</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp; !<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#afd23983bb9fb4af65e27b56cc506edbc">isPhysRegUsed</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : *RC)</div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7f39116ef8979cff64ea1c666228e7d9">isAllocatable</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp; !<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#afd23983bb9fb4af65e27b56cc506edbc">isPhysRegUsed</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;  }</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a>();</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;}</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160; </div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6"> 2884</a></span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">SIRegisterInfo::getRegSplitParts</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;                                                   <span class="keywordtype">unsigned</span> EltSize)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegBitWidth = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>);</div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegBitWidth &gt;= 32 &amp;&amp; RegBitWidth &lt;= 1024);</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160; </div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegDWORDs = RegBitWidth / 32;</div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> EltDWORDs = EltSize / 4;</div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegSplitParts.size() + 1 &gt;= EltDWORDs);</div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160; </div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;  <span class="keyword">const</span> std::vector&lt;int16_t&gt; &amp;Parts = RegSplitParts[EltDWORDs - 1];</div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumParts = RegDWORDs / EltDWORDs;</div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160; </div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(Parts.data(), NumParts);</div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;}</div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160; </div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd"> 2900</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">SIRegisterInfo::getRegClassForReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;                                  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isVirtual() ? <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) : getPhysRegBaseClass(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;}</div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160; </div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aae4eaf548fa62f15dc35f4018fef3707"> 2906</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#aae4eaf548fa62f15dc35f4018fef3707">SIRegisterInfo::getRegClassForOperandReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;  <span class="keywordflow">return</span> getSubRegisterClass(SrcRC, MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;}</div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160; </div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91"> 2912</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">SIRegisterInfo::isVGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;  <span class="comment">// Registers without classes are unaddressable, SGPR-like registers.</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;  <span class="keywordflow">return</span> RC &amp;&amp; <a class="code" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(RC);</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;}</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160; </div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c"> 2919</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">SIRegisterInfo::isAGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160; </div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  <span class="comment">// Registers without classes are unaddressable, SGPR-like registers.</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  <span class="keywordflow">return</span> RC &amp;&amp; <a class="code" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC);</div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;}</div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160; </div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857"> 2927</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">SIRegisterInfo::shouldCoalesce</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;                                    <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;                                    <span class="keywordtype">unsigned</span> DstSubReg,</div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;                                    <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;  <span class="keywordtype">unsigned</span> SrcSize = getRegSizeInBits(*SrcRC);</div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = getRegSizeInBits(*DstRC);</div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;  <span class="keywordtype">unsigned</span> NewSize = getRegSizeInBits(*NewRC);</div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160; </div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;  <span class="comment">// Do not increase size of registers beyond dword, we would need to allocate</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;  <span class="comment">// adjacent registers and constraint regalloc more than needed.</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160; </div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;  <span class="comment">// Always allow dword coalescing.</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;  <span class="keywordflow">if</span> (SrcSize &lt;= 32 || DstSize &lt;= 32)</div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160; </div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;  <span class="keywordflow">return</span> NewSize &lt;= DstSize || NewSize &lt;= SrcSize;</div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;}</div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160; </div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6"> 2948</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">SIRegisterInfo::getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;                                             <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160; </div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  <span class="keywordtype">unsigned</span> Occupancy = ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">getOccupancyWithLocalMemSize</a>(MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a1e2bde424bd7365a73971777ed20a7a8">getLDSSize</a>(),</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;                                                       MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>());</div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;    <span class="keywordflow">return</span> AMDGPUGenRegisterInfo::getRegPressureLimit(RC, MF);</div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VGPR_32RegClassID:</div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VGPR_LO16RegClassID:</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VGPR_HI16RegClassID:</div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(Occupancy), ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(MF));</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_LO16RegClassID:</div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(Occupancy, <span class="keyword">true</span>), ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF));</div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;  }</div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;}</div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160; </div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d"> 2967</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">SIRegisterInfo::getRegPressureSetLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;                                                <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;  <span class="keywordflow">if</span> (Idx == AMDGPU::RegisterPressureSets::VGPR_32 ||</div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;      Idx == AMDGPU::RegisterPressureSets::AGPR_32)</div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;                               <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<span class="keyword">&gt;</span>(MF));</div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160; </div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;  <span class="keywordflow">if</span> (Idx == AMDGPU::RegisterPressureSets::SReg_32)</div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::SGPR_32RegClass,</div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;                               <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<span class="keyword">&gt;</span>(MF));</div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160; </div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register pressure set!&quot;</span>);</div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;}</div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160; </div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f"> 2981</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">SIRegisterInfo::getRegUnitPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> Empty[] = { -1 };</div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160; </div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  <span class="keywordflow">if</span> (RegPressureIgnoredUnits[RegUnit])</div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;    <span class="keywordflow">return</span> Empty;</div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160; </div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;  <span class="keywordflow">return</span> AMDGPUGenRegisterInfo::getRegUnitPressureSets(RegUnit);</div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;}</div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160; </div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7"> 2990</a></span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">SIRegisterInfo::getReturnAddressReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;  <span class="comment">// Not a callee saved register.</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;  <span class="keywordflow">return</span> AMDGPU::SGPR30_SGPR31;</div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;}</div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160; </div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921"> 2996</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921">SIRegisterInfo::getRegClassForSizeOnBank</a>(<span class="keywordtype">unsigned</span> Size,</div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;  <span class="keywordflow">switch</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>()) {</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VGPRRegBankID:</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a>(<a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(32u, Size));</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VCCRegBankID:</div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size == 1);</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32_XM0_XEXECRegClass</div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;                    : &amp;AMDGPU::SReg_64_XEXECRegClass;</div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPRRegBankID:</div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a>(<a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(32u, Size));</div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AGPRRegBankID:</div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a>(<a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(32u, Size));</div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register bank&quot;</span>);</div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;  }</div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;}</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160; </div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546"> 3015</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">SIRegisterInfo::getConstrainedRegClassForOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;RCOrRB = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a68db11947d61455d62d75b86020362c9">getRegClassOrRegBank</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = RCOrRB.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a>*&gt;())</div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ab6cb9985c2491273897fc21e7a400fea">getRegClassForTypeOnBank</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()), *RB);</div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160; </div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keyword">auto</span> *RC = RCOrRB.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;())</div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;    <span class="keywordflow">return</span> getAllocatableClass(RC);</div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160; </div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;}</div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160; </div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056"> 3027</a></span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">SIRegisterInfo::getVCC</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  <span class="keywordflow">return</span> isWave32 ? AMDGPU::VCC_LO : AMDGPU::VCC;</div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;}</div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160; </div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472"> 3031</a></span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472">SIRegisterInfo::getExec</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;  <span class="keywordflow">return</span> isWave32 ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;}</div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160; </div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f"> 3035</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">SIRegisterInfo::getVGPR64Class</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;  <span class="comment">// VGPR tuples have an alignment requirement on gfx90a variants.</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;  <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>() ? &amp;AMDGPU::VReg_64_Align2RegClass</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;                                : &amp;AMDGPU::VReg_64RegClass;</div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;}</div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160; </div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936"> 3042</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">SIRegisterInfo::getRegClass</a>(<span class="keywordtype">unsigned</span> RCID)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;  <span class="keywordflow">switch</span> ((<span class="keywordtype">int</span>)RCID) {</div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_1RegClassID:</div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>();</div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_1_XEXECRegClassID:</div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32_XM0_XEXECRegClass</div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;      : &amp;AMDGPU::SReg_64_XEXECRegClass;</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;  <span class="keywordflow">case</span> -1:</div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ad4f2b7d78f5080ad5179f3c53aa447da">AMDGPUGenRegisterInfo::getRegClass</a>(RCID);</div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;  }</div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;}</div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160; </div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment">// Find reaching register definition</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922"> 3057</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922">SIRegisterInfo::findReachingDef</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="classllvm_1_1Use.html">Use</a>,</div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;                                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;                                              <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;  <span class="keyword">auto</span> &amp;MDT = LIS-&gt;<a class="code" href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">getAnalysis</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> UseIdx = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(<a class="code" href="classllvm_1_1Use.html">Use</a>);</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> DefIdx;</div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160; </div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isVirtual()) {</div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;    <span class="keywordflow">if</span> (!LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">hasInterval</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;    <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SubLanes = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> ? getSubRegIndexLaneMask(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;                                  : <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab7e720f69b70ef3973d672936a9fa0ec">getMaxLaneMaskForVReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;    <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *V = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;    <span class="keywordflow">if</span> (LI.<a class="code" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>()) {</div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a> : LI.<a class="code" href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">subranges</a>()) {</div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.LaneMask &amp; SubLanes) == SubLanes) {</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;          V = <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.getVNInfoAt(UseIdx);</div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;        }</div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;      }</div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;      V = LI.<a class="code" href="classllvm_1_1LiveRange.html#adf042897913dea01859fc1944f7e61cd">getVNInfoAt</a>(UseIdx);</div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;    }</div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;    <span class="keywordflow">if</span> (!V)</div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    DefIdx = V-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>;</div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;    <span class="comment">// Find last def.</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.asMCReg(), <span class="keyword">this</span>); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>();</div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;         ++Units) {</div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;      <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#afd1840a8e04214d75dc4e3afd74673b4">getRegUnit</a>(*Units);</div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *V = LR.<a class="code" href="classllvm_1_1LiveRange.html#adf042897913dea01859fc1944f7e61cd">getVNInfoAt</a>(UseIdx)) {</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;        <span class="keywordflow">if</span> (!DefIdx.<a class="code" href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">isValid</a>() ||</div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;            MDT.dominates(LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(DefIdx),</div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;                          LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(V-&gt;def)))</div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;          DefIdx = V-&gt;def;</div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;      }</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    }</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;  }</div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160; </div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(DefIdx);</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160; </div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> || !MDT.dominates(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>, &amp;<a class="code" href="classllvm_1_1Use.html">Use</a>))</div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160; </div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;modifiesRegister(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>));</div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160; </div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>;</div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;}</div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160; </div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e"> 3111</a></span>&#160;<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">SIRegisterInfo::get32BitRegister</a>(<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(getRegSizeInBits(*getPhysRegBaseClass(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) &lt;= 32);</div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160; </div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC : { AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;                                         AMDGPU::SReg_32RegClass,</div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;                                         AMDGPU::AGPR_32RegClass } ) {</div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> Super = getMatchingSuperReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="lib_2Target_2PowerPC_2README_8txt.html#a6e62594a2cbf6b18a9e518f38637efa3">AMDGPU::lo16</a>, &amp;RC))</div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;      <span class="keywordflow">return</span> Super;</div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;  }</div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> Super = getMatchingSuperReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, AMDGPU::hi16,</div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;                                            &amp;AMDGPU::VGPR_32RegClass)) {</div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;      <span class="keywordflow">return</span> Super;</div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;  }</div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160; </div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;}</div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160; </div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac"> 3128</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">SIRegisterInfo::isProperlyAlignedRC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;  <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>())</div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160; </div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(&amp;RC))</div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;    <span class="keywordflow">return</span> RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(<a class="code" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a>(getRegSizeInBits(RC)));</div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(&amp;RC))</div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;    <span class="keywordflow">return</span> RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(<a class="code" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a>(getRegSizeInBits(RC)));</div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a>(&amp;RC))</div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;    <span class="keywordflow">return</span> RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(</div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;        <a class="code" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">getVectorSuperClassForBitWidth</a>(getRegSizeInBits(RC)));</div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160; </div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;}</div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160; </div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d"> 3144</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">SIRegisterInfo::getProperlyAlignedRC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;  <span class="keywordflow">if</span> (!RC || !ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>())</div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160; </div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;  <span class="keywordtype">unsigned</span> Size = getRegSizeInBits(*RC);</div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  <span class="keywordflow">if</span> (Size &lt;= 32)</div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160; </div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(RC))</div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIRegisterInfo_8cpp.html#a6941580b9b95d2924425a2bb58dc4cb3">getAlignedVGPRClassForBitWidth</a>(Size);</div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC))</div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIRegisterInfo_8cpp.html#a43679bf17818d1d6d05c7ecc81ca6f0f">getAlignedAGPRClassForBitWidth</a>(Size);</div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a>(RC))</div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIRegisterInfo_8cpp.html#a20351859a19ab4ceaaaac70e4f9e31de">getAlignedVectorSuperClassForBitWidth</a>(Size);</div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160; </div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;  <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;}</div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160; </div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c"> 3163</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c">SIRegisterInfo::getAllSGPR128</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(AMDGPU::SGPR_128RegClass.<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>(), ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF) / 4);</div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;}</div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160; </div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a></div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29"> 3168</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29">SIRegisterInfo::getAllSGPR64</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(AMDGPU::SGPR_64RegClass.<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>(), ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF) / 2);</div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;}</div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160; </div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1"> 3173</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1">SIRegisterInfo::getAllSGPR32</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(AMDGPU::SGPR_32RegClass.<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>(), ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF));</div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320dab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdeci">@ Undef</div><div class="ttdoc">Value of the register doesn't matter.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00052">MachineInstrBuilder.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a07f41ff85bf1059ff0144b61cb4e35d1"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const</div><div class="ttdoc">Returns the largest super class of RC that is legal to use in the current sub-target and has the same...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00816">TargetRegisterInfo.h:816</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a858849019ce7366904469c53972c54dc"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">llvm::SIRegisterInfo::getVGPRClassForBitWidth</a></div><div class="ttdeci">const LLVM_READONLY TargetRegisterClass * getVGPRClassForBitWidth(unsigned BitWidth) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02583">SIRegisterInfo.cpp:2583</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a44684a6923b734e7d14143bf086cbb87"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">llvm::SIRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00390">SIRegisterInfo.cpp:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2fcc4d3294381da29adb855c5f56c0d5"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02790">SIRegisterInfo.cpp:2790</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a20351859a19ab4ceaaaac70e4f9e31de"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a20351859a19ab4ceaaaac70e4f9e31de">getAlignedVectorSuperClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAlignedVectorSuperClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02701">SIRegisterInfo.cpp:2701</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_aef466388625883e4ee6ba4ae7b969606"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">llvm::AMDGPUSubtarget::hasInv2PiInlineImm</a></div><div class="ttdeci">bool hasInv2PiInlineImm() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00186">AMDGPUSubtarget.h:186</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afb15c9a705b04d0a7709e0c0f8af33fa"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">llvm::SIRegisterInfo::isAGPRClass</a></div><div class="ttdeci">static bool isAGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00203">SIRegisterInfo.h:203</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ab20f270fc26f8636134d81b8f297d505"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">llvm::SGPRSpillBuilder::TRI</a></div><div class="ttdeci">const SIRegisterInfo &amp; TRI</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00106">SIRegisterInfo.cpp:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00131">MachineInstrBuilder.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00074">TargetRegisterInfo.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdeci">@ Def</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_afd23983bb9fb4af65e27b56cc506edbc"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afd23983bb9fb4af65e27b56cc506edbc">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(MCRegister PhysReg, bool SkipRegMaskTest=false) const</div><div class="ttdoc">Return true if the specified register is modified or read in this function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00589">MachineRegisterInfo.cpp:589</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pass_html_a4863e5e463fb79955269fbf7fbf52b80"><div class="ttname"><a href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">llvm::Pass::getAnalysis</a></div><div class="ttdeci">AnalysisType &amp; getAnalysis() const</div><div class="ttdoc">getAnalysis&lt;AnalysisType&gt;() - This function is used by subclasses to get to the analysis information ...</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00230">PassAnalysisSupport.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a7f30f9a28894281de1c9f3d039eaa75f"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7f30f9a28894281de1c9f3d039eaa75f">llvm::SIMachineFunctionInfo::getVGPRForAGPRCopy</a></div><div class="ttdeci">Register getVGPRForAGPRCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00528">SIMachineFunctionInfo.h:528</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae2e3ed0f579b512e6a38d0f116553ea"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">llvm::SIRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00792">SIRegisterInfo.cpp:792</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2c49a690cf18ca46eda313ffdfe93ac5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">llvm::AMDGPU::getFlatScratchInstSVfromSS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSVfromSS(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00157">MachineRegisterInfo.cpp:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ad8ccc7c575c4513731612b1d73b4bac0"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ad8ccc7c575c4513731612b1d73b4bac0">llvm::MachineFrameInfo::getNumFixedObjects</a></div><div class="ttdeci">unsigned getNumFixedObjects() const</div><div class="ttdoc">Return the number of fixed objects.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00413">MachineFrameInfo.h:413</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e2008041a23dfc43ff1e90b014a2936"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">llvm::SIRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned RCID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03042">SIRegisterInfo.cpp:3042</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_1_1PerVGPRData_html"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">llvm::SGPRSpillBuilder::PerVGPRData</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00073">SIRegisterInfo.cpp:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae8ba4cd4553b5e0d7245b42c6d459418"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">llvm::SIRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00764">SIRegisterInfo.cpp:764</a></div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html_a5bcdd85778add4287db384472cde8acd"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">llvm::SlotIndex::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this is a valid index.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00152">SlotIndexes.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a58529c1d0fd97626f48c79bc586bc36b"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a58529c1d0fd97626f48c79bc586bc36b">llvm::GCNSubtarget::getFrameLowering</a></div><div class="ttdeci">const SIFrameLowering * getFrameLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00226">GCNSubtarget.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html_a822cab8661beb03276b0566d33e41592"><div class="ttname"><a href="classllvm_1_1MCRegister.html#a822cab8661beb03276b0566d33e41592">llvm::MCRegister::from</a></div><div class="ttdeci">static MCRegister from(unsigned Val)</div><div class="ttdoc">Check the provided unsigned value is a valid MCRegister.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00067">MCRegister.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00224">MachineInstrBuilder.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00344">BitVector.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a62d08c8303092539ecb1fde389108e7a"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">llvm::RegScavenger::scavengeRegisterBackwards</a></div><div class="ttdeci">Register scavengeRegisterBackwards(const TargetRegisterClass &amp;RC, MachineBasicBlock::iterator To, bool RestoreAfter, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available from the current position backwards to the p...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00592">RegisterScavenging.cpp:592</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa8124351ef6dec4eeea242717aa9398c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c">llvm::SIRegisterInfo::getAllSGPR128</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAllSGPR128(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03163">SIRegisterInfo.cpp:3163</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00519">MachineOperand.h:519</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_adc210f7d04be558143f8a891c892e550"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">llvm::SIRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00778">SIRegisterInfo.cpp:778</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feedabc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedabc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdeci">@ Fast</div><div class="ttdoc">Attempts to make calls as fast as possible (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00041">CallingConv.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afc03c7ece1270aa0066e484af24eb28f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">llvm::SIRegisterInfo::getRegUnitPressureSets</a></div><div class="ttdeci">const int * getRegUnitPressureSets(unsigned RegUnit) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02981">SIRegisterInfo.cpp:2981</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a08a40d4d0736a73e47089ba3ef2e1566"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">llvm::SIRegisterInfo::getScratchInstrOffset</a></div><div class="ttdeci">int64_t getScratchInstrOffset(const MachineInstr *MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00770">SIRegisterInfo.cpp:770</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a4f912e4c6f99e1bf50c66ee8fb26ed2a"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">llvm::SGPRSpillBuilder::IsKill</a></div><div class="ttdeci">bool IsKill</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00084">SIRegisterInfo.cpp:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a0d496cc15e312863869a384532968143"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, Align base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00469">MachineFunction.cpp:469</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b">llvm::CallingConv::AMDGPU_Gfx</a></div><div class="ttdeci">@ AMDGPU_Gfx</div><div class="ttdoc">Used for AMD graphics targets.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00229">CallingConv.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a14decdeb6229c84439416eddcebafc29"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29">llvm::SIRegisterInfo::getAllSGPR64</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAllSGPR64(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03168">SIRegisterInfo.cpp:3168</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_ada0488ce8dde6e7677f28b8ddbafdcbd"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">llvm::LiveIntervals::getInstructionFromIndex</a></div><div class="ttdeci">MachineInstr * getInstructionFromIndex(SlotIndex index) const</div><div class="ttdoc">Returns the instruction associated with the given index.</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00225">LiveIntervals.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a3b3c319ca867b6775449a12b4623634a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">llvm::GCNSubtarget::needsAlignedVGPRs</a></div><div class="ttdeci">bool needsAlignedVGPRs() const</div><div class="ttdoc">Return if operations acting on VGPR tuples require even alignment.</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01083">GCNSubtarget.h:1083</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00156">MachineRegisterInfo.h:156</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">llvm::SIRegisterInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00054">SIRegisterInfo.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ab5e5e73c5c13ca2211e1d365363e4170"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">llvm::TargetRegisterInfo::shouldRealignStack</a></div><div class="ttdeci">virtual bool shouldRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if storage within the function requires the stack pointer to be aligned more than the normal cal...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00483">TargetRegisterInfo.cpp:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html">llvm::LivePhysRegs</a></div><div class="ttdoc">A set of physical registers with utility functions to track liveness when walking backward/forward th...</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00050">LivePhysRegs.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4103353fd223c191f291d3ffaf5bfa4f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">llvm::SIRegisterInfo::SIRegisterInfo</a></div><div class="ttdeci">SIRegisterInfo(const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00319">SIRegisterInfo.cpp:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1VNInfo_html_ae623a0f1ab59da851f2ebf1674d1fddb"><div class="ttname"><a href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">llvm::VNInfo::def</a></div><div class="ttdeci">SlotIndex def</div><div class="ttdoc">The index of the defining instruction.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00061">LiveInterval.h:61</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a88e3a1851168cdf12264b773c997cb15"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a></div><div class="ttdeci">static int getOffsetMUBUFStore(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01073">SIRegisterInfo.cpp:1073</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00684">MachineOperand.h:684</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a3a60ced6bc204b78bafcf33db515a087"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">llvm::SIRegisterInfo::getVectorSuperClassForBitWidth</a></div><div class="ttdeci">const LLVM_READONLY TargetRegisterClass * getVectorSuperClassForBitWidth(unsigned BitWidth) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02733">SIRegisterInfo.cpp:2733</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a070c057941562774c1ffa4f85b1095ed"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize</a></div><div class="ttdeci">unsigned getOccupancyWithLocalMemSize(uint32_t Bytes, const Function &amp;) const</div><div class="ttdoc">Inverse of getMaxLocalMemWithWaveCount.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00336">AMDGPUSubtarget.cpp:336</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abd1b045c48536729160cbfc075852f4c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00331">SIRegisterInfo.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a0dbecb97d916d10bb623cf46c199e0ae"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a0dbecb97d916d10bb623cf46c199e0ae">llvm::LiveIntervals::removeAllRegUnitsForPhysReg</a></div><div class="ttdeci">void removeAllRegUnitsForPhysReg(MCRegister Reg)</div><div class="ttdoc">Remove associated live ranges for the register units associated with Reg.</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00419">LiveIntervals.h:419</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_a1e2bde424bd7365a73971777ed20a7a8"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a1e2bde424bd7365a73971777ed20a7a8">llvm::AMDGPUMachineFunction::getLDSSize</a></div><div class="ttdeci">uint32_t getLDSSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00074">AMDGPUMachineFunction.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ad9528c639f619ab6f7cee1a52e3a7472"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472">llvm::SIRegisterInfo::getExec</a></div><div class="ttdeci">MCRegister getExec() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03031">SIRegisterInfo.cpp:3031</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a8db36c82f32d6f6a4d35a00e55be03a8"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a></div><div class="ttdeci">bool Shift</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00468">README.txt:468</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00334">BitVector.h:334</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sys_1_1path_html_a00a76a729b319dc47beffbe07325565f"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path, Style style=Style::native)</div><div class="ttdoc">Get begin iterator over path.</div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00226">Path.cpp:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html_a05ce2aec67d9c398ce268ac0c33c5c7b"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a05ce2aec67d9c398ce268ac0c33c5c7b">llvm::LivePhysRegs::contains</a></div><div class="ttdeci">bool contains(MCPhysReg Reg) const</div><div class="ttdoc">Returns true if register Reg is contained in the set.</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00108">LivePhysRegs.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a615681753cb320f792b5656571637921"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921">llvm::SIRegisterInfo::getRegClassForSizeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForSizeOnBank(unsigned Size, const RegisterBank &amp;Bank) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02996">SIRegisterInfo.cpp:2996</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feedafd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedafd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7c0bb4b4e2204e019541b6cd98bd9792"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">llvm::SIRegisterInfo::getEquivalentAGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentAGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02798">SIRegisterInfo.cpp:2798</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a06c8d8abacb01c870f729e8d2027364f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">llvm::SIRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">Register materializeFrameBaseRegister(MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00806">SIRegisterInfo.cpp:806</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a0bce5d32f25712c3d538ba9892f7bab7"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a0bce5d32f25712c3d538ba9892f7bab7">getOffenMUBUFStore</a></div><div class="ttdeci">static int getOffenMUBUFStore(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01131">SIRegisterInfo.cpp:1131</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a9e595daa767aa0d59a292ad50f2ffa31"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9e595daa767aa0d59a292ad50f2ffa31">llvm::SIRegisterInfo::spillSGPR</a></div><div class="ttdeci">bool spillSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, SlotIndexes *Indexes=nullptr, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false) const</div><div class="ttdoc">If OnlyToVGPR is true, this will only succeed if this.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01706">SIRegisterInfo.cpp:1706</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ae46fbdc9694bcc2a7e842fbebea72d74"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">llvm::SGPRSpillBuilder::TII</a></div><div class="ttdeci">const SIInstrInfo &amp; TII</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00105">SIRegisterInfo.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d328ac32b1d8a39f355b3195db147ff"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">llvm::SIRegisterInfo::getAllAllocatableSRegMask</a></div><div class="ttdeci">const uint32_t * getAllAllocatableSRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00525">SIRegisterInfo.cpp:525</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab4d4bc901fedd8857f647dcc2c0d71de"><div class="ttname"><a href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">llvm::max</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; max(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00337">FileCheck.cpp:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2662e311932031aa8e2e34b948cf3d42"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2662e311932031aa8e2e34b948cf3d42">llvm::SIMachineFunctionInfo::getWWMReservedRegs</a></div><div class="ttdeci">const ReservedRegSet &amp; getWWMReservedRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00568">SIMachineFunctionInfo.h:568</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5c4a909a1725cc86437f4f350ab35cdb"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">llvm::SIRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00720">SIRegisterInfo.cpp:720</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">llvm::AMDGPU::OPERAND_REG_IMM_LAST</a></div><div class="ttdeci">@ OPERAND_REG_IMM_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00207">SIDefines.h:207</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a6941580b9b95d2924425a2bb58dc4cb3"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a6941580b9b95d2924425a2bb58dc4cb3">getAlignedVGPRClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAlignedVGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02551">SIRegisterInfo.cpp:2551</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2a24e95ba5416c84845c50bbf4c2ee4d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">llvm::SIRegisterInfo::getProperlyAlignedRC</a></div><div class="ttdeci">const TargetRegisterClass * getProperlyAlignedRC(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03144">SIRegisterInfo.cpp:3144</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a29ab56a48816c54d3db51d4724304663"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging</a></div><div class="ttdeci">bool requiresFrameIndexReplacementScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00758">SIRegisterInfo.cpp:758</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00339">MachineOperand.h:339</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">llvm::cl::ReallyHidden</a></div><div class="ttdeci">@ ReallyHidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00139">CommandLine.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdeci">@ Data</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00055">SIMachineScheduler.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aee68072e1038a895a2998d78395db856"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">llvm::SIRegisterInfo::buildVGPRSpillLoadStore</a></div><div class="ttdeci">void buildVGPRSpillLoadStore(SGPRSpillBuilder &amp;SB, int Index, int Offset, bool IsLoad, bool IsKill=true) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01673">SIRegisterInfo.cpp:1673</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd6aa057934751aaac54e5c18bcc18eb"><div class="ttname"><a href="namespacellvm.html#acd6aa057934751aaac54e5c18bcc18eb">llvm::commonAlignment</a></div><div class="ttdeci">Align commonAlignment(Align A, uint64_t Offset)</div><div class="ttdoc">Returns the alignment that satisfies both alignments.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00212">Alignment.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a96cdbab4e65a936880975a58e0dde922"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922">llvm::SIRegisterInfo::findReachingDef</a></div><div class="ttdeci">MachineInstr * findReachingDef(Register Reg, unsigned SubReg, MachineInstr &amp;Use, MachineRegisterInfo &amp;MRI, LiveIntervals *LIS) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03057">SIRegisterInfo.cpp:3057</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a6f3043b29023d270fc4bc5062dff7cee"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns the base index of the given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00220">LiveIntervals.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a4bbc0f0059b8fc54fdd919e558f0b911"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">llvm::GCNSubtarget::getInstrInfo</a></div><div class="ttdeci">const SIInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00222">GCNSubtarget.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a27037167fddcdde3b6207d025267bbfc"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">llvm::RegScavenger::isRegUsed</a></div><div class="ttdeci">bool isRegUsed(Register Reg, bool includeReserved=true) const</div><div class="ttdoc">Return if a specific register is currently used.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00260">RegisterScavenging.cpp:260</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a954666a1d726bbc08a503d36255d694a"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">llvm::SGPRSpillBuilder::getPerVGPRData</a></div><div class="ttdeci">PerVGPRData getPerVGPRData()</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00144">SIRegisterInfo.cpp:144</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a0b4963477c1e770738b5fdf1b0fc2278"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a0b4963477c1e770738b5fdf1b0fc2278">getAnyVGPRClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAnyVGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02519">SIRegisterInfo.cpp:2519</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_acb35f7f6a131a64e636d936246ebd37f"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">llvm::MachineFrameInfo::hasStackObjects</a></div><div class="ttdeci">bool hasStackObjects() const</div><div class="ttdoc">Return true if there are any stack objects in this function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00350">MachineFrameInfo.h:350</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIFrameLowering_html_a1092e60fbaf05a451dd94fed2dedf24a"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">llvm::SIFrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l01709">SIFrameLowering.cpp:1709</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a2379cc7655115ddb345a664db355c2a0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a2379cc7655115ddb345a664db355c2a0">llvm::MachineMemOperand::getPointerInfo</a></div><div class="ttdeci">const MachinePointerInfo &amp; getPointerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00201">MachineMemOperand.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00399">MachineOperand.h:399</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4861767cf942190a83cf6083003bba05"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">llvm::SIRegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdoc">Returns a legal register class to copy a register in the specified class to or from.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00931">SIRegisterInfo.cpp:931</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a317bd7480ba741300b70f6243d33ff1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">llvm::SIRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00490">SIRegisterInfo.cpp:490</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8f27aa11689bf9b12f6fb0e436e367c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">llvm::AMDGPU::hasNamedOperand</a></div><div class="ttdeci">LLVM_READONLY bool hasNamedOperand(uint64_t Opcode, uint64_t NamedIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00336">AMDGPUBaseInfo.h:336</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00213">SIDefines.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00525">MachineInstrBuilder.h:525</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="alib_2Target_2PowerPC_2README_8txt_html_a6e62594a2cbf6b18a9e518f38637efa3"><div class="ttname"><a href="lib_2Target_2PowerPC_2README_8txt.html#a6e62594a2cbf6b18a9e518f38637efa3">lo16</a></div><div class="ttdeci">We lo16(.CPI_X_0)(r2) lis r2</div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aMipsDisassembler_8cpp_html_a15b5b86944f6df97d2c3659d77f51f91"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a></div><div class="ttdeci">static unsigned getReg(const MCDisassembler *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00521">MipsDisassembler.cpp:521</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_acf6141c742569e20d289c523560f8b00"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">llvm::GCNSubtarget::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(unsigned WavesPerEU, bool Addressable) const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01176">GCNSubtarget.h:1176</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00260">MachineOperand.cpp:260</a></div></div>
<div class="ttc" id="aGCNSubtarget_8h_html"><div class="ttname"><a href="GCNSubtarget_8h.html">GCNSubtarget.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00556">MachineOperand.h:556</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00770">MachineFunction.h:770</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a291cc21c757ff76108ff9f36c57723e9"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">Register scavengeRegister(const TargetRegisterClass *RC, MachineBasicBlock::iterator I, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available and do the appropriate bookkeeping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00525">RegisterScavenging.cpp:525</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a4a1143f3929f3258aebb54b4bef12082"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a4a1143f3929f3258aebb54b4bef12082">llvm::SGPRSpillBuilder::SGPRSpillBuilder</a></div><div class="ttdeci">SGPRSpillBuilder(const SIRegisterInfo &amp;TRI, const SIInstrInfo &amp;TII, bool IsWave32, MachineBasicBlock::iterator MI, Register Reg, bool IsKill, int Index, RegScavenger *RS)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00118">SIRegisterInfo.cpp:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00526">MachineInstr.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a53ca7cff9e929ba372da9780fdd44b02"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(MCRegister PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00956">MachineRegisterInfo.h:956</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a1181ec84c08b8b5aa563db567163a48a"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a1181ec84c08b8b5aa563db567163a48a">llvm::SGPRSpillBuilder::setMI</a></div><div class="ttdeci">void setMI(MachineBasicBlock *NewMBB, MachineBasicBlock::iterator NewMI)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00310">SIRegisterInfo.cpp:310</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a51be90716cd9b3020e0ca8a4bce547c0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">llvm::SIRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00436">SIRegisterInfo.cpp:436</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">llvm::SIInstrFlags::FlatScratch</a></div><div class="ttdeci">@ FlatScratch</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00123">SIDefines.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a42bd3548ca638f68b47f7996f163c2b7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">llvm::SIRegisterInfo::getReturnAddressReg</a></div><div class="ttdeci">MCRegister getReturnAddressReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02990">SIRegisterInfo.cpp:2990</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a77b95c7a5620b2e92ef8ca3aa8be15bd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02900">SIRegisterInfo.cpp:2900</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_acc61376f4183268183912910024e1f2c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">llvm::SIRegisterInfo::isAGPR</a></div><div class="ttdeci">bool isAGPR(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02919">SIRegisterInfo.cpp:2919</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a7b39ecfd6793534206dbb095b0d464c7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal, unsigned TargetFlags=0)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00162">MachineOperand.cpp:162</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad9be86c95736bfa4bb0dc52322a0002a"><div class="ttname"><a href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">llvm::alignDown</a></div><div class="ttdeci">uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew=0)</div><div class="ttdoc">Returns the largest uint64_t less than or equal to Value and is Skew mod Align.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00533">MathExtras.h:533</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ae16d5edd44c63fa9b686e5b94b931eb4"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">llvm::SGPRSpillBuilder::SavedExecReg</a></div><div class="ttdeci">Register SavedExecReg</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00096">SIRegisterInfo.cpp:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a834f0dce1b24bcea3556bb55d4da7354"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a834f0dce1b24bcea3556bb55d4da7354">llvm::SIMachineFunctionInfo::getSGPRSpillToVGPRLanes</a></div><div class="ttdeci">ArrayRef&lt; SIRegisterInfo::SpilledReg &gt; getSGPRSpillToVGPRLanes(int FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00559">SIMachineFunctionInfo.h:559</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab8aff98d3587ddb15f9e46ed88687f0f"><div class="ttname"><a href="namespacellvm.html#ab8aff98d3587ddb15f9e46ed88687f0f">llvm::M0</a></div><div class="ttdeci">unsigned M0(unsigned Val)</div><div class="ttdef"><b>Definition:</b> <a href="VE_8h_source.html#l00467">VE.h:467</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa7dbd22ec4e0cc058f8290a8b98cacc6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">llvm::SIRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02948">SIRegisterInfo.cpp:2948</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2afcc4a332bb78d31847fd4a394a5aeb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">Register getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00890">SIMachineFunctionInfo.h:890</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a024479869943dfba001bb5701d62a243"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a024479869943dfba001bb5701d62a243">llvm::SIMachineFunctionInfo::usesAGPRs</a></div><div class="ttdeci">bool usesAGPRs(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00727">SIMachineFunctionInfo.cpp:727</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00141">TargetRegisterInfo.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a43679bf17818d1d6d05c7ecc81ca6f0f"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a43679bf17818d1d6d05c7ecc81ca6f0f">getAlignedAGPRClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAlignedAGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02627">SIRegisterInfo.cpp:2627</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ad718aae0ce2a188fa35cb2781024ffc0"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">llvm::MachineFrameInfo::getStackID</a></div><div class="ttdeci">uint8_t getStackID(int ObjectIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00731">MachineFrameInfo.h:731</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a3dad77acf1d0d82ccf87ce2f27d4ea26"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">llvm::SGPRSpillBuilder::IsWave32</a></div><div class="ttdeci">bool IsWave32</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00107">SIRegisterInfo.cpp:107</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_a392e9e21557d1a8adf34fc6935491a3f"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">llvm::SIRegisterInfo::SpilledReg::VGPR</a></div><div class="ttdeci">Register VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00055">SIRegisterInfo.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::ThreadPriority::Low</a></div><div class="ttdeci">@ Low</div><div class="ttdoc">Lower the current thread's priority such that it does not affect foreground tasks significantly.</div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndexes_html"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html">llvm::SlotIndexes</a></div><div class="ttdoc">SlotIndexes pass.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00319">SlotIndexes.h:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a1be43761db2568933db89648201ab15c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">llvm::SIRegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00529">SIRegisterInfo.cpp:529</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a66ba876f71016493af6fd1dc6980d912"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a></div><div class="ttdeci">static bool buildMUBUFOffsetLoadStore(const GCNSubtarget &amp;ST, MachineFrameInfo &amp;MFI, MachineBasicBlock::iterator MI, int Index, int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01232">SIRegisterInfo.cpp:1232</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_aa489971d1ac1b2f41d39d0d736f79266"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">llvm::SGPRSpillBuilder::ExecReg</a></div><div class="ttdeci">Register ExecReg</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00108">SIRegisterInfo.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_adf98860d7f42290f873c82a981eb0ea6"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const</div><div class="ttdoc">Return the assigned stack offset of the specified object from the incoming stack pointer.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00526">MachineFrameInfo.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af58d646af8dd60e4e514303dfa81de9c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">static bool isSGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00186">SIRegisterInfo.h:186</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00030">SIRegisterInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a231685f805cba88c2b061802b1b95052"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">llvm::SIRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00415">SIRegisterInfo.cpp:415</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_adbdf0119b398fd6464742936fe420056"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">llvm::SIRegisterInfo::getVCC</a></div><div class="ttdeci">MCRegister getVCC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03027">SIRegisterInfo.cpp:3027</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_aff46ff3cb1f469b01f6171c8134934ca"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">llvm::SGPRSpillBuilder::EltSize</a></div><div class="ttdeci">unsigned EltSize</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00099">SIRegisterInfo.cpp:99</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_af684573fd6deeb84f46bd0fc7d11483d"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#af684573fd6deeb84f46bd0fc7d11483d">getOffenMUBUFLoad</a></div><div class="ttdeci">static int getOffenMUBUFLoad(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01154">SIRegisterInfo.cpp:1154</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aed9393956ff6935e29af9881de204f1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">llvm::SIRegisterInfo::getVGPR64Class</a></div><div class="ttdeci">const TargetRegisterClass * getVGPR64Class() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03035">SIRegisterInfo.cpp:3035</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a9e4b5821346b3350405938b27005449e"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">llvm::SGPRSpillBuilder::TmpVGPRIndex</a></div><div class="ttdeci">int TmpVGPRIndex</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00092">SIRegisterInfo.cpp:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00686">LiveInterval.h:686</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIFrameLowering_html"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html">llvm::SIFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8h_source.html#l00017">SIFrameLowering.h:17</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ae6e7e975f7a4e5d535be32068a7c67df"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">llvm::MachineFrameInfo::isFixedObjectIndex</a></div><div class="ttdeci">bool isFixedObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a fixed stack object.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00688">MachineFrameInfo.h:688</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00082">SlotIndexes.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a4f492fa16404497b8f15ea82c4b0a725"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">llvm::GCNSubtarget::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(unsigned WavesPerEU) const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01246">GCNSubtarget.h:1246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00094">MachineInstrBuilder.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac2ab829b21a18819836efa18cb9553cd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac2ab829b21a18819836efa18cb9553cd">llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a></div><div class="ttdeci">bool eliminateSGPRToVGPRSpillFrameIndex(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, SlotIndexes *Indexes=nullptr, LiveIntervals *LIS=nullptr) const</div><div class="ttdoc">Special case of eliminateFrameIndex.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01975">SIRegisterInfo.cpp:1975</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndexes_html_a10aea73adf903930a8ce4c133dfa5a1e"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">llvm::SlotIndexes::insertMachineInstrInMaps</a></div><div class="ttdeci">SlotIndex insertMachineInstrInMaps(MachineInstr &amp;MI, bool Late=false)</div><div class="ttdoc">Insert the given machine instruction into the mapping.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00540">SlotIndexes.h:540</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_afb84ad0ad64ed2a34f473bbacc268501"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00213">MachineInstrBuilder.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00661">MachineRegisterInfo.h:661</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00202">AMDGPUSubtarget.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a83297079e933130ab3b78a428b7070e3"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">llvm::SIRegisterInfo::opCanUseLiteralConstant</a></div><div class="ttdeci">bool opCanUseLiteralConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02858">SIRegisterInfo.cpp:2858</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0989f99e854e569e8096a89e73f2e046"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">llvm::SIRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00906">SIRegisterInfo.cpp:906</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a832c99f27458588b340a9c294f6fd200"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">llvm::SIRegisterInfo::getBaseRegister</a></div><div class="ttdeci">Register getBaseRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00511">SIRegisterInfo.cpp:511</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_acd7a7dc7a2d3ba79fe5ee12378638317"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#acd7a7dc7a2d3ba79fe5ee12378638317">llvm::SIRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">bool eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02014">SIRegisterInfo.cpp:2014</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00152">MachineInstrBuilder.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5c4e292db193538fa8ef82438d1ca2e2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5c4e292db193538fa8ef82438d1ca2e2">llvm::AMDGPU::getFlatScratchInstSVfromSVS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSVfromSVS(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt&lt; bool &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a423e24bdb9993c90a2c13e2c04ff257a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">llvm::SIRegisterInfo::getAllVGPRRegMask</a></div><div class="ttdeci">const uint32_t * getAllVGPRRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00513">SIRegisterInfo.cpp:513</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02214">AMDGPUBaseInfo.cpp:2214</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_ac77acc7221dac4ad76f029d95ad1a40c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac77acc7221dac4ad76f029d95ad1a40c">llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getVGPRSpillAGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00642">SIMachineFunctionInfo.h:642</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a13301cdc7cdfed3dd8f993e0f1b9d359"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">llvm::SGPRSpillBuilder::SplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; SplitParts</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00082">SIRegisterInfo.cpp:82</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a61a42c85bd86c6ca4554e27d33c3f798"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">llvm::MachineOperand::setIsDead</a></div><div class="ttdeci">void setIsDead(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00525">MachineOperand.h:525</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a891021470cc8979b7dfcc936fad1cd44"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">llvm::SIRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02834">SIRegisterInfo.cpp:2834</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2aa5409f4a9ae9129ad49bd05ba293f6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">llvm::SIRegisterInfo::shouldRealignStack</a></div><div class="ttdeci">bool shouldRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00725">SIRegisterInfo.cpp:725</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00069">MachineInstrBuilder.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d23e7ce3b1f81486f99bad83a5d71a2"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2">llvm::SIRegisterInfo::getRegAsmName</a></div><div class="ttdeci">StringRef getRegAsmName(MCRegister Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02514">SIRegisterInfo.cpp:2514</a></div></div>
<div class="ttc" id="aLiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">llvm::MachineInstr::ReloadReuse</a></div><div class="ttdeci">@ ReloadReuse</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00077">MachineInstr.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a929252209ec1fab87cd43439ed3365c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">llvm::SIRegisterInfo::isVGPRClass</a></div><div class="ttdeci">static bool isVGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00198">SIRegisterInfo.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00237">Function.h:237</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ac7a43f1a8fe6945949f7ebaeec8bf9a7"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">llvm::SGPRSpillBuilder::NumSubRegs</a></div><div class="ttdeci">unsigned NumSubRegs</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00083">SIRegisterInfo.cpp:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00157">LiveInterval.h:157</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a86d3fc8e591bfc7b5854f86d00241221"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">llvm::SIRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00749">SIRegisterInfo.cpp:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndexes_html_ae59d457759eabf9feb31656d3a8bb8b0"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#ae59d457759eabf9feb31656d3a8bb8b0">llvm::SlotIndexes::replaceMachineInstrInMaps</a></div><div class="ttdeci">SlotIndex replaceMachineInstrInMaps(MachineInstr &amp;MI, MachineInstr &amp;NewMI)</div><div class="ttdoc">ReplaceMachineInstrInMaps - Replacing a machine instr with a new one in maps used by register allocat...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00597">SlotIndexes.h:597</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a449d102f1b4d3b881282d6609caf6023"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">llvm::SIRegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00504">SIRegisterInfo.cpp:504</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">llvm::AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdeci">@ PRIVATE_ADDRESS</div><div class="ttdoc">Address space for private memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00378">AMDGPU.h:378</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html_a9147352f78d98ee246f25d3300e0aaba"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">llvm::PointerUnion::dyn_cast</a></div><div class="ttdeci">T dyn_cast() const</div><div class="ttdoc">Returns the current pointer if it is of the specified pointer type, otherwise returns null.</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00162">PointerUnion.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html_a5c249924553aa84c5927b2335c490583"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">llvm::LivePhysRegs::available</a></div><div class="ttdeci">bool available(const MachineRegisterInfo &amp;MRI, MCPhysReg Reg) const</div><div class="ttdoc">Returns true if register Reg and no aliasing register is in the set.</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8cpp_source.html#l00141">LivePhysRegs.cpp:141</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00039">MachineMemOperand.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_1_1PerVGPRData_html_a2c6d1db9de20d6d2d9378168616e69e7"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a2c6d1db9de20d6d2d9378168616e69e7">llvm::SGPRSpillBuilder::PerVGPRData::VGPRLanes</a></div><div class="ttdeci">int64_t VGPRLanes</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00076">SIRegisterInfo.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00031">MathExtras.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a13fdc38a01504ed9a44abd1c9018737d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">llvm::SIInstrInfo::isFLATScratch</a></div><div class="ttdeci">static bool isFLATScratch(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00542">SIInstrInfo.h:542</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7a02e51c998cca0b6edec7728bde9479"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">llvm::SIRegisterInfo::getAllVectorRegMask</a></div><div class="ttdeci">const uint32_t * getAllVectorRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00521">SIRegisterInfo.cpp:521</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">llvm::AMDGPU::OPERAND_SRC_FIRST</a></div><div class="ttdeci">@ OPERAND_SRC_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00215">SIDefines.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a2daa95e19ef6f3a5d3be7f175d5bde59"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">llvm::GCNSubtarget::hasMFMAInlineLiteralBug</a></div><div class="ttdeci">bool hasMFMAInlineLiteralBug() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00976">GCNSubtarget.h:976</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a980c731f7723b02b66010f4fce010c0f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">llvm::SIRegisterInfo::isSGPRReg</a></div><div class="ttdeci">bool isSGPRReg(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02779">SIRegisterInfo.cpp:2779</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdeci">@ Implicit</div><div class="ttdoc">Not emitted register (e.g. carry, or temporary result).</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00021">MCRegister.h:21</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a8320a54de0a273478de910ac3795058b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a8320a54de0a273478de910ac3795058b">llvm::MachineFrameInfo::getObjectAlign</a></div><div class="ttdeci">Align getObjectAlign(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00484">MachineFrameInfo.h:484</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00082">AMDGPUMachineFunction.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a549e07395027c7b32774e27e9f28bc91"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">llvm::SIRegisterInfo::isVGPR</a></div><div class="ttdeci">bool isVGPR(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02912">SIRegisterInfo.cpp:2912</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="aAMDGPUInstPrinter_8h_html"><div class="ttname"><a href="AMDGPUInstPrinter_8h.html">AMDGPUInstPrinter.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a940d8478e9124a309af6b98b9b1caef9"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00326">SIRegisterInfo.h:326</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a7f39116ef8979cff64ea1c666228e7d9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7f39116ef8979cff64ea1c666228e7d9">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(MCRegister PhysReg) const</div><div class="ttdoc">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00974">MachineRegisterInfo.h:974</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae4eaf548fa62f15dc35f4018fef3707"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae4eaf548fa62f15dc35f4018fef3707">llvm::SIRegisterInfo::getRegClassForOperandReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForOperandReg(const MachineRegisterInfo &amp;MRI, const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02906">SIRegisterInfo.cpp:2906</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_a65cf1fba692ad301ceea8c481c864cba"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">llvm::SIRegisterInfo::SpilledReg::Lane</a></div><div class="ttdeci">int Lane</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00056">SIRegisterInfo.h:56</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ad8fbec56bf14eeec5756c118ea1c59de"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ad8fbec56bf14eeec5756c118ea1c59de">llvm::SIRegisterInfo::restoreSGPR</a></div><div class="ttdeci">bool restoreSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, SlotIndexes *Indexes=nullptr, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01826">SIRegisterInfo.cpp:1826</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02884">SIRegisterInfo.cpp:2884</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00688">MachineFunction.h:688</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a3b564776c915bd764fdcaa5e36525953"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3b564776c915bd764fdcaa5e36525953">llvm::SIMachineFunctionInfo::getScavengeFI</a></div><div class="ttdeci">int getScavengeFI(MachineFrameInfo &amp;MFI, const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00516">SIMachineFunctionInfo.cpp:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00265">MachineBasicBlock.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a1fc0ea9be83e3d4cb2aeb2d7b2363e73"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">llvm::GCNSubtarget::hasGFX90AInsts</a></div><div class="ttdeci">bool hasGFX90AInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01064">GCNSubtarget.h:1064</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00097">MachineInstrBuilder.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_af7541e1fd9a4513270d9abfd49aed959"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">llvm::SIMachineFunctionInfo::addToSpilledSGPRs</a></div><div class="ttdeci">void addToSpilledSGPRs(unsigned num)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00942">SIMachineFunctionInfo.h:942</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abb2b27ba8592dbf1220ca840abdda38e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">llvm::SIRegisterInfo::getAllAGPRRegMask</a></div><div class="ttdeci">const uint32_t * getAllAGPRRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00517">SIRegisterInfo.cpp:517</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a349def858d7ff22474b3f9013486807f"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a349def858d7ff22474b3f9013486807f">llvm::RegScavenger::assignRegToScavengingIndex</a></div><div class="ttdeci">void assignRegToScavengingIndex(int FI, Register Reg, MachineInstr *Restore=nullptr)</div><div class="ttdoc">Record that Reg is in use at scavenging index FI.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00079">RegisterScavenging.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a25c117ac45bfbbcf69dc0b674db2d1ea"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00112">LiveIntervals.h:112</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_a9459055a98e20980521289e8d20fcc7e"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a9459055a98e20980521289e8d20fcc7e">llvm::MachinePointerInfo::getWithOffset</a></div><div class="ttdeci">MachinePointerInfo getWithOffset(int64_t O) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00079">MachineMemOperand.h:79</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_adfdb32bd422a7613ae83c10f2841abf7"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a></div><div class="ttdeci">static MachineInstrBuilder spillVGPRtoAGPR(const GCNSubtarget &amp;ST, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, int Index, unsigned Lane, unsigned ValueReg, bool IsKill)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01189">SIRegisterInfo.cpp:1189</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a68db11947d61455d62d75b86020362c9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a68db11947d61455d62d75b86020362c9">llvm::MachineRegisterInfo::getRegClassOrRegBank</a></div><div class="ttdeci">const RegClassOrRegBank &amp; getRegClassOrRegBank(Register Reg) const</div><div class="ttdoc">Return the register bank or register class of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00695">MachineRegisterInfo.h:695</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a328299d8f8d9100f6eaadc2bbf13ba43"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">llvm::AMDGPU::getFlatScratchInstSTfromSS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSTfromSS(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_html_a10f3d955592ae2bc745f57e5b48ae115"><div class="ttname"><a href="namespacellvm.html#a10f3d955592ae2bc745f57e5b48ae115">llvm::size</a></div><div class="ttdeci">auto size(R &amp;&amp;Range, std::enable_if_t&lt; std::is_base_of&lt; std::random_access_iterator_tag, typename std::iterator_traits&lt; decltype(Range.begin())&gt;::iterator_category &gt;::value, void &gt; *=nullptr)</div><div class="ttdoc">Get the size of a range.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01716">STLExtras.h:1716</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">llvm::AMDGPU::CPol::SCC</a></div><div class="ttdeci">@ SCC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00316">SIDefines.h:316</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6927f52a74df8a472aae164cffd527b1"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">llvm::SIRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00431">SIRegisterInfo.cpp:431</a></div></div>
<div class="ttc" id="aMachineInstrBundle_8cpp_html_af44c9b089359803924e0b92bea3b6d03"><div class="ttname"><a href="MachineInstrBundle_8cpp.html#af44c9b089359803924e0b92bea3b6d03">getDebugLoc</a></div><div class="ttdeci">static DebugLoc getDebugLoc(MachineBasicBlock::instr_iterator FirstMI, MachineBasicBlock::instr_iterator LastMI)</div><div class="ttdoc">Return the first found DebugLoc that has a DILocation, given a range of instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8cpp_source.html#l00110">MachineInstrBundle.cpp:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2188a3779b5fa9631631a60b3512c81e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">llvm::SIRegisterInfo::get32BitRegister</a></div><div class="ttdeci">MCPhysReg get32BitRegister(MCPhysReg Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03111">SIRegisterInfo.cpp:3111</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int16_t &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_add069634d629007ba8a03a426c6bfea7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">llvm::SIRegisterInfo::isVectorSuperClass</a></div><div class="ttdeci">bool isVectorSuperClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00208">SIRegisterInfo.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57f2ca0e57f4f7b13f56f9aa16af3e0d"><div class="ttname"><a href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">llvm::min</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; min(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00357">FileCheck.cpp:357</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a780ff1cb44df81c9895eb346779f6413"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">llvm::SGPRSpillBuilder::NotOpc</a></div><div class="ttdeci">unsigned NotOpc</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00110">SIRegisterInfo.cpp:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00516">MachineInstr.h:516</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a25f41f0ca74f2026ead9ed683f10e6b3"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">llvm::SGPRSpillBuilder::TmpVGPR</a></div><div class="ttdeci">Register TmpVGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00090">SIRegisterInfo.cpp:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2adf69ba524926c5454f5d259c1c4dac"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">llvm::SIRegisterInfo::isProperlyAlignedRC</a></div><div class="ttdeci">bool isProperlyAlignedRC(const TargetRegisterClass &amp;RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03128">SIRegisterInfo.cpp:3128</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a999c78fd2b7e94a4831025beed90e47d"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a></div><div class="ttdeci">static unsigned getNumSubRegsForSpillOp(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00940">SIRegisterInfo.cpp:940</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a14a8c1a800cbdea3d1f0815817a73241"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">llvm::SGPRSpillBuilder::TmpVGPRLive</a></div><div class="ttdeci">bool TmpVGPRLive</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00094">SIRegisterInfo.cpp:94</a></div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_a2675de1d8479c7b00387979714da43f7"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a></div><div class="ttdeci">static const Function * getParent(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l00806">BasicAliasAnalysis.cpp:806</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ac7c906625fab2baf872e16248962b859"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">llvm::SGPRSpillBuilder::prepare</a></div><div class="ttdeci">void prepare()</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00165">SIRegisterInfo.cpp:165</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a1d0ab64e6f3e2d57bb062e38b4310f37"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">llvm::SIMachineFunctionInfo::getVGPRToAGPRSpill</a></div><div class="ttdeci">MCPhysReg getVGPRToAGPRSpill(int FrameIndex, unsigned Lane) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00646">SIMachineFunctionInfo.h:646</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a28f217b28ea2d167112e0b86d1e4dd39"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a></div><div class="ttdeci">static const std::array&lt; unsigned, 17 &gt; SubRegFromChannelTableWidthMap</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00045">SIRegisterInfo.cpp:45</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a79100c984bb96e884a15246958f61c2d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00411">SIRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2f10d8d12924c5866f49408dad1b8f1f"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2f10d8d12924c5866f49408dad1b8f1f">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">Register getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses.</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00863">SIMachineFunctionInfo.h:863</a></div></div>
<div class="ttc" id="anamespacellvm_html_a084adf38bf21b0ef5bf7c4d7ded3242a"><div class="ttname"><a href="namespacellvm.html#a084adf38bf21b0ef5bf7c4d7ded3242a">llvm::once_flag</a></div><div class="ttdeci">std::once_flag once_flag</div><div class="ttdef"><b>Definition:</b> <a href="Threading_8h_source.html#l00057">Threading.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8616d2d8f4c04005569e89bcfe67e421"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">static bool isMUBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00466">SIInstrInfo.h:466</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae803619fba0f2282f638ddd36ba004de"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">llvm::SIRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00857">SIRegisterInfo.cpp:857</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab740f3e83c93b6ec3981cdb43ffd8a22"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">llvm::SIRegisterInfo::buildSpillLoadStore</a></div><div class="ttdeci">void buildSpillLoadStore(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned LoadStoreOp, int Index, Register ValueReg, bool ValueIsKill, MCRegister ScratchOffsetReg, int64_t InstrOffset, MachineMemOperand *MMO, RegScavenger *RS, LivePhysRegs *LiveRegs=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01306">SIRegisterInfo.cpp:1306</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a7e90539a43522b18b79c504b88d0de69"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a7e90539a43522b18b79c504b88d0de69">llvm::SGPRSpillBuilder::Index</a></div><div class="ttdeci">int Index</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00098">SIRegisterInfo.cpp:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a54ce61c9315f4d35304a86cb34388921"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">llvm::MachineInstrBuilder::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">If conversion operators fail, use this method to get the MachineInstr explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00089">MachineInstrBuilder.h:89</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html">llvm::SGPRSpillBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00072">SIRegisterInfo.cpp:72</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ad83a7a6b291c68ccc27722290777f333"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">llvm::SGPRSpillBuilder::MBB</a></div><div class="ttdeci">MachineBasicBlock * MBB</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00102">SIRegisterInfo.cpp:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00134">MachineMemOperand.h:134</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html"><div class="ttname"><a href="classllvm_1_1PointerUnion.html">llvm::PointerUnion</a></div><div class="ttdoc">A discriminated union of two or more pointer types, with the discriminator in the low bit of the poin...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00112">PointerUnion.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00374">MachineOperand.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ad626093afec474495db46935e79c515b"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad626093afec474495db46935e79c515b">llvm::GCNSubtarget::hasFlatScratchSTMode</a></div><div class="ttdeci">bool hasFlatScratchSTMode() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00594">GCNSubtarget.h:594</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aad176a9433aea8ba75bcf6413209240d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">llvm::SIRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02967">SIRegisterInfo.cpp:2967</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a2cc8bb867c8949943ca7d88f1db31fde"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">llvm::MachineFrameInfo::hasCalls</a></div><div class="ttdeci">bool hasCalls() const</div><div class="ttdoc">Return true if the current function has any function calls.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00613">MachineFrameInfo.h:613</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6f42f246e7fe1f60196d02fd63890a13"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">llvm::SIInstrInfo::isLegalMUBUFImmOffset</a></div><div class="ttdeci">static bool isLegalMUBUFImmOffset(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01134">SIInstrInfo.h:1134</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47"><div class="ttname"><a href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::VariableID::Reserved</a></div><div class="ttdeci">@ Reserved</div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4c8ff148cc4e90b6ae0362db6bb48bf1"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1">llvm::SIRegisterInfo::getAllSGPR32</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAllSGPR32(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03173">SIRegisterInfo.cpp:3173</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab6cb9985c2491273897fc21e7a400fea"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab6cb9985c2491273897fc21e7a400fea">llvm::SIRegisterInfo::getRegClassForTypeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForTypeOnBank(LLT Ty, const RegisterBank &amp;Bank) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00318">SIRegisterInfo.h:318</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ad4f2b7d78f5080ad5179f3c53aa447da"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ad4f2b7d78f5080ad5179f3c53aa447da">getRegClass</a></div><div class="ttdeci">static const TargetRegisterClass * getRegClass(const MachineInstr &amp;MI, Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03228">AArch64InstrInfo.cpp:3228</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a56a1d04bcd3219469b87445ae2df358d"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">llvm::SGPRSpillBuilder::RS</a></div><div class="ttdeci">RegScavenger * RS</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00101">SIRegisterInfo.cpp:101</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">llvm::AMDGPU::OPERAND_SRC_LAST</a></div><div class="ttdeci">@ OPERAND_SRC_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00216">SIDefines.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_ab7e720f69b70ef3973d672936a9fa0ec"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab7e720f69b70ef3973d672936a9fa0ec">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg</a></div><div class="ttdeci">LaneBitmask getMaxLaneMaskForVReg(Register Reg) const</div><div class="ttdoc">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00497">MachineRegisterInfo.cpp:497</a></div></div>
<div class="ttc" id="anamespacellvm_html_abc08edd3ca31ae54f1a794719c4c153c"><div class="ttname"><a href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a></div><div class="ttdeci">void call_once(once_flag &amp;flag, Function &amp;&amp;F, Args &amp;&amp;... ArgList)</div><div class="ttdoc">Execute the function specified as a parameter once.</div><div class="ttdef"><b>Definition:</b> <a href="Threading_8h_source.html#l00087">Threading.h:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_1_1PerVGPRData_html_a7464445d424c1a3b268a3f379dc2a96c"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a7464445d424c1a3b268a3f379dc2a96c">llvm::SGPRSpillBuilder::PerVGPRData::NumVGPRs</a></div><div class="ttdeci">unsigned NumVGPRs</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00075">SIRegisterInfo.cpp:75</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_aa29651d0ae788b6421aaf620050ee9fc"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">llvm::SGPRSpillBuilder::MI</a></div><div class="ttdeci">MachineBasicBlock::iterator MI</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00081">SIRegisterInfo.cpp:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassAMDGPUGenRegisterInfo_html"><div class="ttname"><a href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a698b6937d98b7ee400dee8b7b3c8a4bd"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a698b6937d98b7ee400dee8b7b3c8a4bd">llvm::MachineInstr::setAsmPrinterFlag</a></div><div class="ttdeci">void setAsmPrinterFlag(uint8_t Flag)</div><div class="ttdoc">Set a flag for the AsmPrinter.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00342">MachineInstr.h:342</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a662d25d9c2a36425ebfd71c5c70945c8"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a662d25d9c2a36425ebfd71c5c70945c8">getAnyVectorSuperClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAnyVectorSuperClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02669">SIRegisterInfo.cpp:2669</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a34542ec002baa6b027a6d05644c6bb2e"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">llvm::RegScavenger::setRegUsed</a></div><div class="ttdeci">void setRegUsed(Register Reg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Tell the scavenger a register is used.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00051">RegisterScavenging.cpp:51</a></div></div>
<div class="ttc" id="anamespacellvm_html_abee0df5f7f703bb4462aba260ba0a60f"><div class="ttname"><a href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">llvm::BitWidth</a></div><div class="ttdeci">constexpr unsigned BitWidth</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00147">BitmaskEnum.h:147</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_aa86a4d647e79dbdeb3d2d43ec301abcd"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">llvm::SGPRSpillBuilder::readWriteTmpVGPR</a></div><div class="ttdeci">void readWriteTmpVGPR(unsigned Offset, bool IsLoad)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00287">SIRegisterInfo.cpp:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a4e12cb393c6e0ed0e04301abac8230c1"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4e12cb393c6e0ed0e04301abac8230c1">llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAGPRSpillVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00638">SIMachineFunctionInfo.h:638</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1VNInfo_html"><div class="ttname"><a href="classllvm_1_1VNInfo.html">llvm::VNInfo</a></div><div class="ttdoc">VNInfo - Value Number Information.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00053">LiveInterval.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html_adf042897913dea01859fc1944f7e61cd"><div class="ttname"><a href="classllvm_1_1LiveRange.html#adf042897913dea01859fc1944f7e61cd">llvm::LiveRange::getVNInfoAt</a></div><div class="ttdeci">VNInfo * getVNInfoAt(SlotIndex Idx) const</div><div class="ttdoc">getVNInfoAt - Return the VNInfo that is live at Idx, or NULL.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00421">LiveInterval.h:421</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_ab67affb87d0ac718bdda5ebe40a7327d"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">llvm::TargetRegisterClass::MC</a></div><div class="ttdeci">const MCRegisterClass * MC</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00052">TargetRegisterInfo.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">llvm::TargetStackID::SGPRSpill</a></div><div class="ttdeci">@ SGPRSpill</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00029">TargetFrameLowering.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00331">MachineOperand.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdeci">@ MOStore</div><div class="ttdoc">The memory access writes data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00136">MachineMemOperand.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_addf4f1853b616359f0800e0792b75e40"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">llvm::SGPRSpillBuilder::SuperReg</a></div><div class="ttdeci">Register SuperReg</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00080">SIRegisterInfo.cpp:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">llvm::AMDGPU::OPERAND_REG_IMM_FIRST</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00206">SIDefines.h:206</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a1aec2625932d694fc229189a21239233"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">llvm::SGPRSpillBuilder::MFI</a></div><div class="ttdeci">SIMachineFunctionInfo &amp; MFI</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00104">SIRegisterInfo.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00044">SIInstrInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a3e8da3fb902e2e5c0443907cab82ba01"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">llvm::GCNSubtarget::enableFlatScratch</a></div><div class="ttdeci">bool enableFlatScratch() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00604">GCNSubtarget.h:604</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02383">AMDGPUBaseInfo.cpp:2383</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5eafea62423808eaf1bec18900ec929e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">llvm::SIRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00738">SIRegisterInfo.cpp:738</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a627e6584be398e0555f4b38d8f26f546"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">llvm::SIRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03015">SIRegisterInfo.cpp:3015</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdoc">The last use of a register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00680">MCRegisterInfo.h:680</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a941b8646dc54e403a97acfb1ee56d774"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">llvm::SGPRSpillBuilder::restore</a></div><div class="ttdeci">void restore()</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00246">SIRegisterInfo.cpp:246</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00531">MachineInstrBuilder.h:531</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a6bcb85b82e6330375b977191fef41e2b"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">llvm::SGPRSpillBuilder::DL</a></div><div class="ttdeci">const DebugLoc &amp; DL</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00085">SIRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a9667a7946b7dfcb7211cfd92c1d70d2d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9667a7946b7dfcb7211cfd92c1d70d2d">llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs</a></div><div class="ttdeci">ArrayRef&lt; Register &gt; getSGPRSpillVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00566">SIMachineFunctionInfo.h:566</a></div></div>
<div class="ttc" id="anamespacellvm_html_a17e04afcf0c5efeb0eb6a9a45287b5e4"><div class="ttname"><a href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const MIMetadata &amp;MIMD, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00357">MachineInstrBuilder.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a33a600e1b2e066f85e6a2bb588a7f3f1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">llvm::GCNSubtarget::getConstantBusLimit</a></div><div class="ttdeci">unsigned getConstantBusLimit(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00191">AMDGPUSubtarget.cpp:191</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l01049">MachineOperand.cpp:1049</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00309">MachineBasicBlock.h:309</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5dc0a32516ce31f495b440d47287028b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(Register Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00759">MachineRegisterInfo.h:759</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_1_1PerVGPRData_html_a849f65bee0c61102ca7baaf87c1072ba"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a849f65bee0c61102ca7baaf87c1072ba">llvm::SGPRSpillBuilder::PerVGPRData::PerVGPR</a></div><div class="ttdeci">unsigned PerVGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00074">SIRegisterInfo.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a4a6966b99e305bd6f01fb17c645ae3da"><div class="ttname"><a href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">llvm::Register::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00126">Register.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00224">MCRegisterInfo.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00061">MachineOperand.cpp:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00358">SIMachineFunctionInfo.h:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a1c198291d6ee66150b76633cda8a1749"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">llvm::LiveInterval::hasSubRanges</a></div><div class="ttdeci">bool hasSubRanges() const</div><div class="ttdoc">Returns true if subregister liveness information is available.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00803">LiveInterval.h:803</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00163">ArrayRef.h:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a18b7e735a8aa6ece99bb5e9ea399c7f4"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">MCRegister findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineFunction &amp;MF, bool ReserveHighestVGPR=false) const</div><div class="ttdoc">Returns a lowest register that is not used at any point in the function.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02868">SIRegisterInfo.cpp:2868</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a4f42bfbae88439434bea393b10aaf453"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">llvm::SGPRSpillBuilder::MovOpc</a></div><div class="ttdeci">unsigned MovOpc</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00109">SIRegisterInfo.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6b0ac1fa4f05de76413c5e0ca6334035"><div class="ttname"><a href="namespacellvm.html#a6b0ac1fa4f05de76413c5e0ca6334035">llvm::reverse</a></div><div class="ttdeci">auto reverse(ContainerTy &amp;&amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00484">STLExtras.h:484</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320dacff74dc04327bef6824ecb2e3648d0f0"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dacff74dc04327bef6824ecb2e3648d0f0">llvm::RegState::ImplicitKill</a></div><div class="ttdeci">@ ImplicitKill</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e83ecd12d46c80703ce5d3ef34ead33"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">llvm::SIRegisterInfo::getCompatibleSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCompatibleSubRegClass(const TargetRegisterClass *SuperRC, const TargetRegisterClass *SubRC, unsigned SubIdx) const</div><div class="ttdoc">Returns a register class which is compatible with SuperRC, such that a subregister exists with class ...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02816">SIRegisterInfo.cpp:2816</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5c70283c6a0d2ce11aecfa43139e987e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">llvm::SIRegisterInfo::getAGPRClassForBitWidth</a></div><div class="ttdeci">const LLVM_READONLY TargetRegisterClass * getAGPRClassForBitWidth(unsigned BitWidth) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02659">SIRegisterInfo.cpp:2659</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab9c6b351507d3c0730f4290919d43a12"><div class="ttname"><a href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef</a></div><div class="ttdeci">ArrayRef(const T &amp;OneElt) -&gt; ArrayRef&lt; T &gt;</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a8ea8ce186fc4a70ad542e74d015d84ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a sub-class of or equal to this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00129">TargetRegisterInfo.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00212">SIDefines.h:212</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a28be067d402f8654c8861e0041a4e800"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a></div><div class="ttdeci">static int getOffsetMUBUFLoad(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01096">SIRegisterInfo.cpp:1096</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_aa750847e3dbb44a3dbf3c143151b895e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">llvm::SIMachineFunctionInfo::addToSpilledVGPRs</a></div><div class="ttdeci">void addToSpilledVGPRs(unsigned num)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00946">SIMachineFunctionInfo.h:946</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstPrinter_html_a2ff0d35ecd63b6b8c760187454701400"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a2ff0d35ecd63b6b8c760187454701400">llvm::AMDGPUInstPrinter::getRegisterName</a></div><div class="ttdeci">static const char * getRegisterName(MCRegister Reg)</div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ad37a50e8e31fa920654f835564ec022a"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">llvm::SGPRSpillBuilder::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00103">SIRegisterInfo.cpp:103</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_af005eec25347320c481872013a27d662"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#af005eec25347320c481872013a27d662">getAnyAGPRClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAnyAGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02595">SIRegisterInfo.cpp:2595</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a11cd70de340f310acc70781d57a00136"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">llvm::LiveIntervals::hasInterval</a></div><div class="ttdeci">bool hasInterval(Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00123">LiveIntervals.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5f55007393b9c2edcdb84c55e5df5514"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">llvm::SIRegisterInfo::opCanUseInlineConstant</a></div><div class="ttdeci">bool opCanUseInlineConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02825">SIRegisterInfo.cpp:2825</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abce857be755106a0d747fa67ac782857"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">llvm::SIRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02927">SIRegisterInfo.cpp:2927</a></div></div>
<div class="ttc" id="aRegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00051">MachineDominators.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a35d6d8a3367d6ef42ec184b84213ea52"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a35d6d8a3367d6ef42ec184b84213ea52">llvm::SGPRSpillBuilder::SGPRSpillBuilder</a></div><div class="ttdeci">SGPRSpillBuilder(const SIRegisterInfo &amp;TRI, const SIInstrInfo &amp;TII, bool IsWave32, MachineBasicBlock::iterator MI, int Index, RegScavenger *RS)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00112">SIRegisterInfo.cpp:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a726f6e520aaa1372f3572d993e1027b1"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">llvm::AMDGPUSubtarget::getWavefrontSizeLog2</a></div><div class="ttdeci">unsigned getWavefrontSizeLog2() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00206">AMDGPUSubtarget.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda94ec9273479164e4aec1d5d91b71dc85"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda94ec9273479164e4aec1d5d91b71dc85">llvm::CallingConv::Cold</a></div><div class="ttdeci">@ Cold</div><div class="ttdoc">Attempts to make code in the caller as efficient as possible under the assumption that the call is no...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00047">CallingConv.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a3d4103d19eae05425cf7aee3ad915250"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250">llvm::SIRegisterInfo::spillEmergencySGPR</a></div><div class="ttdeci">bool spillEmergencySGPR(MachineBasicBlock::iterator MI, MachineBasicBlock &amp;RestoreMBB, Register SGPR, RegScavenger *RS) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01903">SIRegisterInfo.cpp:1903</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320da72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdeci">@ Define</div><div class="ttdoc">Register definition.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a7dc3779dd98f912496a86e4bd7174576"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a></div><div class="ttdeci">static unsigned getFlatScratchSpillOpcode(const SIInstrInfo *TII, unsigned LoadStoreOp, unsigned EltSize)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01269">SIRegisterInfo.cpp:1269</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_ab991bb1444579648a165d1b134a0854d"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">llvm::MachineMemOperand::getFlags</a></div><div class="ttdeci">Flags getFlags() const</div><div class="ttdoc">Return the raw flags of the source value,.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00219">MachineMemOperand.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a981883145186bf6da58e5bd7f6476f30"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">llvm::SIRegisterInfo::getEquivalentSGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentSGPRClass(const TargetRegisterClass *VRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02806">SIRegisterInfo.cpp:2806</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdeci">@ ImplicitDefine</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00063">MachineInstrBuilder.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00311">MachineBasicBlock.h:311</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a51db99e6baa393260b874d1d04e7ecdc"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg</a></div><div class="ttdeci">MCRegister reservedPrivateSegmentBufferReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch buffer in case spilling is needed.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00538">SIRegisterInfo.cpp:538</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae11cbd7196aeff4a4b2a12be9835f28"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">llvm::SIRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00545">SIRegisterInfo.cpp:545</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a8b9fc912e50d4b2f7e3173b59e33ed76"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">Register getFrameOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00872">SIMachineFunctionInfo.h:872</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac9ec67a466802ee8e0c1f1b7aa7bbf39"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">llvm::SIRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00922">SIRegisterInfo.cpp:922</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00788">MCRegisterInfo.h:788</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a0662dbd7ca853abd3acc95a13931e0c2"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a0662dbd7ca853abd3acc95a13931e0c2">EnableSpillSGPRToVGPR</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSpillSGPRToVGPR(&quot;amdgpu-spill-sgpr-to-vgpr&quot;, cl::desc(&quot;Enable spilling VGPRs to SGPRs&quot;), cl::ReallyHidden, cl::init(true))</div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_afd1840a8e04214d75dc4e3afd74673b4"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#afd1840a8e04214d75dc4e3afd74673b4">llvm::LiveIntervals::getRegUnit</a></div><div class="ttdeci">LiveRange &amp; getRegUnit(unsigned Unit)</div><div class="ttdoc">Return the live range for register unit Unit.</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00387">LiveIntervals.h:387</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a278004c824cd46c7504e68ec7c5f2d57"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">llvm::GCNSubtarget::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00748">GCNSubtarget.h:748</a></div></div>
<div class="ttc" id="aMachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7d8aef424553a9b93de21ced693f0b09"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">llvm::SIRegisterInfo::getSGPRClassForBitWidth</a></div><div class="ttdeci">static const LLVM_READONLY TargetRegisterClass * getSGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02744">SIRegisterInfo.cpp:2744</a></div></div>
<div class="ttc" id="aLivePhysRegs_8h_html"><div class="ttname"><a href="LivePhysRegs_8h.html">LivePhysRegs.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a97dfb31f0f752a171bfe5fe49244c9be"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">llvm::LiveInterval::subranges</a></div><div class="ttdeci">iterator_range&lt; subrange_iterator &gt; subranges()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00775">LiveInterval.h:775</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:10:29 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
