--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28420 paths analyzed, 910 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.298ns.
--------------------------------------------------------------------------------

Paths for end point pwm_osc_05/osc_counter_14 (SLICE_X13Y51.B3), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_05/osc_counter_14 (FF)
  Destination:          pwm_osc_05/osc_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.263ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_05/osc_counter_14 to pwm_osc_05/osc_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y51.BMUX    Tshcko                0.518   N8
                                                       pwm_osc_05/osc_counter_14
    SLICE_X0Y57.D2       net (fanout=3)        2.493   pwm_osc_05/osc_counter<14>
    SLICE_X0Y57.COUT     Topcyd                0.343   pwm_osc_05/Mcompar_n0000_cy<7>
                                                       pwm_osc_05/Mcompar_n0000_lutdi7
                                                       pwm_osc_05/Mcompar_n0000_cy<7>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   pwm_osc_05/Mcompar_n0000_cy<7>
    SLICE_X0Y58.COUT     Tbyp                  0.093   pwm_osc_05/Mcompar_n0000_cy<11>
                                                       pwm_osc_05/Mcompar_n0000_cy<11>
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   pwm_osc_05/Mcompar_n0000_cy<11>
    SLICE_X0Y59.BMUX     Tcinb                 0.286   pwm_osc_05/osc_counter<0>
                                                       pwm_osc_05/osc_counter_0_glue_rst_cy
    SLICE_X13Y51.B3      net (fanout=27)       2.260   pwm_osc_05/Mcompar_n0000_cy<13>
    SLICE_X13Y51.CLK     Tas                   0.264   N8
                                                       pwm_osc_05/osc_counter_14_rstpot
                                                       pwm_osc_05/osc_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      6.263ns (1.504ns logic, 4.759ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_05/osc_counter_14 (FF)
  Destination:          pwm_osc_05/osc_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_05/osc_counter_14 to pwm_osc_05/osc_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y51.BMUX    Tshcko                0.518   N8
                                                       pwm_osc_05/osc_counter_14
    SLICE_X0Y57.D2       net (fanout=3)        2.493   pwm_osc_05/osc_counter<14>
    SLICE_X0Y57.COUT     Topcyd                0.312   pwm_osc_05/Mcompar_n0000_cy<7>
                                                       pwm_osc_05/Mcompar_n0000_lut<7>
                                                       pwm_osc_05/Mcompar_n0000_cy<7>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   pwm_osc_05/Mcompar_n0000_cy<7>
    SLICE_X0Y58.COUT     Tbyp                  0.093   pwm_osc_05/Mcompar_n0000_cy<11>
                                                       pwm_osc_05/Mcompar_n0000_cy<11>
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   pwm_osc_05/Mcompar_n0000_cy<11>
    SLICE_X0Y59.BMUX     Tcinb                 0.286   pwm_osc_05/osc_counter<0>
                                                       pwm_osc_05/osc_counter_0_glue_rst_cy
    SLICE_X13Y51.B3      net (fanout=27)       2.260   pwm_osc_05/Mcompar_n0000_cy<13>
    SLICE_X13Y51.CLK     Tas                   0.264   N8
                                                       pwm_osc_05/osc_counter_14_rstpot
                                                       pwm_osc_05/osc_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (1.473ns logic, 4.759ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_05/osc_counter_19 (FF)
  Destination:          pwm_osc_05/osc_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.403ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.659 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_05/osc_counter_19 to pwm_osc_05/osc_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.BQ       Tcko                  0.430   pwm_osc_05/osc_counter<21>
                                                       pwm_osc_05/osc_counter_19
    SLICE_X0Y58.B1       net (fanout=3)        1.677   pwm_osc_05/osc_counter<19>
    SLICE_X0Y58.COUT     Topcyb                0.483   pwm_osc_05/Mcompar_n0000_cy<11>
                                                       pwm_osc_05/Mcompar_n0000_lut<9>
                                                       pwm_osc_05/Mcompar_n0000_cy<11>
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   pwm_osc_05/Mcompar_n0000_cy<11>
    SLICE_X0Y59.BMUX     Tcinb                 0.286   pwm_osc_05/osc_counter<0>
                                                       pwm_osc_05/osc_counter_0_glue_rst_cy
    SLICE_X13Y51.B3      net (fanout=27)       2.260   pwm_osc_05/Mcompar_n0000_cy<13>
    SLICE_X13Y51.CLK     Tas                   0.264   N8
                                                       pwm_osc_05/osc_counter_14_rstpot
                                                       pwm_osc_05/osc_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.403ns (1.463ns logic, 3.940ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point pwm_osc_02/osc_counter_12 (SLICE_X12Y7.D2), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_02/osc_counter_14 (FF)
  Destination:          pwm_osc_02/osc_counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.650 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_02/osc_counter_14 to pwm_osc_02/osc_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.BMUX    Tshcko                0.518   N14
                                                       pwm_osc_02/osc_counter_14
    SLICE_X4Y8.D3        net (fanout=3)        2.159   pwm_osc_02/osc_counter<14>
    SLICE_X4Y8.COUT      Topcyd                0.343   pwm_osc_02/Mcompar_n0000_cy<7>
                                                       pwm_osc_02/Mcompar_n0000_lutdi7
                                                       pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.COUT      Tbyp                  0.093   pwm_osc_02/Mcompar_n0000_cy<11>
                                                       pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.BMUX     Tcinb                 0.286   pwm_osc_02/osc_counter<0>
                                                       pwm_osc_02/osc_counter_0_glue_rst_cy
    SLICE_X12Y7.D2       net (fanout=27)       2.232   pwm_osc_02/Mcompar_n0000_cy<13>
    SLICE_X12Y7.CLK      Tas                   0.339   pwm_osc_02/osc_counter<12>
                                                       pwm_osc_02/osc_counter_12_rstpot
                                                       pwm_osc_02/osc_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (1.579ns logic, 4.397ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_02/osc_counter_14 (FF)
  Destination:          pwm_osc_02/osc_counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.945ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.650 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_02/osc_counter_14 to pwm_osc_02/osc_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.BMUX    Tshcko                0.518   N14
                                                       pwm_osc_02/osc_counter_14
    SLICE_X4Y8.D3        net (fanout=3)        2.159   pwm_osc_02/osc_counter<14>
    SLICE_X4Y8.COUT      Topcyd                0.312   pwm_osc_02/Mcompar_n0000_cy<7>
                                                       pwm_osc_02/Mcompar_n0000_lut<7>
                                                       pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.COUT      Tbyp                  0.093   pwm_osc_02/Mcompar_n0000_cy<11>
                                                       pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.BMUX     Tcinb                 0.286   pwm_osc_02/osc_counter<0>
                                                       pwm_osc_02/osc_counter_0_glue_rst_cy
    SLICE_X12Y7.D2       net (fanout=27)       2.232   pwm_osc_02/Mcompar_n0000_cy<13>
    SLICE_X12Y7.CLK      Tas                   0.339   pwm_osc_02/osc_counter<12>
                                                       pwm_osc_02/osc_counter_12_rstpot
                                                       pwm_osc_02/osc_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.548ns logic, 4.397ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_02/osc_counter_9 (FF)
  Destination:          pwm_osc_02/osc_counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_02/osc_counter_9 to pwm_osc_02/osc_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.AQ       Tcko                  0.525   pwm_osc_02/osc_counter<12>
                                                       pwm_osc_02/osc_counter_9
    SLICE_X4Y8.A2        net (fanout=3)        1.564   pwm_osc_02/osc_counter<9>
    SLICE_X4Y8.COUT      Topcya                0.482   pwm_osc_02/Mcompar_n0000_cy<7>
                                                       pwm_osc_02/Mcompar_n0000_lutdi4
                                                       pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.COUT      Tbyp                  0.093   pwm_osc_02/Mcompar_n0000_cy<11>
                                                       pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.BMUX     Tcinb                 0.286   pwm_osc_02/osc_counter<0>
                                                       pwm_osc_02/osc_counter_0_glue_rst_cy
    SLICE_X12Y7.D2       net (fanout=27)       2.232   pwm_osc_02/Mcompar_n0000_cy<13>
    SLICE_X12Y7.CLK      Tas                   0.339   pwm_osc_02/osc_counter<12>
                                                       pwm_osc_02/osc_counter_12_rstpot
                                                       pwm_osc_02/osc_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.725ns logic, 3.802ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point pwm_osc_02/osc_counter_14 (SLICE_X13Y19.B4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_02/osc_counter_14 (FF)
  Destination:          pwm_osc_02/osc_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.866ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_02/osc_counter_14 to pwm_osc_02/osc_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.BMUX    Tshcko                0.518   N14
                                                       pwm_osc_02/osc_counter_14
    SLICE_X4Y8.D3        net (fanout=3)        2.159   pwm_osc_02/osc_counter<14>
    SLICE_X4Y8.COUT      Topcyd                0.343   pwm_osc_02/Mcompar_n0000_cy<7>
                                                       pwm_osc_02/Mcompar_n0000_lutdi7
                                                       pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.COUT      Tbyp                  0.093   pwm_osc_02/Mcompar_n0000_cy<11>
                                                       pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.BMUX     Tcinb                 0.286   pwm_osc_02/osc_counter<0>
                                                       pwm_osc_02/osc_counter_0_glue_rst_cy
    SLICE_X13Y19.B4      net (fanout=27)       2.197   pwm_osc_02/Mcompar_n0000_cy<13>
    SLICE_X13Y19.CLK     Tas                   0.264   N14
                                                       pwm_osc_02/osc_counter_14_rstpot
                                                       pwm_osc_02/osc_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.866ns (1.504ns logic, 4.362ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_02/osc_counter_14 (FF)
  Destination:          pwm_osc_02/osc_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.835ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_02/osc_counter_14 to pwm_osc_02/osc_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.BMUX    Tshcko                0.518   N14
                                                       pwm_osc_02/osc_counter_14
    SLICE_X4Y8.D3        net (fanout=3)        2.159   pwm_osc_02/osc_counter<14>
    SLICE_X4Y8.COUT      Topcyd                0.312   pwm_osc_02/Mcompar_n0000_cy<7>
                                                       pwm_osc_02/Mcompar_n0000_lut<7>
                                                       pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.COUT      Tbyp                  0.093   pwm_osc_02/Mcompar_n0000_cy<11>
                                                       pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.BMUX     Tcinb                 0.286   pwm_osc_02/osc_counter<0>
                                                       pwm_osc_02/osc_counter_0_glue_rst_cy
    SLICE_X13Y19.B4      net (fanout=27)       2.197   pwm_osc_02/Mcompar_n0000_cy<13>
    SLICE_X13Y19.CLK     Tas                   0.264   N14
                                                       pwm_osc_02/osc_counter_14_rstpot
                                                       pwm_osc_02/osc_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (1.473ns logic, 4.362ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_02/osc_counter_9 (FF)
  Destination:          pwm_osc_02/osc_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.597 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_02/osc_counter_9 to pwm_osc_02/osc_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.AQ       Tcko                  0.525   pwm_osc_02/osc_counter<12>
                                                       pwm_osc_02/osc_counter_9
    SLICE_X4Y8.A2        net (fanout=3)        1.564   pwm_osc_02/osc_counter<9>
    SLICE_X4Y8.COUT      Topcya                0.482   pwm_osc_02/Mcompar_n0000_cy<7>
                                                       pwm_osc_02/Mcompar_n0000_lutdi4
                                                       pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<7>
    SLICE_X4Y9.COUT      Tbyp                  0.093   pwm_osc_02/Mcompar_n0000_cy<11>
                                                       pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   pwm_osc_02/Mcompar_n0000_cy<11>
    SLICE_X4Y10.BMUX     Tcinb                 0.286   pwm_osc_02/osc_counter<0>
                                                       pwm_osc_02/osc_counter_0_glue_rst_cy
    SLICE_X13Y19.B4      net (fanout=27)       2.197   pwm_osc_02/Mcompar_n0000_cy<13>
    SLICE_X13Y19.CLK     Tas                   0.264   N14
                                                       pwm_osc_02/osc_counter_14_rstpot
                                                       pwm_osc_02/osc_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (1.650ns logic, 3.767ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pwm_osc_06/squareWaveOut_reg (SLICE_X10Y60.B5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_06/osc_counter_27 (FF)
  Destination:          pwm_osc_06/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_06/osc_counter_27 to pwm_osc_06/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.BQ      Tcko                  0.198   pwm_osc_06/osc_counter<27>
                                                       pwm_osc_06/osc_counter_27
    SLICE_X10Y60.B5      net (fanout=3)        0.186   pwm_osc_06/osc_counter<27>
    SLICE_X10Y60.CLK     Tah         (-Th)    -0.303   pwm_osc_06/squareWaveOut_reg
                                                       pwm_osc_06/Mcompar_GND_10_o_INV_1_o_lutdi13
                                                       pwm_osc_06/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_06/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.501ns logic, 0.186ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_06/osc_counter_27 (FF)
  Destination:          pwm_osc_06/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.715ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_06/osc_counter_27 to pwm_osc_06/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.BQ      Tcko                  0.198   pwm_osc_06/osc_counter<27>
                                                       pwm_osc_06/osc_counter_27
    SLICE_X10Y60.B5      net (fanout=3)        0.186   pwm_osc_06/osc_counter<27>
    SLICE_X10Y60.CLK     Tah         (-Th)    -0.331   pwm_osc_06/squareWaveOut_reg
                                                       pwm_osc_06/Mcompar_GND_10_o_INV_1_o_lut<13>
                                                       pwm_osc_06/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_06/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.715ns (0.529ns logic, 0.186ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point pwm_osc_02/squareWaveOut_reg (SLICE_X10Y12.CIN), 48 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_02/osc_counter_20 (FF)
  Destination:          pwm_osc_02/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_02/osc_counter_20 to pwm_osc_02/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.CQ      Tcko                  0.198   pwm_osc_02/osc_counter<21>
                                                       pwm_osc_02/osc_counter_20
    SLICE_X10Y11.C5      net (fanout=3)        0.176   pwm_osc_02/osc_counter<20>
    SLICE_X10Y11.COUT    Topcyc                0.191   pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<11>
                                                       pwm_osc_02/Mcompar_GND_10_o_INV_1_o_lutdi10
                                                       pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X10Y12.CIN     net (fanout=1)        0.001   pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X10Y12.CLK     Tckcin      (-Th)    -0.146   pwm_osc_02/squareWaveOut_reg
                                                       pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_02/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.712ns (0.535ns logic, 0.177ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_02/osc_counter_20 (FF)
  Destination:          pwm_osc_02/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.716ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_02/osc_counter_20 to pwm_osc_02/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.CQ      Tcko                  0.198   pwm_osc_02/osc_counter<21>
                                                       pwm_osc_02/osc_counter_20
    SLICE_X10Y11.C5      net (fanout=3)        0.176   pwm_osc_02/osc_counter<20>
    SLICE_X10Y11.COUT    Topcyc                0.195   pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<11>
                                                       pwm_osc_02/Mcompar_GND_10_o_INV_1_o_lut<10>
                                                       pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X10Y12.CIN     net (fanout=1)        0.001   pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X10Y12.CLK     Tckcin      (-Th)    -0.146   pwm_osc_02/squareWaveOut_reg
                                                       pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_02/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.716ns (0.539ns logic, 0.177ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_02/osc_counter_19 (FF)
  Destination:          pwm_osc_02/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_02/osc_counter_19 to pwm_osc_02/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.BQ      Tcko                  0.198   pwm_osc_02/osc_counter<21>
                                                       pwm_osc_02/osc_counter_19
    SLICE_X10Y11.B5      net (fanout=3)        0.177   pwm_osc_02/osc_counter<19>
    SLICE_X10Y11.COUT    Topcyb                0.230   pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<11>
                                                       pwm_osc_02/Mcompar_GND_10_o_INV_1_o_lutdi9
                                                       pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X10Y12.CIN     net (fanout=1)        0.001   pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X10Y12.CLK     Tckcin      (-Th)    -0.146   pwm_osc_02/squareWaveOut_reg
                                                       pwm_osc_02/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_02/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.574ns logic, 0.178ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point pwm_osc_12/squareWaveOut_reg (SLICE_X4Y52.B5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_12/osc_counter_26 (FF)
  Destination:          pwm_osc_12/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_12/osc_counter_26 to pwm_osc_12/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.BQ       Tcko                  0.198   pwm_osc_12/osc_counter<27>
                                                       pwm_osc_12/osc_counter_26
    SLICE_X4Y52.B5       net (fanout=3)        0.190   pwm_osc_12/osc_counter<26>
    SLICE_X4Y52.CLK      Tah         (-Th)    -0.319   pwm_osc_12/squareWaveOut_reg
                                                       pwm_osc_12/Mcompar_GND_10_o_INV_1_o_lutdi13
                                                       pwm_osc_12/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_12/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.517ns logic, 0.190ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_12/osc_counter_26 (FF)
  Destination:          pwm_osc_12/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_12/osc_counter_26 to pwm_osc_12/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.BQ       Tcko                  0.198   pwm_osc_12/osc_counter<27>
                                                       pwm_osc_12/osc_counter_26
    SLICE_X4Y52.B5       net (fanout=3)        0.190   pwm_osc_12/osc_counter<26>
    SLICE_X4Y52.CLK      Tah         (-Th)    -0.337   pwm_osc_12/squareWaveOut_reg
                                                       pwm_osc_12/Mcompar_GND_10_o_INV_1_o_lut<13>
                                                       pwm_osc_12/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_12/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.535ns logic, 0.190ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: digital_osc_20/squareWaveOut_reg/CLK0
  Logical resource: digital_osc_20/squareWaveOut_reg/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: digital_osc_21/squareWaveOut_reg/CLK0
  Logical resource: digital_osc_21/squareWaveOut_reg/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.298|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28420 paths, 0 nets, and 2251 connections

Design statistics:
   Minimum period:   6.298ns{1}   (Maximum frequency: 158.781MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr  3 16:03:19 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 427 MB



