{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706604935282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706604935285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 14:25:35 2024 " "Processing started: Tue Jan 30 14:25:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706604935285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706604935285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CliqueCounter -c CliqueCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off CliqueCounter -c CliqueCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706604935285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706604935831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706604935832 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CliqueCounter.v(10) " "Verilog HDL information at CliqueCounter.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "CliqueCounter.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/BronKerbosch/CliqueCounter.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706604945997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cliquecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file cliquecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CliqueCounter " "Found entity 1: CliqueCounter" {  } { { "CliqueCounter.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/BronKerbosch/CliqueCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706604945999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706604945999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cliquecountertb.v 1 1 " "Found 1 design units, including 1 entities, in source file cliquecountertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CliqueCounterTB " "Found entity 1: CliqueCounterTB" {  } { { "CliqueCounterTB.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/BronKerbosch/CliqueCounterTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706604946001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706604946001 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "temp_count CliqueCounter.v(12) " "Verilog HDL error at CliqueCounter.v(12): object \"temp_count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CliqueCounter.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/BronKerbosch/CliqueCounter.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706604946002 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "temp_count CliqueCounter.v(16) " "Verilog HDL error at CliqueCounter.v(16): object \"temp_count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CliqueCounter.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/BronKerbosch/CliqueCounter.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706604946002 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "temp_count CliqueCounter.v(19) " "Verilog HDL error at CliqueCounter.v(19): object \"temp_count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CliqueCounter.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/BronKerbosch/CliqueCounter.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706604946002 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/BronKerbosch/output_files/CliqueCounter.map.smsg " "Generated suppressed messages file C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/BronKerbosch/output_files/CliqueCounter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706604946029 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706604946092 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 30 14:25:46 2024 " "Processing ended: Tue Jan 30 14:25:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706604946092 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706604946092 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706604946092 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706604946092 ""}
