# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Dec 6 2017 23:17:10

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: D[0]
			6.1.2::Path details for port: D[1]
			6.1.3::Path details for port: D[2]
			6.1.4::Path details for port: D[3]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: SEG1[0]
			6.2.2::Path details for port: SEG1[1]
			6.2.3::Path details for port: SEG1[2]
			6.2.4::Path details for port: SEG1[3]
			6.2.5::Path details for port: SEG1[4]
			6.2.6::Path details for port: SEG1[5]
			6.2.7::Path details for port: SEG1[6]
			6.2.8::Path details for port: SEG2[1]
			6.2.9::Path details for port: SEG2[2]
			6.2.10::Path details for port: SEG2[3]
			6.2.11::Path details for port: SEG2[6]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: D[0]
			6.4.2::Path details for port: D[1]
			6.4.3::Path details for port: D[2]
			6.4.4::Path details for port: D[3]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: SEG1[0]
			6.5.2::Path details for port: SEG1[1]
			6.5.3::Path details for port: SEG1[2]
			6.5.4::Path details for port: SEG1[3]
			6.5.5::Path details for port: SEG1[4]
			6.5.6::Path details for port: SEG1[5]
			6.5.7::Path details for port: SEG1[6]
			6.5.8::Path details for port: SEG2[1]
			6.5.9::Path details for port: SEG2[2]
			6.5.10::Path details for port: SEG2[3]
			6.5.11::Path details for port: SEG2[6]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: seg_test|CLK  | N/A  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
D[0]       CLK         3718         seg_test|CLK:R         
D[1]       CLK         4138         seg_test|CLK:R         
D[2]       CLK         4349         seg_test|CLK:R         
D[3]       CLK         4321         seg_test|CLK:R         


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
SEG1[0]    CLK         5409          seg_test|CLK:R         
SEG1[1]    CLK         5409          seg_test|CLK:R         
SEG1[2]    CLK         5409          seg_test|CLK:R         
SEG1[3]    CLK         5409          seg_test|CLK:R         
SEG1[4]    CLK         5409          seg_test|CLK:R         
SEG1[5]    CLK         5409          seg_test|CLK:R         
SEG1[6]    CLK         5409          seg_test|CLK:R         
SEG2[1]    CLK         10115         seg_test|CLK:R         
SEG2[2]    CLK         10115         seg_test|CLK:R         
SEG2[3]    CLK         10115         seg_test|CLK:R         
SEG2[6]    CLK         9792          seg_test|CLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
D[0]       CLK         -154        seg_test|CLK:R         
D[1]       CLK         -2048       seg_test|CLK:R         
D[2]       CLK         -2139       seg_test|CLK:R         
D[3]       CLK         -2391       seg_test|CLK:R         


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
SEG1[0]    CLK         5319                  seg_test|CLK:R         
SEG1[1]    CLK         5319                  seg_test|CLK:R         
SEG1[2]    CLK         5319                  seg_test|CLK:R         
SEG1[3]    CLK         5319                  seg_test|CLK:R         
SEG1[4]    CLK         5319                  seg_test|CLK:R         
SEG1[5]    CLK         5319                  seg_test|CLK:R         
SEG1[6]    CLK         5319                  seg_test|CLK:R         
SEG2[1]    CLK         9758                  seg_test|CLK:R         
SEG2[2]    CLK         9758                  seg_test|CLK:R         
SEG2[3]    CLK         9758                  seg_test|CLK:R         
SEG2[6]    CLK         9471                  seg_test|CLK:R         


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary

===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 


===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: D[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[0]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Setup Time        : 3718


Data Path Delay                6563
+ Setup Time                     70
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 3718

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
D[0]                                        seg_test                   0      0                  RISE  1       
D_ibuf_0_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
D_ibuf_0_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
D_ibuf_0_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
D_ibuf_0_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__77/I                                     Odrv12                     0      1127               RISE  1       
I__77/O                                     Odrv12                     491    1618               RISE  1       
I__79/I                                     Span12Mux_h                0      1618               RISE  1       
I__79/O                                     Span12Mux_h                491    2109               RISE  1       
I__81/I                                     Span12Mux_h                0      2109               RISE  1       
I__81/O                                     Span12Mux_h                491    2600               RISE  1       
I__83/I                                     Span12Mux_v                0      2600               RISE  1       
I__83/O                                     Span12Mux_v                491    3091               RISE  1       
I__88/I                                     LocalMux                   0      3091               RISE  1       
I__88/O                                     LocalMux                   330    3421               RISE  1       
I__92/I                                     InMux                      0      3421               RISE  1       
I__92/O                                     InMux                      259    3680               RISE  1       
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/in0    LogicCell40_SEQ_MODE_0000  0      3680               RISE  1       
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  386    4066               FALL  1       
I__171/I                                    Odrv12                     0      4066               FALL  1       
I__171/O                                    Odrv12                     540    4606               FALL  1       
I__172/I                                    Sp12to4                    0      4606               FALL  1       
I__172/O                                    Sp12to4                    449    5055               FALL  1       
I__173/I                                    Span4Mux_s3_v              0      5055               FALL  1       
I__173/O                                    Span4Mux_s3_v              337    5391               FALL  1       
I__174/I                                    IoSpan4Mux                 0      5391               FALL  1       
I__174/O                                    IoSpan4Mux                 323    5714               FALL  1       
I__175/I                                    IoSpan4Mux                 0      5714               FALL  1       
I__175/O                                    IoSpan4Mux                 323    6037               FALL  1       
I__176/I                                    LocalMux                   0      6037               FALL  1       
I__176/O                                    LocalMux                   309    6345               FALL  1       
I__177/I                                    IoInMux                    0      6345               FALL  1       
I__177/O                                    IoInMux                    217    6563               FALL  1       
SEG1_obuf_4_preio/DOUT0(decoder.SEG[4])     PRE_IO_PIN_TYPE_010101     0      6563               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__53/I                                           ClkMux                  0      2607               RISE  1       
I__53/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

6.1.2::Path details for port: D[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[1]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Setup Time        : 4138


Data Path Delay                6983
+ Setup Time                     70
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 4138

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
D[1]                                        seg_test                   0      0                  RISE  1       
D_ibuf_1_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
D_ibuf_1_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
D_ibuf_1_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
D_ibuf_1_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    973                FALL  1       
I__143/I                                    Odrv12                     0      973                FALL  1       
I__143/O                                    Odrv12                     540    1513               FALL  1       
I__144/I                                    Span12Mux_h                0      1513               FALL  1       
I__144/O                                    Span12Mux_h                540    2053               FALL  1       
I__145/I                                    Span12Mux_h                0      2053               FALL  1       
I__145/O                                    Span12Mux_h                540    2593               FALL  1       
I__146/I                                    Span12Mux_v                0      2593               FALL  1       
I__146/O                                    Span12Mux_v                540    3133               FALL  1       
I__149/I                                    Span12Mux_v                0      3133               FALL  1       
I__149/O                                    Span12Mux_v                540    3673               FALL  1       
I__153/I                                    LocalMux                   0      3673               FALL  1       
I__153/O                                    LocalMux                   309    3982               FALL  1       
I__155/I                                    InMux                      0      3982               FALL  1       
I__155/O                                    InMux                      217    4199               FALL  1       
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      4199               FALL  1       
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  288    4487               FALL  1       
I__171/I                                    Odrv12                     0      4487               FALL  1       
I__171/O                                    Odrv12                     540    5027               FALL  1       
I__172/I                                    Sp12to4                    0      5027               FALL  1       
I__172/O                                    Sp12to4                    449    5476               FALL  1       
I__173/I                                    Span4Mux_s3_v              0      5476               FALL  1       
I__173/O                                    Span4Mux_s3_v              337    5812               FALL  1       
I__174/I                                    IoSpan4Mux                 0      5812               FALL  1       
I__174/O                                    IoSpan4Mux                 323    6135               FALL  1       
I__175/I                                    IoSpan4Mux                 0      6135               FALL  1       
I__175/O                                    IoSpan4Mux                 323    6457               FALL  1       
I__176/I                                    LocalMux                   0      6457               FALL  1       
I__176/O                                    LocalMux                   309    6766               FALL  1       
I__177/I                                    IoInMux                    0      6766               FALL  1       
I__177/O                                    IoInMux                    217    6983               FALL  1       
SEG1_obuf_4_preio/DOUT0(decoder.SEG[4])     PRE_IO_PIN_TYPE_010101     0      6983               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__53/I                                           ClkMux                  0      2607               RISE  1       
I__53/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

6.1.3::Path details for port: D[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[2]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Setup Time        : 4349


Data Path Delay                7194
+ Setup Time                     70
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 4349

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
D[2]                                        seg_test                   0      0                  RISE  1       
D_ibuf_2_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
D_ibuf_2_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
D_ibuf_2_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
D_ibuf_2_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                                    Odrv12                     0      1127               RISE  1       
I__119/O                                    Odrv12                     491    1618               RISE  1       
I__121/I                                    Span12Mux_h                0      1618               RISE  1       
I__121/O                                    Span12Mux_h                491    2109               RISE  1       
I__123/I                                    Span12Mux_h                0      2109               RISE  1       
I__123/O                                    Span12Mux_h                491    2600               RISE  1       
I__125/I                                    Sp12to4                    0      2600               RISE  1       
I__125/O                                    Sp12to4                    428    3028               RISE  1       
I__128/I                                    Span4Mux_v                 0      3028               RISE  1       
I__128/O                                    Span4Mux_v                 351    3379               RISE  1       
I__131/I                                    Span4Mux_v                 0      3379               RISE  1       
I__131/O                                    Span4Mux_v                 351    3729               RISE  1       
I__135/I                                    LocalMux                   0      3729               RISE  1       
I__135/O                                    LocalMux                   330    4059               RISE  1       
I__139/I                                    InMux                      0      4059               RISE  1       
I__139/O                                    InMux                      259    4318               RISE  1       
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/in1    LogicCell40_SEQ_MODE_0000  0      4318               RISE  1       
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  379    4697               FALL  1       
I__171/I                                    Odrv12                     0      4697               FALL  1       
I__171/O                                    Odrv12                     540    5237               FALL  1       
I__172/I                                    Sp12to4                    0      5237               FALL  1       
I__172/O                                    Sp12to4                    449    5686               FALL  1       
I__173/I                                    Span4Mux_s3_v              0      5686               FALL  1       
I__173/O                                    Span4Mux_s3_v              337    6023               FALL  1       
I__174/I                                    IoSpan4Mux                 0      6023               FALL  1       
I__174/O                                    IoSpan4Mux                 323    6345               FALL  1       
I__175/I                                    IoSpan4Mux                 0      6345               FALL  1       
I__175/O                                    IoSpan4Mux                 323    6668               FALL  1       
I__176/I                                    LocalMux                   0      6668               FALL  1       
I__176/O                                    LocalMux                   309    6976               FALL  1       
I__177/I                                    IoInMux                    0      6976               FALL  1       
I__177/O                                    IoInMux                    217    7194               FALL  1       
SEG1_obuf_4_preio/DOUT0(decoder.SEG[4])     PRE_IO_PIN_TYPE_010101     0      7194               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__53/I                                           ClkMux                  0      2607               RISE  1       
I__53/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

6.1.4::Path details for port: D[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[3]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Setup Time        : 4321


Data Path Delay                7166
+ Setup Time                     70
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 4321

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
D[3]                                        seg_test                   0      0                  RISE  1       
D_ibuf_3_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
D_ibuf_3_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
D_ibuf_3_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
D_ibuf_3_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__96/I                                     Odrv12                     0      1127               RISE  1       
I__96/O                                     Odrv12                     491    1618               RISE  1       
I__97/I                                     Span12Mux_h                0      1618               RISE  1       
I__97/O                                     Span12Mux_h                491    2109               RISE  1       
I__98/I                                     Span12Mux_h                0      2109               RISE  1       
I__98/O                                     Span12Mux_h                491    2600               RISE  1       
I__99/I                                     Sp12to4                    0      2600               RISE  1       
I__99/O                                     Sp12to4                    428    3028               RISE  1       
I__100/I                                    Span4Mux_v                 0      3028               RISE  1       
I__100/O                                    Span4Mux_v                 351    3379               RISE  1       
I__103/I                                    Span4Mux_v                 0      3379               RISE  1       
I__103/O                                    Span4Mux_v                 351    3729               RISE  1       
I__107/I                                    LocalMux                   0      3729               RISE  1       
I__107/O                                    LocalMux                   330    4059               RISE  1       
I__111/I                                    InMux                      0      4059               RISE  1       
I__111/O                                    InMux                      259    4318               RISE  1       
I__115/I                                    CascadeMux                 0      4318               RISE  1       
I__115/O                                    CascadeMux                 0      4318               RISE  1       
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/in2    LogicCell40_SEQ_MODE_0000  0      4318               RISE  1       
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  351    4669               FALL  1       
I__171/I                                    Odrv12                     0      4669               FALL  1       
I__171/O                                    Odrv12                     540    5209               FALL  1       
I__172/I                                    Sp12to4                    0      5209               FALL  1       
I__172/O                                    Sp12to4                    449    5658               FALL  1       
I__173/I                                    Span4Mux_s3_v              0      5658               FALL  1       
I__173/O                                    Span4Mux_s3_v              337    5995               FALL  1       
I__174/I                                    IoSpan4Mux                 0      5995               FALL  1       
I__174/O                                    IoSpan4Mux                 323    6317               FALL  1       
I__175/I                                    IoSpan4Mux                 0      6317               FALL  1       
I__175/O                                    IoSpan4Mux                 323    6640               FALL  1       
I__176/I                                    LocalMux                   0      6640               FALL  1       
I__176/O                                    LocalMux                   309    6948               FALL  1       
I__177/I                                    IoInMux                    0      6948               FALL  1       
I__177/O                                    IoInMux                    217    7166               FALL  1       
SEG1_obuf_4_preio/DOUT0(decoder.SEG[4])     PRE_IO_PIN_TYPE_010101     0      7166               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__53/I                                           ClkMux                  0      2607               RISE  1       
I__53/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: SEG1[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[0]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5409


Launch Clock Path Delay        2915
+ Clock To Q Delay              140
+ Data Path Delay              2354
---------------------------- ------
Clock To Out Delay             5409

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__57/I                                           ClkMux                  0      2607               RISE  1       
I__57/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_0_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_0_preio/PADOUT(decoder.SEG[0])  PRE_IO_PIN_TYPE_010101  140    3055               FALL  1       
SEG1_obuf_0_iopad/DIN                     IO_PAD                  0      3055               FALL  1       
SEG1_obuf_0_iopad/PACKAGEPIN:out          IO_PAD                  2353   5409               FALL  1       
SEG1[0]                                   seg_test                0      5409               FALL  1       

6.2.2::Path details for port: SEG1[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[1]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5409


Launch Clock Path Delay        2915
+ Clock To Q Delay              140
+ Data Path Delay              2354
---------------------------- ------
Clock To Out Delay             5409

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__58/I                                           ClkMux                  0      2607               RISE  1       
I__58/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_1_preio/PADOUT(decoder.SEG[1])  PRE_IO_PIN_TYPE_010101  140    3055               FALL  1       
SEG1_obuf_1_iopad/DIN                     IO_PAD                  0      3055               FALL  1       
SEG1_obuf_1_iopad/PACKAGEPIN:out          IO_PAD                  2353   5409               FALL  1       
SEG1[1]                                   seg_test                0      5409               FALL  1       

6.2.3::Path details for port: SEG1[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[2]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5409


Launch Clock Path Delay        2915
+ Clock To Q Delay              140
+ Data Path Delay              2354
---------------------------- ------
Clock To Out Delay             5409

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__59/I                                           ClkMux                  0      2607               RISE  1       
I__59/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_2_preio/PADOUT(decoder.SEG[2])  PRE_IO_PIN_TYPE_010101  140    3055               FALL  1       
SEG1_obuf_2_iopad/DIN                     IO_PAD                  0      3055               FALL  1       
SEG1_obuf_2_iopad/PACKAGEPIN:out          IO_PAD                  2353   5409               FALL  1       
SEG1[2]                                   seg_test                0      5409               FALL  1       

6.2.4::Path details for port: SEG1[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[3]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5409


Launch Clock Path Delay        2915
+ Clock To Q Delay              140
+ Data Path Delay              2354
---------------------------- ------
Clock To Out Delay             5409

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__60/I                                           ClkMux                  0      2607               RISE  1       
I__60/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_3_preio/PADOUT(decoder.SEG[3])  PRE_IO_PIN_TYPE_010101  140    3055               FALL  1       
SEG1_obuf_3_iopad/DIN                     IO_PAD                  0      3055               FALL  1       
SEG1_obuf_3_iopad/PACKAGEPIN:out          IO_PAD                  2353   5409               FALL  1       
SEG1[3]                                   seg_test                0      5409               FALL  1       

6.2.5::Path details for port: SEG1[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[4]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5409


Launch Clock Path Delay        2915
+ Clock To Q Delay              140
+ Data Path Delay              2354
---------------------------- ------
Clock To Out Delay             5409

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__53/I                                           ClkMux                  0      2607               RISE  1       
I__53/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_4_preio/PADOUT(decoder.SEG[4])  PRE_IO_PIN_TYPE_010101  140    3055               FALL  1       
SEG1_obuf_4_iopad/DIN                     IO_PAD                  0      3055               FALL  1       
SEG1_obuf_4_iopad/PACKAGEPIN:out          IO_PAD                  2353   5409               FALL  1       
SEG1[4]                                   seg_test                0      5409               FALL  1       

6.2.6::Path details for port: SEG1[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[5]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5409


Launch Clock Path Delay        2915
+ Clock To Q Delay              140
+ Data Path Delay              2354
---------------------------- ------
Clock To Out Delay             5409

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__54/I                                           ClkMux                  0      2607               RISE  1       
I__54/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_5_preio/PADOUT(decoder.SEG[5])  PRE_IO_PIN_TYPE_010101  140    3055               FALL  1       
SEG1_obuf_5_iopad/DIN                     IO_PAD                  0      3055               FALL  1       
SEG1_obuf_5_iopad/PACKAGEPIN:out          IO_PAD                  2353   5409               FALL  1       
SEG1[5]                                   seg_test                0      5409               FALL  1       

6.2.7::Path details for port: SEG1[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[6]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5409


Launch Clock Path Delay        2915
+ Clock To Q Delay              140
+ Data Path Delay              2354
---------------------------- ------
Clock To Out Delay             5409

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__56/I                                           ClkMux                  0      2607               RISE  1       
I__56/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_6_preio/PADOUT(decoder.SEG[6])  PRE_IO_PIN_TYPE_010101  140    3055               FALL  1       
SEG1_obuf_6_iopad/DIN                     IO_PAD                  0      3055               FALL  1       
SEG1_obuf_6_iopad/PACKAGEPIN:out          IO_PAD                  2353   5409               FALL  1       
SEG1[6]                                   seg_test                0      5409               FALL  1       

6.2.8::Path details for port: SEG2[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[1]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10115


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6660
---------------------------- ------
Clock To Out Delay            10115

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf                0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf                0      2452               RISE  1       
I__52/I                                           GlobalMux                  0      2452               RISE  1       
I__52/O                                           GlobalMux                  154    2607               RISE  1       
I__55/I                                           ClkMux                     0      2607               RISE  1       
I__55/O                                           ClkMux                     309    2915               RISE  1       
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__61/I                           Odrv4                      0      3455               FALL  1       
I__61/O                           Odrv4                      372    3827               FALL  1       
I__62/I                           Span4Mux_s2_h              0      3827               FALL  1       
I__62/O                           Span4Mux_s2_h              203    4030               FALL  1       
I__63/I                           IoSpan4Mux                 0      4030               FALL  1       
I__63/O                           IoSpan4Mux                 323    4353               FALL  1       
I__64/I                           IoSpan4Mux                 0      4353               FALL  1       
I__64/O                           IoSpan4Mux                 323    4676               FALL  1       
I__66/I                           IoSpan4Mux                 0      4676               FALL  1       
I__66/O                           IoSpan4Mux                 323    4998               FALL  1       
I__68/I                           LocalMux                   0      4998               FALL  1       
I__68/O                           LocalMux                   309    5307               FALL  1       
I__71/I                           IoInMux                    0      5307               FALL  1       
I__71/O                           IoInMux                    217    5524               FALL  1       
SEG2_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5524               FALL  1       
SEG2_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7761               FALL  1       
SEG2_obuf_1_iopad/DIN             IO_PAD                     0      7761               FALL  1       
SEG2_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   10115              FALL  1       
SEG2[1]                           seg_test                   0      10115              FALL  1       

6.2.9::Path details for port: SEG2[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[2]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10115


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6660
---------------------------- ------
Clock To Out Delay            10115

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf                0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf                0      2452               RISE  1       
I__52/I                                           GlobalMux                  0      2452               RISE  1       
I__52/O                                           GlobalMux                  154    2607               RISE  1       
I__55/I                                           ClkMux                     0      2607               RISE  1       
I__55/O                                           ClkMux                     309    2915               RISE  1       
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__61/I                           Odrv4                      0      3455               FALL  1       
I__61/O                           Odrv4                      372    3827               FALL  1       
I__62/I                           Span4Mux_s2_h              0      3827               FALL  1       
I__62/O                           Span4Mux_s2_h              203    4030               FALL  1       
I__63/I                           IoSpan4Mux                 0      4030               FALL  1       
I__63/O                           IoSpan4Mux                 323    4353               FALL  1       
I__64/I                           IoSpan4Mux                 0      4353               FALL  1       
I__64/O                           IoSpan4Mux                 323    4676               FALL  1       
I__66/I                           IoSpan4Mux                 0      4676               FALL  1       
I__66/O                           IoSpan4Mux                 323    4998               FALL  1       
I__69/I                           LocalMux                   0      4998               FALL  1       
I__69/O                           LocalMux                   309    5307               FALL  1       
I__72/I                           IoInMux                    0      5307               FALL  1       
I__72/O                           IoInMux                    217    5524               FALL  1       
SEG2_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5524               FALL  1       
SEG2_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7761               FALL  1       
SEG2_obuf_2_iopad/DIN             IO_PAD                     0      7761               FALL  1       
SEG2_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   10115              FALL  1       
SEG2[2]                           seg_test                   0      10115              FALL  1       

6.2.10::Path details for port: SEG2[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[3]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10115


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6660
---------------------------- ------
Clock To Out Delay            10115

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf                0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf                0      2452               RISE  1       
I__52/I                                           GlobalMux                  0      2452               RISE  1       
I__52/O                                           GlobalMux                  154    2607               RISE  1       
I__55/I                                           ClkMux                     0      2607               RISE  1       
I__55/O                                           ClkMux                     309    2915               RISE  1       
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__61/I                           Odrv4                      0      3455               FALL  1       
I__61/O                           Odrv4                      372    3827               FALL  1       
I__62/I                           Span4Mux_s2_h              0      3827               FALL  1       
I__62/O                           Span4Mux_s2_h              203    4030               FALL  1       
I__63/I                           IoSpan4Mux                 0      4030               FALL  1       
I__63/O                           IoSpan4Mux                 323    4353               FALL  1       
I__64/I                           IoSpan4Mux                 0      4353               FALL  1       
I__64/O                           IoSpan4Mux                 323    4676               FALL  1       
I__66/I                           IoSpan4Mux                 0      4676               FALL  1       
I__66/O                           IoSpan4Mux                 323    4998               FALL  1       
I__70/I                           LocalMux                   0      4998               FALL  1       
I__70/O                           LocalMux                   309    5307               FALL  1       
I__73/I                           IoInMux                    0      5307               FALL  1       
I__73/O                           IoInMux                    217    5524               FALL  1       
SEG2_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5524               FALL  1       
SEG2_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7761               FALL  1       
SEG2_obuf_3_iopad/DIN             IO_PAD                     0      7761               FALL  1       
SEG2_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2353   10115              FALL  1       
SEG2[3]                           seg_test                   0      10115              FALL  1       

6.2.11::Path details for port: SEG2[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[6]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9792


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6337
---------------------------- ------
Clock To Out Delay             9792

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf                0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf                0      2452               RISE  1       
I__52/I                                           GlobalMux                  0      2452               RISE  1       
I__52/O                                           GlobalMux                  154    2607               RISE  1       
I__55/I                                           ClkMux                     0      2607               RISE  1       
I__55/O                                           ClkMux                     309    2915               RISE  1       
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__61/I                           Odrv4                      0      3455               FALL  1       
I__61/O                           Odrv4                      372    3827               FALL  1       
I__62/I                           Span4Mux_s2_h              0      3827               FALL  1       
I__62/O                           Span4Mux_s2_h              203    4030               FALL  1       
I__63/I                           IoSpan4Mux                 0      4030               FALL  1       
I__63/O                           IoSpan4Mux                 323    4353               FALL  1       
I__64/I                           IoSpan4Mux                 0      4353               FALL  1       
I__64/O                           IoSpan4Mux                 323    4676               FALL  1       
I__65/I                           LocalMux                   0      4676               FALL  1       
I__65/O                           LocalMux                   309    4984               FALL  1       
I__67/I                           IoInMux                    0      4984               FALL  1       
I__67/O                           IoInMux                    217    5202               FALL  1       
SEG2_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5202               FALL  1       
SEG2_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7439               FALL  1       
SEG2_obuf_6_iopad/DIN             IO_PAD                     0      7439               FALL  1       
SEG2_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2353   9792               FALL  1       
SEG2[6]                           seg_test                   0      9792               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: D[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[0]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Hold Time         : -154


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3069
---------------------------- ------
Hold Time                      -154

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
D[0]                          seg_test                   0      0                  FALL  1       
D_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
D_ibuf_0_iopad/DOUT           IO_PAD                     460    460                FALL  1       
D_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
D_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__77/I                       Odrv12                     0      923                FALL  1       
I__77/O                       Odrv12                     540    1463               FALL  1       
I__78/I                       Span12Mux_v                0      1463               FALL  1       
I__78/O                       Span12Mux_v                540    2003               FALL  1       
I__80/I                       Span12Mux_h                0      2003               FALL  1       
I__80/O                       Span12Mux_h                540    2543               FALL  1       
I__82/I                       LocalMux                   0      2543               FALL  1       
I__82/O                       LocalMux                   309    2852               FALL  1       
I__84/I                       InMux                      0      2852               FALL  1       
I__84/O                       InMux                      217    3069               FALL  1       
decoder2.SEG_1_LC_2_11_3/in3  LogicCell40_SEQ_MODE_1000  0      3069               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf                0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf                0      2452               RISE  1       
I__52/I                                           GlobalMux                  0      2452               RISE  1       
I__52/O                                           GlobalMux                  154    2607               RISE  1       
I__55/I                                           ClkMux                     0      2607               RISE  1       
I__55/O                                           ClkMux                     309    2915               RISE  1       
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.2::Path details for port: D[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[1]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Hold Time         : -2048


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -4963
---------------------------- ------
Hold Time                     -2048

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
D[1]                                       seg_test                   0      0                  FALL  1       
D_ibuf_1_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
D_ibuf_1_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
D_ibuf_1_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
D_ibuf_1_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__143/I                                   Odrv12                     0      923                FALL  1       
I__143/O                                   Odrv12                     540    1463               FALL  1       
I__144/I                                   Span12Mux_h                0      1463               FALL  1       
I__144/O                                   Span12Mux_h                540    2003               FALL  1       
I__145/I                                   Span12Mux_h                0      2003               FALL  1       
I__145/O                                   Span12Mux_h                540    2543               FALL  1       
I__146/I                                   Span12Mux_v                0      2543               FALL  1       
I__146/O                                   Span12Mux_v                540    3083               FALL  1       
I__148/I                                   LocalMux                   0      3083               FALL  1       
I__148/O                                   LocalMux                   309    3392               FALL  1       
I__151/I                                   InMux                      0      3392               FALL  1       
I__151/O                                   InMux                      217    3609               FALL  1       
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/in3    LogicCell40_SEQ_MODE_0000  0      3609               FALL  1       
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/lcout  LogicCell40_SEQ_MODE_0000  288    3897               FALL  1       
I__181/I                                   Odrv12                     0      3897               FALL  1       
I__181/O                                   Odrv12                     540    4437               FALL  1       
I__182/I                                   LocalMux                   0      4437               FALL  1       
I__182/O                                   LocalMux                   309    4745               FALL  1       
I__183/I                                   IoInMux                    0      4745               FALL  1       
I__183/O                                   IoInMux                    217    4963               FALL  1       
SEG1_obuf_2_preio/DOUT0(decoder.SEG[2])    PRE_IO_PIN_TYPE_010101     0      4963               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__59/I                                           ClkMux                  0      2607               RISE  1       
I__59/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

6.4.3::Path details for port: D[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[2]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Hold Time         : -2139


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -5054
---------------------------- ------
Hold Time                     -2139

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
D[2]                                       seg_test                   0      0                  FALL  1       
D_ibuf_2_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
D_ibuf_2_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
D_ibuf_2_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
D_ibuf_2_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__120/I                                   Odrv12                     0      923                FALL  1       
I__120/O                                   Odrv12                     540    1463               FALL  1       
I__122/I                                   Span12Mux_h                0      1463               FALL  1       
I__122/O                                   Span12Mux_h                540    2003               FALL  1       
I__124/I                                   Span12Mux_v                0      2003               FALL  1       
I__124/O                                   Span12Mux_v                540    2543               FALL  1       
I__126/I                                   Span12Mux_h                0      2543               FALL  1       
I__126/O                                   Span12Mux_h                540    3083               FALL  1       
I__129/I                                   LocalMux                   0      3083               FALL  1       
I__129/O                                   LocalMux                   309    3392               FALL  1       
I__132/I                                   InMux                      0      3392               FALL  1       
I__132/O                                   InMux                      217    3609               FALL  1       
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/in1    LogicCell40_SEQ_MODE_0000  0      3609               FALL  1       
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/lcout  LogicCell40_SEQ_MODE_0000  379    3988               FALL  1       
I__181/I                                   Odrv12                     0      3988               FALL  1       
I__181/O                                   Odrv12                     540    4528               FALL  1       
I__182/I                                   LocalMux                   0      4528               FALL  1       
I__182/O                                   LocalMux                   309    4836               FALL  1       
I__183/I                                   IoInMux                    0      4836               FALL  1       
I__183/O                                   IoInMux                    217    5054               FALL  1       
SEG1_obuf_2_preio/DOUT0(decoder.SEG[2])    PRE_IO_PIN_TYPE_010101     0      5054               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__59/I                                           ClkMux                  0      2607               RISE  1       
I__59/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

6.4.4::Path details for port: D[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[3]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Hold Time         : -2391


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -5306
---------------------------- ------
Hold Time                     -2391

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
D[3]                                       seg_test                   0      0                  FALL  1       
D_ibuf_3_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
D_ibuf_3_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
D_ibuf_3_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
D_ibuf_3_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__96/I                                    Odrv12                     0      923                FALL  1       
I__96/O                                    Odrv12                     540    1463               FALL  1       
I__97/I                                    Span12Mux_h                0      1463               FALL  1       
I__97/O                                    Span12Mux_h                540    2003               FALL  1       
I__98/I                                    Span12Mux_h                0      2003               FALL  1       
I__98/O                                    Span12Mux_h                540    2543               FALL  1       
I__99/I                                    Sp12to4                    0      2543               FALL  1       
I__99/O                                    Sp12to4                    449    2992               FALL  1       
I__100/I                                   Span4Mux_v                 0      2992               FALL  1       
I__100/O                                   Span4Mux_v                 372    3364               FALL  1       
I__102/I                                   LocalMux                   0      3364               FALL  1       
I__102/O                                   LocalMux                   309    3672               FALL  1       
I__105/I                                   InMux                      0      3672               FALL  1       
I__105/O                                   InMux                      217    3890               FALL  1       
I__109/I                                   CascadeMux                 0      3890               FALL  1       
I__109/O                                   CascadeMux                 0      3890               FALL  1       
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/in2    LogicCell40_SEQ_MODE_0000  0      3890               FALL  1       
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/lcout  LogicCell40_SEQ_MODE_0000  351    4240               FALL  1       
I__181/I                                   Odrv12                     0      4240               FALL  1       
I__181/O                                   Odrv12                     540    4780               FALL  1       
I__182/I                                   LocalMux                   0      4780               FALL  1       
I__182/O                                   LocalMux                   309    5089               FALL  1       
I__183/I                                   IoInMux                    0      5089               FALL  1       
I__183/O                                   IoInMux                    217    5306               FALL  1       
SEG1_obuf_2_preio/DOUT0(decoder.SEG[2])    PRE_IO_PIN_TYPE_010101     0      5306               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__59/I                                           ClkMux                  0      2607               RISE  1       
I__59/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: SEG1[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[0]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5319


Launch Clock Path Delay        2915
+ Clock To Q Delay              112
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             5319

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__57/I                                           ClkMux                  0      2607               RISE  1       
I__57/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_0_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_0_preio/PADOUT(decoder.SEG[0])  PRE_IO_PIN_TYPE_010101  112    3027               RISE  1       
SEG1_obuf_0_iopad/DIN                     IO_PAD                  0      3027               RISE  1       
SEG1_obuf_0_iopad/PACKAGEPIN:out          IO_PAD                  2292   5319               RISE  1       
SEG1[0]                                   seg_test                0      5319               RISE  1       

6.5.2::Path details for port: SEG1[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[1]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5319


Launch Clock Path Delay        2915
+ Clock To Q Delay              112
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             5319

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__58/I                                           ClkMux                  0      2607               RISE  1       
I__58/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_1_preio/PADOUT(decoder.SEG[1])  PRE_IO_PIN_TYPE_010101  112    3027               RISE  1       
SEG1_obuf_1_iopad/DIN                     IO_PAD                  0      3027               RISE  1       
SEG1_obuf_1_iopad/PACKAGEPIN:out          IO_PAD                  2292   5319               RISE  1       
SEG1[1]                                   seg_test                0      5319               RISE  1       

6.5.3::Path details for port: SEG1[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[2]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5319


Launch Clock Path Delay        2915
+ Clock To Q Delay              112
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             5319

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__59/I                                           ClkMux                  0      2607               RISE  1       
I__59/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_2_preio/PADOUT(decoder.SEG[2])  PRE_IO_PIN_TYPE_010101  112    3027               RISE  1       
SEG1_obuf_2_iopad/DIN                     IO_PAD                  0      3027               RISE  1       
SEG1_obuf_2_iopad/PACKAGEPIN:out          IO_PAD                  2292   5319               RISE  1       
SEG1[2]                                   seg_test                0      5319               RISE  1       

6.5.4::Path details for port: SEG1[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[3]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5319


Launch Clock Path Delay        2915
+ Clock To Q Delay              112
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             5319

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__60/I                                           ClkMux                  0      2607               RISE  1       
I__60/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_3_preio/PADOUT(decoder.SEG[3])  PRE_IO_PIN_TYPE_010101  112    3027               RISE  1       
SEG1_obuf_3_iopad/DIN                     IO_PAD                  0      3027               RISE  1       
SEG1_obuf_3_iopad/PACKAGEPIN:out          IO_PAD                  2292   5319               RISE  1       
SEG1[3]                                   seg_test                0      5319               RISE  1       

6.5.5::Path details for port: SEG1[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[4]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5319


Launch Clock Path Delay        2915
+ Clock To Q Delay              112
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             5319

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__53/I                                           ClkMux                  0      2607               RISE  1       
I__53/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_4_preio/PADOUT(decoder.SEG[4])  PRE_IO_PIN_TYPE_010101  112    3027               RISE  1       
SEG1_obuf_4_iopad/DIN                     IO_PAD                  0      3027               RISE  1       
SEG1_obuf_4_iopad/PACKAGEPIN:out          IO_PAD                  2292   5319               RISE  1       
SEG1[4]                                   seg_test                0      5319               RISE  1       

6.5.6::Path details for port: SEG1[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[5]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5319


Launch Clock Path Delay        2915
+ Clock To Q Delay              112
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             5319

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__54/I                                           ClkMux                  0      2607               RISE  1       
I__54/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_5_preio/PADOUT(decoder.SEG[5])  PRE_IO_PIN_TYPE_010101  112    3027               RISE  1       
SEG1_obuf_5_iopad/DIN                     IO_PAD                  0      3027               RISE  1       
SEG1_obuf_5_iopad/PACKAGEPIN:out          IO_PAD                  2292   5319               RISE  1       
SEG1[5]                                   seg_test                0      5319               RISE  1       

6.5.7::Path details for port: SEG1[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[6]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 5319


Launch Clock Path Delay        2915
+ Clock To Q Delay              112
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             5319

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf             0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf             0      2452               RISE  1       
I__52/I                                           GlobalMux               0      2452               RISE  1       
I__52/O                                           GlobalMux               154    2607               RISE  1       
I__56/I                                           ClkMux                  0      2607               RISE  1       
I__56/O                                           ClkMux                  309    2915               RISE  1       
SEG1_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2915               RISE  1       

Data Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
SEG1_obuf_6_preio/PADOUT(decoder.SEG[6])  PRE_IO_PIN_TYPE_010101  112    3027               RISE  1       
SEG1_obuf_6_iopad/DIN                     IO_PAD                  0      3027               RISE  1       
SEG1_obuf_6_iopad/PACKAGEPIN:out          IO_PAD                  2292   5319               RISE  1       
SEG1[6]                                   seg_test                0      5319               RISE  1       

6.5.8::Path details for port: SEG2[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[1]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9758


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6303
---------------------------- ------
Clock To Out Delay             9758

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf                0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf                0      2452               RISE  1       
I__52/I                                           GlobalMux                  0      2452               RISE  1       
I__52/O                                           GlobalMux                  154    2607               RISE  1       
I__55/I                                           ClkMux                     0      2607               RISE  1       
I__55/O                                           ClkMux                     309    2915               RISE  1       
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__61/I                           Odrv4                      0      3455               RISE  1       
I__61/O                           Odrv4                      351    3806               RISE  1       
I__62/I                           Span4Mux_s2_h              0      3806               RISE  1       
I__62/O                           Span4Mux_s2_h              203    4009               RISE  1       
I__63/I                           IoSpan4Mux                 0      4009               RISE  1       
I__63/O                           IoSpan4Mux                 288    4297               RISE  1       
I__64/I                           IoSpan4Mux                 0      4297               RISE  1       
I__64/O                           IoSpan4Mux                 288    4584               RISE  1       
I__66/I                           IoSpan4Mux                 0      4584               RISE  1       
I__66/O                           IoSpan4Mux                 288    4872               RISE  1       
I__68/I                           LocalMux                   0      4872               RISE  1       
I__68/O                           LocalMux                   330    5202               RISE  1       
I__71/I                           IoInMux                    0      5202               RISE  1       
I__71/O                           IoInMux                    259    5461               RISE  1       
SEG2_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5461               RISE  1       
SEG2_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7467               RISE  1       
SEG2_obuf_1_iopad/DIN             IO_PAD                     0      7467               RISE  1       
SEG2_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   9758               RISE  1       
SEG2[1]                           seg_test                   0      9758               RISE  1       

6.5.9::Path details for port: SEG2[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[2]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9758


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6303
---------------------------- ------
Clock To Out Delay             9758

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf                0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf                0      2452               RISE  1       
I__52/I                                           GlobalMux                  0      2452               RISE  1       
I__52/O                                           GlobalMux                  154    2607               RISE  1       
I__55/I                                           ClkMux                     0      2607               RISE  1       
I__55/O                                           ClkMux                     309    2915               RISE  1       
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__61/I                           Odrv4                      0      3455               RISE  1       
I__61/O                           Odrv4                      351    3806               RISE  1       
I__62/I                           Span4Mux_s2_h              0      3806               RISE  1       
I__62/O                           Span4Mux_s2_h              203    4009               RISE  1       
I__63/I                           IoSpan4Mux                 0      4009               RISE  1       
I__63/O                           IoSpan4Mux                 288    4297               RISE  1       
I__64/I                           IoSpan4Mux                 0      4297               RISE  1       
I__64/O                           IoSpan4Mux                 288    4584               RISE  1       
I__66/I                           IoSpan4Mux                 0      4584               RISE  1       
I__66/O                           IoSpan4Mux                 288    4872               RISE  1       
I__69/I                           LocalMux                   0      4872               RISE  1       
I__69/O                           LocalMux                   330    5202               RISE  1       
I__72/I                           IoInMux                    0      5202               RISE  1       
I__72/O                           IoInMux                    259    5461               RISE  1       
SEG2_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5461               RISE  1       
SEG2_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7467               RISE  1       
SEG2_obuf_2_iopad/DIN             IO_PAD                     0      7467               RISE  1       
SEG2_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   9758               RISE  1       
SEG2[2]                           seg_test                   0      9758               RISE  1       

6.5.10::Path details for port: SEG2[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[3]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9758


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6303
---------------------------- ------
Clock To Out Delay             9758

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf                0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf                0      2452               RISE  1       
I__52/I                                           GlobalMux                  0      2452               RISE  1       
I__52/O                                           GlobalMux                  154    2607               RISE  1       
I__55/I                                           ClkMux                     0      2607               RISE  1       
I__55/O                                           ClkMux                     309    2915               RISE  1       
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__61/I                           Odrv4                      0      3455               RISE  1       
I__61/O                           Odrv4                      351    3806               RISE  1       
I__62/I                           Span4Mux_s2_h              0      3806               RISE  1       
I__62/O                           Span4Mux_s2_h              203    4009               RISE  1       
I__63/I                           IoSpan4Mux                 0      4009               RISE  1       
I__63/O                           IoSpan4Mux                 288    4297               RISE  1       
I__64/I                           IoSpan4Mux                 0      4297               RISE  1       
I__64/O                           IoSpan4Mux                 288    4584               RISE  1       
I__66/I                           IoSpan4Mux                 0      4584               RISE  1       
I__66/O                           IoSpan4Mux                 288    4872               RISE  1       
I__70/I                           LocalMux                   0      4872               RISE  1       
I__70/O                           LocalMux                   330    5202               RISE  1       
I__73/I                           IoInMux                    0      5202               RISE  1       
I__73/O                           IoInMux                    259    5461               RISE  1       
SEG2_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5461               RISE  1       
SEG2_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7467               RISE  1       
SEG2_obuf_3_iopad/DIN             IO_PAD                     0      7467               RISE  1       
SEG2_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2292   9758               RISE  1       
SEG2[3]                           seg_test                   0      9758               RISE  1       

6.5.11::Path details for port: SEG2[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[6]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9471


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6016
---------------------------- ------
Clock To Out Delay             9471

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               seg_test                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__51/I                                           gio2CtrlBuf                0      2452               RISE  1       
I__51/O                                           gio2CtrlBuf                0      2452               RISE  1       
I__52/I                                           GlobalMux                  0      2452               RISE  1       
I__52/O                                           GlobalMux                  154    2607               RISE  1       
I__55/I                                           ClkMux                     0      2607               RISE  1       
I__55/O                                           ClkMux                     309    2915               RISE  1       
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__61/I                           Odrv4                      0      3455               RISE  1       
I__61/O                           Odrv4                      351    3806               RISE  1       
I__62/I                           Span4Mux_s2_h              0      3806               RISE  1       
I__62/O                           Span4Mux_s2_h              203    4009               RISE  1       
I__63/I                           IoSpan4Mux                 0      4009               RISE  1       
I__63/O                           IoSpan4Mux                 288    4297               RISE  1       
I__64/I                           IoSpan4Mux                 0      4297               RISE  1       
I__64/O                           IoSpan4Mux                 288    4584               RISE  1       
I__65/I                           LocalMux                   0      4584               RISE  1       
I__65/O                           LocalMux                   330    4914               RISE  1       
I__67/I                           IoInMux                    0      4914               RISE  1       
I__67/O                           IoInMux                    259    5174               RISE  1       
SEG2_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5174               RISE  1       
SEG2_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7179               RISE  1       
SEG2_obuf_6_iopad/DIN             IO_PAD                     0      7179               RISE  1       
SEG2_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2292   9471               RISE  1       
SEG2[6]                           seg_test                   0      9471               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : SEG1_obuf_3_preio/DOUT0(decoder.SEG[3])
Capture Clock    : SEG1_obuf_3_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                      -70
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5447
---------------------------------------   ---- 
End-of-path arrival time (ps)             5447
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                                       seg_test                       0                 0   +INF  RISE       1
D_ibuf_3_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_3_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
D_ibuf_3_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_3_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__96/I                                    Odrv12                         0               973   +INF  FALL       1
I__96/O                                    Odrv12                       540              1513   +INF  FALL       1
I__97/I                                    Span12Mux_h                    0              1513   +INF  FALL       1
I__97/O                                    Span12Mux_h                  540              2053   +INF  FALL       1
I__98/I                                    Span12Mux_h                    0              2053   +INF  FALL       1
I__98/O                                    Span12Mux_h                  540              2593   +INF  FALL       1
I__99/I                                    Sp12to4                        0              2593   +INF  FALL       1
I__99/O                                    Sp12to4                      449              3042   +INF  FALL       1
I__100/I                                   Span4Mux_v                     0              3042   +INF  FALL       1
I__100/O                                   Span4Mux_v                   372              3414   +INF  FALL       1
I__101/I                                   LocalMux                       0              3414   +INF  FALL       1
I__101/O                                   LocalMux                     309              3722   +INF  FALL       1
I__104/I                                   InMux                          0              3722   +INF  FALL       1
I__104/O                                   InMux                        217              3940   +INF  FALL       1
decoder.SEG_2_6_0__N_14_i_LC_24_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3940   +INF  FALL       1
decoder.SEG_2_6_0__N_14_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              4318   +INF  FALL       1
I__184/I                                   Odrv4                          0              4318   +INF  FALL       1
I__184/O                                   Odrv4                        372              4690   +INF  FALL       1
I__185/I                                   Span4Mux_s3_h                  0              4690   +INF  FALL       1
I__185/O                                   Span4Mux_s3_h                231              4921   +INF  FALL       1
I__186/I                                   LocalMux                       0              4921   +INF  FALL       1
I__186/O                                   LocalMux                     309              5230   +INF  FALL       1
I__187/I                                   IoInMux                        0              5230   +INF  FALL       1
I__187/O                                   IoInMux                      217              5447   +INF  FALL       1
SEG1_obuf_3_preio/DOUT0(decoder.SEG[3])    PRE_IO_PIN_TYPE_010101         0              5447   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__60/I                                           ClkMux                      0              2607  RISE       1
I__60/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : SEG1_obuf_2_preio/DOUT0(decoder.SEG[2])
Capture Clock    : SEG1_obuf_2_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                      -70
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5306
---------------------------------------   ---- 
End-of-path arrival time (ps)             5306
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                                       seg_test                       0                 0   +INF  FALL       1
D_ibuf_3_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_3_iopad/DOUT                        IO_PAD                       460               460   +INF  FALL       1
D_ibuf_3_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_3_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__96/I                                    Odrv12                         0               923   +INF  FALL       1
I__96/O                                    Odrv12                       540              1463   +INF  FALL       1
I__97/I                                    Span12Mux_h                    0              1463   +INF  FALL       1
I__97/O                                    Span12Mux_h                  540              2003   +INF  FALL       1
I__98/I                                    Span12Mux_h                    0              2003   +INF  FALL       1
I__98/O                                    Span12Mux_h                  540              2543   +INF  FALL       1
I__99/I                                    Sp12to4                        0              2543   +INF  FALL       1
I__99/O                                    Sp12to4                      449              2992   +INF  FALL       1
I__100/I                                   Span4Mux_v                     0              2992   +INF  FALL       1
I__100/O                                   Span4Mux_v                   372              3364   +INF  FALL       1
I__102/I                                   LocalMux                       0              3364   +INF  FALL       1
I__102/O                                   LocalMux                     309              3672   +INF  FALL       1
I__105/I                                   InMux                          0              3672   +INF  FALL       1
I__105/O                                   InMux                        217              3890   +INF  FALL       1
I__109/I                                   CascadeMux                     0              3890   +INF  FALL       1
I__109/O                                   CascadeMux                     0              3890   +INF  FALL       1
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/in2    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/lcout  LogicCell40_SEQ_MODE_0000    351              4240   +INF  FALL       1
I__181/I                                   Odrv12                         0              4240   +INF  FALL       1
I__181/O                                   Odrv12                       540              4780   +INF  FALL       1
I__182/I                                   LocalMux                       0              4780   +INF  FALL       1
I__182/O                                   LocalMux                     309              5089   +INF  FALL       1
I__183/I                                   IoInMux                        0              5089   +INF  FALL       1
I__183/O                                   IoInMux                      217              5306   +INF  FALL       1
SEG1_obuf_2_preio/DOUT0(decoder.SEG[2])    PRE_IO_PIN_TYPE_010101         0              5306   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__59/I                                           ClkMux                      0              2607  RISE       1
I__59/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : SEG1_obuf_1_preio/DOUT0(decoder.SEG[1])
Capture Clock    : SEG1_obuf_1_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                      -70
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5756
---------------------------------------   ---- 
End-of-path arrival time (ps)             5756
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                                        seg_test                       0                 0   +INF  RISE       1
D_ibuf_2_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_2_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
D_ibuf_2_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_2_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                                    Odrv12                         0               973   +INF  FALL       1
I__119/O                                    Odrv12                       540              1513   +INF  FALL       1
I__121/I                                    Span12Mux_h                    0              1513   +INF  FALL       1
I__121/O                                    Span12Mux_h                  540              2053   +INF  FALL       1
I__123/I                                    Span12Mux_h                    0              2053   +INF  FALL       1
I__123/O                                    Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                                    Sp12to4                        0              2593   +INF  FALL       1
I__125/O                                    Sp12to4                      449              3042   +INF  FALL       1
I__128/I                                    Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                                    Span4Mux_v                   372              3414   +INF  FALL       1
I__131/I                                    Span4Mux_v                     0              3414   +INF  FALL       1
I__131/O                                    Span4Mux_v                   372              3785   +INF  FALL       1
I__134/I                                    LocalMux                       0              3785   +INF  FALL       1
I__134/O                                    LocalMux                     309              4094   +INF  FALL       1
I__138/I                                    InMux                          0              4094   +INF  FALL       1
I__138/O                                    InMux                        217              4311   +INF  FALL       1
decoder.SEG_2_6_0__N_11_i_LC_24_10_5/in1    LogicCell40_SEQ_MODE_0000      0              4311   +INF  FALL       1
decoder.SEG_2_6_0__N_11_i_LC_24_10_5/lcout  LogicCell40_SEQ_MODE_0000    379              4690   +INF  FALL       1
I__178/I                                    Odrv12                         0              4690   +INF  FALL       1
I__178/O                                    Odrv12                       540              5230   +INF  FALL       1
I__179/I                                    LocalMux                       0              5230   +INF  FALL       1
I__179/O                                    LocalMux                     309              5539   +INF  FALL       1
I__180/I                                    IoInMux                        0              5539   +INF  FALL       1
I__180/O                                    IoInMux                      217              5756   +INF  FALL       1
SEG1_obuf_1_preio/DOUT0(decoder.SEG[1])     PRE_IO_PIN_TYPE_010101         0              5756   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__58/I                                           ClkMux                      0              2607  RISE       1
I__58/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : SEG1_obuf_4_preio/DOUT0(decoder.SEG[4])
Capture Clock    : SEG1_obuf_4_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                      -70
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7137
---------------------------------------   ---- 
End-of-path arrival time (ps)             7137
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                                        seg_test                       0                 0   +INF  FALL       1
D_ibuf_2_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_2_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
D_ibuf_2_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_2_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__119/I                                    Odrv12                         0               923   +INF  FALL       1
I__119/O                                    Odrv12                       540              1463   +INF  FALL       1
I__121/I                                    Span12Mux_h                    0              1463   +INF  FALL       1
I__121/O                                    Span12Mux_h                  540              2003   +INF  FALL       1
I__123/I                                    Span12Mux_h                    0              2003   +INF  FALL       1
I__123/O                                    Span12Mux_h                  540              2543   +INF  FALL       1
I__125/I                                    Sp12to4                        0              2543   +INF  FALL       1
I__125/O                                    Sp12to4                      449              2992   +INF  FALL       1
I__128/I                                    Span4Mux_v                     0              2992   +INF  FALL       1
I__128/O                                    Span4Mux_v                   372              3364   +INF  FALL       1
I__131/I                                    Span4Mux_v                     0              3364   +INF  FALL       1
I__131/O                                    Span4Mux_v                   372              3735   +INF  FALL       1
I__135/I                                    LocalMux                       0              3735   +INF  FALL       1
I__135/O                                    LocalMux                     309              4044   +INF  FALL       1
I__139/I                                    InMux                          0              4044   +INF  FALL       1
I__139/O                                    InMux                        217              4261   +INF  FALL       1
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/in1    LogicCell40_SEQ_MODE_0000      0              4261   +INF  FALL       1
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000    379              4640   +INF  FALL       1
I__171/I                                    Odrv12                         0              4640   +INF  FALL       1
I__171/O                                    Odrv12                       540              5180   +INF  FALL       1
I__172/I                                    Sp12to4                        0              5180   +INF  FALL       1
I__172/O                                    Sp12to4                      449              5629   +INF  FALL       1
I__173/I                                    Span4Mux_s3_v                  0              5629   +INF  FALL       1
I__173/O                                    Span4Mux_s3_v                337              5966   +INF  FALL       1
I__174/I                                    IoSpan4Mux                     0              5966   +INF  FALL       1
I__174/O                                    IoSpan4Mux                   323              6288   +INF  FALL       1
I__175/I                                    IoSpan4Mux                     0              6288   +INF  FALL       1
I__175/O                                    IoSpan4Mux                   323              6611   +INF  FALL       1
I__176/I                                    LocalMux                       0              6611   +INF  FALL       1
I__176/O                                    LocalMux                     309              6919   +INF  FALL       1
I__177/I                                    IoInMux                        0              6919   +INF  FALL       1
I__177/O                                    IoInMux                      217              7137   +INF  FALL       1
SEG1_obuf_4_preio/DOUT0(decoder.SEG[4])     PRE_IO_PIN_TYPE_010101         0              7137   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__53/I                                           ClkMux                      0              2607  RISE       1
I__53/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : SEG1_obuf_5_preio/DOUT0(decoder.SEG[5])
Capture Clock    : SEG1_obuf_5_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                      -70
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6457
---------------------------------------   ---- 
End-of-path arrival time (ps)             6457
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                                        seg_test                       0                 0   +INF  RISE       1
D_ibuf_1_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_1_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
D_ibuf_1_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_1_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__143/I                                    Odrv12                         0               973   +INF  FALL       1
I__143/O                                    Odrv12                       540              1513   +INF  FALL       1
I__144/I                                    Span12Mux_h                    0              1513   +INF  FALL       1
I__144/O                                    Span12Mux_h                  540              2053   +INF  FALL       1
I__145/I                                    Span12Mux_h                    0              2053   +INF  FALL       1
I__145/O                                    Span12Mux_h                  540              2593   +INF  FALL       1
I__146/I                                    Span12Mux_v                    0              2593   +INF  FALL       1
I__146/O                                    Span12Mux_v                  540              3133   +INF  FALL       1
I__149/I                                    Span12Mux_v                    0              3133   +INF  FALL       1
I__149/O                                    Span12Mux_v                  540              3673   +INF  FALL       1
I__153/I                                    LocalMux                       0              3673   +INF  FALL       1
I__153/O                                    LocalMux                     309              3982   +INF  FALL       1
I__156/I                                    InMux                          0              3982   +INF  FALL       1
I__156/O                                    InMux                        217              4199   +INF  FALL       1
decoder.SEG_2_6_0__N_19_i_LC_24_11_4/in0    LogicCell40_SEQ_MODE_0000      0              4199   +INF  FALL       1
decoder.SEG_2_6_0__N_19_i_LC_24_11_4/lcout  LogicCell40_SEQ_MODE_0000    386              4585   +INF  FALL       1
I__165/I                                    Odrv4                          0              4585   +INF  FALL       1
I__165/O                                    Odrv4                        372              4957   +INF  FALL       1
I__166/I                                    Span4Mux_v                     0              4957   +INF  FALL       1
I__166/O                                    Span4Mux_v                   372              5328   +INF  FALL       1
I__167/I                                    Span4Mux_v                     0              5328   +INF  FALL       1
I__167/O                                    Span4Mux_v                   372              5700   +INF  FALL       1
I__168/I                                    Span4Mux_s3_h                  0              5700   +INF  FALL       1
I__168/O                                    Span4Mux_s3_h                231              5931   +INF  FALL       1
I__169/I                                    LocalMux                       0              5931   +INF  FALL       1
I__169/O                                    LocalMux                     309              6240   +INF  FALL       1
I__170/I                                    IoInMux                        0              6240   +INF  FALL       1
I__170/O                                    IoInMux                      217              6457   +INF  FALL       1
SEG1_obuf_5_preio/DOUT0(decoder.SEG[5])     PRE_IO_PIN_TYPE_010101         0              6457   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__54/I                                           ClkMux                      0              2607  RISE       1
I__54/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : SEG1_obuf_6_preio/DOUT0(decoder.SEG[6])
Capture Clock    : SEG1_obuf_6_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                      -70
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5888
---------------------------------------   ---- 
End-of-path arrival time (ps)             5888
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                                        seg_test                       0                 0   +INF  FALL       1
D_ibuf_1_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_1_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
D_ibuf_1_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_1_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__143/I                                    Odrv12                         0               923   +INF  FALL       1
I__143/O                                    Odrv12                       540              1463   +INF  FALL       1
I__144/I                                    Span12Mux_h                    0              1463   +INF  FALL       1
I__144/O                                    Span12Mux_h                  540              2003   +INF  FALL       1
I__145/I                                    Span12Mux_h                    0              2003   +INF  FALL       1
I__145/O                                    Span12Mux_h                  540              2543   +INF  FALL       1
I__146/I                                    Span12Mux_v                    0              2543   +INF  FALL       1
I__146/O                                    Span12Mux_v                  540              3083   +INF  FALL       1
I__149/I                                    Span12Mux_v                    0              3083   +INF  FALL       1
I__149/O                                    Span12Mux_v                  540              3623   +INF  FALL       1
I__153/I                                    LocalMux                       0              3623   +INF  FALL       1
I__153/O                                    LocalMux                     309              3932   +INF  FALL       1
I__157/I                                    InMux                          0              3932   +INF  FALL       1
I__157/O                                    InMux                        217              4149   +INF  FALL       1
decoder.SEG_2_6_0__N_20_i_LC_24_11_5/in3    LogicCell40_SEQ_MODE_0000      0              4149   +INF  FALL       1
decoder.SEG_2_6_0__N_20_i_LC_24_11_5/lcout  LogicCell40_SEQ_MODE_0000    288              4437   +INF  FALL       1
I__160/I                                    Odrv4                          0              4437   +INF  FALL       1
I__160/O                                    Odrv4                        372              4808   +INF  FALL       1
I__161/I                                    Span4Mux_s3_h                  0              4808   +INF  FALL       1
I__161/O                                    Span4Mux_s3_h                231              5040   +INF  FALL       1
I__162/I                                    IoSpan4Mux                     0              5040   +INF  FALL       1
I__162/O                                    IoSpan4Mux                   323              5362   +INF  FALL       1
I__163/I                                    LocalMux                       0              5362   +INF  FALL       1
I__163/O                                    LocalMux                     309              5671   +INF  FALL       1
I__164/I                                    IoInMux                        0              5671   +INF  FALL       1
I__164/O                                    IoInMux                      217              5888   +INF  FALL       1
SEG1_obuf_6_preio/DOUT0(decoder.SEG[6])     PRE_IO_PIN_TYPE_010101         0              5888   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__56/I                                           ClkMux                      0              2607  RISE       1
I__56/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder2.SEG_1_LC_2_11_3/in3
Capture Clock    : decoder2.SEG_1_LC_2_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                          seg_test                       0                 0   +INF  RISE       1
D_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_0_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
D_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__77/I                       Odrv12                         0               973   +INF  FALL       1
I__77/O                       Odrv12                       540              1513   +INF  FALL       1
I__78/I                       Span12Mux_v                    0              1513   +INF  FALL       1
I__78/O                       Span12Mux_v                  540              2053   +INF  FALL       1
I__80/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__80/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__82/I                       LocalMux                       0              2593   +INF  FALL       1
I__82/O                       LocalMux                     309              2902   +INF  FALL       1
I__84/I                       InMux                          0              2902   +INF  FALL       1
I__84/O                       InMux                        217              3119   +INF  FALL       1
decoder2.SEG_1_LC_2_11_3/in3  LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : SEG1_obuf_0_preio/DOUT0(decoder.SEG[0])
Capture Clock    : SEG1_obuf_0_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                      -70
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4963
---------------------------------------   ---- 
End-of-path arrival time (ps)             4963
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                                       seg_test                       0                 0   +INF  FALL       1
D_ibuf_0_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_0_iopad/DOUT                        IO_PAD                       460               460   +INF  FALL       1
D_ibuf_0_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_0_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__77/I                                    Odrv12                         0               923   +INF  FALL       1
I__77/O                                    Odrv12                       540              1463   +INF  FALL       1
I__79/I                                    Span12Mux_h                    0              1463   +INF  FALL       1
I__79/O                                    Span12Mux_h                  540              2003   +INF  FALL       1
I__81/I                                    Span12Mux_h                    0              2003   +INF  FALL       1
I__81/O                                    Span12Mux_h                  540              2543   +INF  FALL       1
I__83/I                                    Span12Mux_v                    0              2543   +INF  FALL       1
I__83/O                                    Span12Mux_v                  540              3083   +INF  FALL       1
I__88/I                                    LocalMux                       0              3083   +INF  FALL       1
I__88/O                                    LocalMux                     309              3392   +INF  FALL       1
I__95/I                                    InMux                          0              3392   +INF  FALL       1
I__95/O                                    InMux                        217              3609   +INF  FALL       1
decoder.SEG_2_6_0__N_6_i_LC_24_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3609   +INF  FALL       1
decoder.SEG_2_6_0__N_6_i_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3897   +INF  FALL       1
I__74/I                                    Odrv12                         0              3897   +INF  FALL       1
I__74/O                                    Odrv12                       540              4437   +INF  FALL       1
I__75/I                                    LocalMux                       0              4437   +INF  FALL       1
I__75/O                                    LocalMux                     309              4745   +INF  FALL       1
I__76/I                                    IoInMux                        0              4745   +INF  FALL       1
I__76/O                                    IoInMux                      217              4963   +INF  FALL       1
SEG1_obuf_0_preio/DOUT0(decoder.SEG[0])    PRE_IO_PIN_TYPE_010101         0              4963   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__57/I                                           ClkMux                      0              2607  RISE       1
I__57/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_0_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder2.SEG_1_LC_2_11_3/lcout
Path End         : SEG2[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6309
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9764
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__61/I                           Odrv4                          0              3455   +INF  RISE       1
I__61/O                           Odrv4                        351              3806   +INF  RISE       1
I__62/I                           Span4Mux_s2_h                  0              3806   +INF  RISE       1
I__62/O                           Span4Mux_s2_h                203              4009   +INF  RISE       1
I__63/I                           IoSpan4Mux                     0              4009   +INF  RISE       1
I__63/O                           IoSpan4Mux                   288              4297   +INF  RISE       1
I__64/I                           IoSpan4Mux                     0              4297   +INF  RISE       1
I__64/O                           IoSpan4Mux                   288              4584   +INF  RISE       1
I__65/I                           LocalMux                       0              4584   +INF  RISE       1
I__65/O                           LocalMux                     330              4914   +INF  RISE       1
I__67/I                           IoInMux                        0              4914   +INF  RISE       1
I__67/O                           IoInMux                      259              5174   +INF  RISE       1
SEG2_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5174   +INF  RISE       1
SEG2_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7411   +INF  FALL       1
SEG2_obuf_6_iopad/DIN             IO_PAD                         0              7411   +INF  FALL       1
SEG2_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2353              9764   +INF  FALL       1
SEG2[6]                           seg_test                       0              9764   +INF  FALL       1


++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder2.SEG_1_LC_2_11_3/lcout
Path End         : SEG2[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6660
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10115
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       4
I__61/I                           Odrv4                          0              3455   +INF  FALL       1
I__61/O                           Odrv4                        372              3827   +INF  FALL       1
I__62/I                           Span4Mux_s2_h                  0              3827   +INF  FALL       1
I__62/O                           Span4Mux_s2_h                203              4030   +INF  FALL       1
I__63/I                           IoSpan4Mux                     0              4030   +INF  FALL       1
I__63/O                           IoSpan4Mux                   323              4353   +INF  FALL       1
I__64/I                           IoSpan4Mux                     0              4353   +INF  FALL       1
I__64/O                           IoSpan4Mux                   323              4676   +INF  FALL       1
I__66/I                           IoSpan4Mux                     0              4676   +INF  FALL       1
I__66/O                           IoSpan4Mux                   323              4998   +INF  FALL       1
I__68/I                           LocalMux                       0              4998   +INF  FALL       1
I__68/O                           LocalMux                     309              5307   +INF  FALL       1
I__71/I                           IoInMux                        0              5307   +INF  FALL       1
I__71/O                           IoInMux                      217              5524   +INF  FALL       1
SEG2_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5524   +INF  FALL       1
SEG2_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7761   +INF  FALL       1
SEG2_obuf_1_iopad/DIN             IO_PAD                         0              7761   +INF  FALL       1
SEG2_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             10115   +INF  FALL       1
SEG2[1]                           seg_test                       0             10115   +INF  FALL       1


++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder2.SEG_1_LC_2_11_3/lcout
Path End         : SEG2[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6597
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10052
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__61/I                           Odrv4                          0              3455   +INF  RISE       1
I__61/O                           Odrv4                        351              3806   +INF  RISE       1
I__62/I                           Span4Mux_s2_h                  0              3806   +INF  RISE       1
I__62/O                           Span4Mux_s2_h                203              4009   +INF  RISE       1
I__63/I                           IoSpan4Mux                     0              4009   +INF  RISE       1
I__63/O                           IoSpan4Mux                   288              4297   +INF  RISE       1
I__64/I                           IoSpan4Mux                     0              4297   +INF  RISE       1
I__64/O                           IoSpan4Mux                   288              4584   +INF  RISE       1
I__66/I                           IoSpan4Mux                     0              4584   +INF  RISE       1
I__66/O                           IoSpan4Mux                   288              4872   +INF  RISE       1
I__69/I                           LocalMux                       0              4872   +INF  RISE       1
I__69/O                           LocalMux                     330              5202   +INF  RISE       1
I__72/I                           IoInMux                        0              5202   +INF  RISE       1
I__72/O                           IoInMux                      259              5461   +INF  RISE       1
SEG2_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5461   +INF  RISE       1
SEG2_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7698   +INF  FALL       1
SEG2_obuf_2_iopad/DIN             IO_PAD                         0              7698   +INF  FALL       1
SEG2_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353             10052   +INF  FALL       1
SEG2[2]                           seg_test                       0             10052   +INF  FALL       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder2.SEG_1_LC_2_11_3/lcout
Path End         : SEG2[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6597
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10052
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__61/I                           Odrv4                          0              3455   +INF  RISE       1
I__61/O                           Odrv4                        351              3806   +INF  RISE       1
I__62/I                           Span4Mux_s2_h                  0              3806   +INF  RISE       1
I__62/O                           Span4Mux_s2_h                203              4009   +INF  RISE       1
I__63/I                           IoSpan4Mux                     0              4009   +INF  RISE       1
I__63/O                           IoSpan4Mux                   288              4297   +INF  RISE       1
I__64/I                           IoSpan4Mux                     0              4297   +INF  RISE       1
I__64/O                           IoSpan4Mux                   288              4584   +INF  RISE       1
I__66/I                           IoSpan4Mux                     0              4584   +INF  RISE       1
I__66/O                           IoSpan4Mux                   288              4872   +INF  RISE       1
I__70/I                           LocalMux                       0              4872   +INF  RISE       1
I__70/O                           LocalMux                     330              5202   +INF  RISE       1
I__73/I                           IoInMux                        0              5202   +INF  RISE       1
I__73/O                           IoInMux                      259              5461   +INF  RISE       1
SEG2_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5461   +INF  RISE       1
SEG2_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7698   +INF  FALL       1
SEG2_obuf_3_iopad/DIN             IO_PAD                         0              7698   +INF  FALL       1
SEG2_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353             10052   +INF  FALL       1
SEG2[3]                           seg_test                       0             10052   +INF  FALL       1


++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_6_preio/PADOUT(decoder.SEG[6])
Path End         : SEG1[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__56/I                                           ClkMux                      0              2607  RISE       1
I__56/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_6_preio/PADOUT(decoder.SEG[6])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_6_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_6_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[6]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_5_preio/PADOUT(decoder.SEG[5])
Path End         : SEG1[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__54/I                                           ClkMux                      0              2607  RISE       1
I__54/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_5_preio/PADOUT(decoder.SEG[5])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_5_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_5_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[5]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_4_preio/PADOUT(decoder.SEG[4])
Path End         : SEG1[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__53/I                                           ClkMux                      0              2607  RISE       1
I__53/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_4_preio/PADOUT(decoder.SEG[4])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_4_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_4_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[4]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_3_preio/PADOUT(decoder.SEG[3])
Path End         : SEG1[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__60/I                                           ClkMux                      0              2607  RISE       1
I__60/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_3_preio/PADOUT(decoder.SEG[3])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_3_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_3_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[3]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_2_preio/PADOUT(decoder.SEG[2])
Path End         : SEG1[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__59/I                                           ClkMux                      0              2607  RISE       1
I__59/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_2_preio/PADOUT(decoder.SEG[2])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_2_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_2_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[2]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_1_preio/PADOUT(decoder.SEG[1])
Path End         : SEG1[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__58/I                                           ClkMux                      0              2607  RISE       1
I__58/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_1_preio/PADOUT(decoder.SEG[1])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_1_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_1_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[1]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_0_preio/PADOUT(decoder.SEG[0])
Path End         : SEG1[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__57/I                                           ClkMux                      0              2607  RISE       1
I__57/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_0_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_0_preio/PADOUT(decoder.SEG[0])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_0_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_0_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[0]                                   seg_test                    0              5319   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : SEG1_obuf_3_preio/DOUT0(decoder.SEG[3])
Capture Clock    : SEG1_obuf_3_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5447
---------------------------------------   ---- 
End-of-path arrival time (ps)             5447
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                                       seg_test                       0                 0   +INF  RISE       1
D_ibuf_3_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_3_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
D_ibuf_3_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_3_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__96/I                                    Odrv12                         0               973   +INF  FALL       1
I__96/O                                    Odrv12                       540              1513   +INF  FALL       1
I__97/I                                    Span12Mux_h                    0              1513   +INF  FALL       1
I__97/O                                    Span12Mux_h                  540              2053   +INF  FALL       1
I__98/I                                    Span12Mux_h                    0              2053   +INF  FALL       1
I__98/O                                    Span12Mux_h                  540              2593   +INF  FALL       1
I__99/I                                    Sp12to4                        0              2593   +INF  FALL       1
I__99/O                                    Sp12to4                      449              3042   +INF  FALL       1
I__100/I                                   Span4Mux_v                     0              3042   +INF  FALL       1
I__100/O                                   Span4Mux_v                   372              3414   +INF  FALL       1
I__101/I                                   LocalMux                       0              3414   +INF  FALL       1
I__101/O                                   LocalMux                     309              3722   +INF  FALL       1
I__104/I                                   InMux                          0              3722   +INF  FALL       1
I__104/O                                   InMux                        217              3940   +INF  FALL       1
decoder.SEG_2_6_0__N_14_i_LC_24_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3940   +INF  FALL       1
decoder.SEG_2_6_0__N_14_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              4318   +INF  FALL       1
I__184/I                                   Odrv4                          0              4318   +INF  FALL       1
I__184/O                                   Odrv4                        372              4690   +INF  FALL       1
I__185/I                                   Span4Mux_s3_h                  0              4690   +INF  FALL       1
I__185/O                                   Span4Mux_s3_h                231              4921   +INF  FALL       1
I__186/I                                   LocalMux                       0              4921   +INF  FALL       1
I__186/O                                   LocalMux                     309              5230   +INF  FALL       1
I__187/I                                   IoInMux                        0              5230   +INF  FALL       1
I__187/O                                   IoInMux                      217              5447   +INF  FALL       1
SEG1_obuf_3_preio/DOUT0(decoder.SEG[3])    PRE_IO_PIN_TYPE_010101         0              5447   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__60/I                                           ClkMux                      0              2607  RISE       1
I__60/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : SEG1_obuf_2_preio/DOUT0(decoder.SEG[2])
Capture Clock    : SEG1_obuf_2_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5306
---------------------------------------   ---- 
End-of-path arrival time (ps)             5306
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                                       seg_test                       0                 0   +INF  FALL       1
D_ibuf_3_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_3_iopad/DOUT                        IO_PAD                       460               460   +INF  FALL       1
D_ibuf_3_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_3_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__96/I                                    Odrv12                         0               923   +INF  FALL       1
I__96/O                                    Odrv12                       540              1463   +INF  FALL       1
I__97/I                                    Span12Mux_h                    0              1463   +INF  FALL       1
I__97/O                                    Span12Mux_h                  540              2003   +INF  FALL       1
I__98/I                                    Span12Mux_h                    0              2003   +INF  FALL       1
I__98/O                                    Span12Mux_h                  540              2543   +INF  FALL       1
I__99/I                                    Sp12to4                        0              2543   +INF  FALL       1
I__99/O                                    Sp12to4                      449              2992   +INF  FALL       1
I__100/I                                   Span4Mux_v                     0              2992   +INF  FALL       1
I__100/O                                   Span4Mux_v                   372              3364   +INF  FALL       1
I__102/I                                   LocalMux                       0              3364   +INF  FALL       1
I__102/O                                   LocalMux                     309              3672   +INF  FALL       1
I__105/I                                   InMux                          0              3672   +INF  FALL       1
I__105/O                                   InMux                        217              3890   +INF  FALL       1
I__109/I                                   CascadeMux                     0              3890   +INF  FALL       1
I__109/O                                   CascadeMux                     0              3890   +INF  FALL       1
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/in2    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
decoder.SEG_2_6_0__N_13_i_LC_24_9_3/lcout  LogicCell40_SEQ_MODE_0000    351              4240   +INF  FALL       1
I__181/I                                   Odrv12                         0              4240   +INF  FALL       1
I__181/O                                   Odrv12                       540              4780   +INF  FALL       1
I__182/I                                   LocalMux                       0              4780   +INF  FALL       1
I__182/O                                   LocalMux                     309              5089   +INF  FALL       1
I__183/I                                   IoInMux                        0              5089   +INF  FALL       1
I__183/O                                   IoInMux                      217              5306   +INF  FALL       1
SEG1_obuf_2_preio/DOUT0(decoder.SEG[2])    PRE_IO_PIN_TYPE_010101         0              5306   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__59/I                                           ClkMux                      0              2607  RISE       1
I__59/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : SEG1_obuf_1_preio/DOUT0(decoder.SEG[1])
Capture Clock    : SEG1_obuf_1_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5756
---------------------------------------   ---- 
End-of-path arrival time (ps)             5756
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                                        seg_test                       0                 0   +INF  RISE       1
D_ibuf_2_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_2_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
D_ibuf_2_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_2_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                                    Odrv12                         0               973   +INF  FALL       1
I__119/O                                    Odrv12                       540              1513   +INF  FALL       1
I__121/I                                    Span12Mux_h                    0              1513   +INF  FALL       1
I__121/O                                    Span12Mux_h                  540              2053   +INF  FALL       1
I__123/I                                    Span12Mux_h                    0              2053   +INF  FALL       1
I__123/O                                    Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                                    Sp12to4                        0              2593   +INF  FALL       1
I__125/O                                    Sp12to4                      449              3042   +INF  FALL       1
I__128/I                                    Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                                    Span4Mux_v                   372              3414   +INF  FALL       1
I__131/I                                    Span4Mux_v                     0              3414   +INF  FALL       1
I__131/O                                    Span4Mux_v                   372              3785   +INF  FALL       1
I__134/I                                    LocalMux                       0              3785   +INF  FALL       1
I__134/O                                    LocalMux                     309              4094   +INF  FALL       1
I__138/I                                    InMux                          0              4094   +INF  FALL       1
I__138/O                                    InMux                        217              4311   +INF  FALL       1
decoder.SEG_2_6_0__N_11_i_LC_24_10_5/in1    LogicCell40_SEQ_MODE_0000      0              4311   +INF  FALL       1
decoder.SEG_2_6_0__N_11_i_LC_24_10_5/lcout  LogicCell40_SEQ_MODE_0000    379              4690   +INF  FALL       1
I__178/I                                    Odrv12                         0              4690   +INF  FALL       1
I__178/O                                    Odrv12                       540              5230   +INF  FALL       1
I__179/I                                    LocalMux                       0              5230   +INF  FALL       1
I__179/O                                    LocalMux                     309              5539   +INF  FALL       1
I__180/I                                    IoInMux                        0              5539   +INF  FALL       1
I__180/O                                    IoInMux                      217              5756   +INF  FALL       1
SEG1_obuf_1_preio/DOUT0(decoder.SEG[1])     PRE_IO_PIN_TYPE_010101         0              5756   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__58/I                                           ClkMux                      0              2607  RISE       1
I__58/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : SEG1_obuf_4_preio/DOUT0(decoder.SEG[4])
Capture Clock    : SEG1_obuf_4_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7137
---------------------------------------   ---- 
End-of-path arrival time (ps)             7137
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                                        seg_test                       0                 0   +INF  FALL       1
D_ibuf_2_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_2_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
D_ibuf_2_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_2_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__119/I                                    Odrv12                         0               923   +INF  FALL       1
I__119/O                                    Odrv12                       540              1463   +INF  FALL       1
I__121/I                                    Span12Mux_h                    0              1463   +INF  FALL       1
I__121/O                                    Span12Mux_h                  540              2003   +INF  FALL       1
I__123/I                                    Span12Mux_h                    0              2003   +INF  FALL       1
I__123/O                                    Span12Mux_h                  540              2543   +INF  FALL       1
I__125/I                                    Sp12to4                        0              2543   +INF  FALL       1
I__125/O                                    Sp12to4                      449              2992   +INF  FALL       1
I__128/I                                    Span4Mux_v                     0              2992   +INF  FALL       1
I__128/O                                    Span4Mux_v                   372              3364   +INF  FALL       1
I__131/I                                    Span4Mux_v                     0              3364   +INF  FALL       1
I__131/O                                    Span4Mux_v                   372              3735   +INF  FALL       1
I__135/I                                    LocalMux                       0              3735   +INF  FALL       1
I__135/O                                    LocalMux                     309              4044   +INF  FALL       1
I__139/I                                    InMux                          0              4044   +INF  FALL       1
I__139/O                                    InMux                        217              4261   +INF  FALL       1
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/in1    LogicCell40_SEQ_MODE_0000      0              4261   +INF  FALL       1
decoder.SEG_2_6_0__N_16_i_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000    379              4640   +INF  FALL       1
I__171/I                                    Odrv12                         0              4640   +INF  FALL       1
I__171/O                                    Odrv12                       540              5180   +INF  FALL       1
I__172/I                                    Sp12to4                        0              5180   +INF  FALL       1
I__172/O                                    Sp12to4                      449              5629   +INF  FALL       1
I__173/I                                    Span4Mux_s3_v                  0              5629   +INF  FALL       1
I__173/O                                    Span4Mux_s3_v                337              5966   +INF  FALL       1
I__174/I                                    IoSpan4Mux                     0              5966   +INF  FALL       1
I__174/O                                    IoSpan4Mux                   323              6288   +INF  FALL       1
I__175/I                                    IoSpan4Mux                     0              6288   +INF  FALL       1
I__175/O                                    IoSpan4Mux                   323              6611   +INF  FALL       1
I__176/I                                    LocalMux                       0              6611   +INF  FALL       1
I__176/O                                    LocalMux                     309              6919   +INF  FALL       1
I__177/I                                    IoInMux                        0              6919   +INF  FALL       1
I__177/O                                    IoInMux                      217              7137   +INF  FALL       1
SEG1_obuf_4_preio/DOUT0(decoder.SEG[4])     PRE_IO_PIN_TYPE_010101         0              7137   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__53/I                                           ClkMux                      0              2607  RISE       1
I__53/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : SEG1_obuf_5_preio/DOUT0(decoder.SEG[5])
Capture Clock    : SEG1_obuf_5_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6457
---------------------------------------   ---- 
End-of-path arrival time (ps)             6457
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                                        seg_test                       0                 0   +INF  RISE       1
D_ibuf_1_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_1_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
D_ibuf_1_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_1_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__143/I                                    Odrv12                         0               973   +INF  FALL       1
I__143/O                                    Odrv12                       540              1513   +INF  FALL       1
I__144/I                                    Span12Mux_h                    0              1513   +INF  FALL       1
I__144/O                                    Span12Mux_h                  540              2053   +INF  FALL       1
I__145/I                                    Span12Mux_h                    0              2053   +INF  FALL       1
I__145/O                                    Span12Mux_h                  540              2593   +INF  FALL       1
I__146/I                                    Span12Mux_v                    0              2593   +INF  FALL       1
I__146/O                                    Span12Mux_v                  540              3133   +INF  FALL       1
I__149/I                                    Span12Mux_v                    0              3133   +INF  FALL       1
I__149/O                                    Span12Mux_v                  540              3673   +INF  FALL       1
I__153/I                                    LocalMux                       0              3673   +INF  FALL       1
I__153/O                                    LocalMux                     309              3982   +INF  FALL       1
I__156/I                                    InMux                          0              3982   +INF  FALL       1
I__156/O                                    InMux                        217              4199   +INF  FALL       1
decoder.SEG_2_6_0__N_19_i_LC_24_11_4/in0    LogicCell40_SEQ_MODE_0000      0              4199   +INF  FALL       1
decoder.SEG_2_6_0__N_19_i_LC_24_11_4/lcout  LogicCell40_SEQ_MODE_0000    386              4585   +INF  FALL       1
I__165/I                                    Odrv4                          0              4585   +INF  FALL       1
I__165/O                                    Odrv4                        372              4957   +INF  FALL       1
I__166/I                                    Span4Mux_v                     0              4957   +INF  FALL       1
I__166/O                                    Span4Mux_v                   372              5328   +INF  FALL       1
I__167/I                                    Span4Mux_v                     0              5328   +INF  FALL       1
I__167/O                                    Span4Mux_v                   372              5700   +INF  FALL       1
I__168/I                                    Span4Mux_s3_h                  0              5700   +INF  FALL       1
I__168/O                                    Span4Mux_s3_h                231              5931   +INF  FALL       1
I__169/I                                    LocalMux                       0              5931   +INF  FALL       1
I__169/O                                    LocalMux                     309              6240   +INF  FALL       1
I__170/I                                    IoInMux                        0              6240   +INF  FALL       1
I__170/O                                    IoInMux                      217              6457   +INF  FALL       1
SEG1_obuf_5_preio/DOUT0(decoder.SEG[5])     PRE_IO_PIN_TYPE_010101         0              6457   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__54/I                                           ClkMux                      0              2607  RISE       1
I__54/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : SEG1_obuf_6_preio/DOUT0(decoder.SEG[6])
Capture Clock    : SEG1_obuf_6_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5888
---------------------------------------   ---- 
End-of-path arrival time (ps)             5888
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                                        seg_test                       0                 0   +INF  FALL       1
D_ibuf_1_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_1_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
D_ibuf_1_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_1_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__143/I                                    Odrv12                         0               923   +INF  FALL       1
I__143/O                                    Odrv12                       540              1463   +INF  FALL       1
I__144/I                                    Span12Mux_h                    0              1463   +INF  FALL       1
I__144/O                                    Span12Mux_h                  540              2003   +INF  FALL       1
I__145/I                                    Span12Mux_h                    0              2003   +INF  FALL       1
I__145/O                                    Span12Mux_h                  540              2543   +INF  FALL       1
I__146/I                                    Span12Mux_v                    0              2543   +INF  FALL       1
I__146/O                                    Span12Mux_v                  540              3083   +INF  FALL       1
I__149/I                                    Span12Mux_v                    0              3083   +INF  FALL       1
I__149/O                                    Span12Mux_v                  540              3623   +INF  FALL       1
I__153/I                                    LocalMux                       0              3623   +INF  FALL       1
I__153/O                                    LocalMux                     309              3932   +INF  FALL       1
I__157/I                                    InMux                          0              3932   +INF  FALL       1
I__157/O                                    InMux                        217              4149   +INF  FALL       1
decoder.SEG_2_6_0__N_20_i_LC_24_11_5/in3    LogicCell40_SEQ_MODE_0000      0              4149   +INF  FALL       1
decoder.SEG_2_6_0__N_20_i_LC_24_11_5/lcout  LogicCell40_SEQ_MODE_0000    288              4437   +INF  FALL       1
I__160/I                                    Odrv4                          0              4437   +INF  FALL       1
I__160/O                                    Odrv4                        372              4808   +INF  FALL       1
I__161/I                                    Span4Mux_s3_h                  0              4808   +INF  FALL       1
I__161/O                                    Span4Mux_s3_h                231              5040   +INF  FALL       1
I__162/I                                    IoSpan4Mux                     0              5040   +INF  FALL       1
I__162/O                                    IoSpan4Mux                   323              5362   +INF  FALL       1
I__163/I                                    LocalMux                       0              5362   +INF  FALL       1
I__163/O                                    LocalMux                     309              5671   +INF  FALL       1
I__164/I                                    IoInMux                        0              5671   +INF  FALL       1
I__164/O                                    IoInMux                      217              5888   +INF  FALL       1
SEG1_obuf_6_preio/DOUT0(decoder.SEG[6])     PRE_IO_PIN_TYPE_010101         0              5888   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__56/I                                           ClkMux                      0              2607  RISE       1
I__56/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder2.SEG_1_LC_2_11_3/in3
Capture Clock    : decoder2.SEG_1_LC_2_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                          seg_test                       0                 0   +INF  RISE       1
D_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
D_ibuf_0_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
D_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
D_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__77/I                       Odrv12                         0               973   +INF  FALL       1
I__77/O                       Odrv12                       540              1513   +INF  FALL       1
I__78/I                       Span12Mux_v                    0              1513   +INF  FALL       1
I__78/O                       Span12Mux_v                  540              2053   +INF  FALL       1
I__80/I                       Span12Mux_h                    0              2053   +INF  FALL       1
I__80/O                       Span12Mux_h                  540              2593   +INF  FALL       1
I__82/I                       LocalMux                       0              2593   +INF  FALL       1
I__82/O                       LocalMux                     309              2902   +INF  FALL       1
I__84/I                       InMux                          0              2902   +INF  FALL       1
I__84/O                       InMux                        217              3119   +INF  FALL       1
decoder2.SEG_1_LC_2_11_3/in3  LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : SEG1_obuf_0_preio/DOUT0(decoder.SEG[0])
Capture Clock    : SEG1_obuf_0_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4963
---------------------------------------   ---- 
End-of-path arrival time (ps)             4963
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                                       seg_test                       0                 0   +INF  FALL       1
D_ibuf_0_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
D_ibuf_0_iopad/DOUT                        IO_PAD                       460               460   +INF  FALL       1
D_ibuf_0_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
D_ibuf_0_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__77/I                                    Odrv12                         0               923   +INF  FALL       1
I__77/O                                    Odrv12                       540              1463   +INF  FALL       1
I__79/I                                    Span12Mux_h                    0              1463   +INF  FALL       1
I__79/O                                    Span12Mux_h                  540              2003   +INF  FALL       1
I__81/I                                    Span12Mux_h                    0              2003   +INF  FALL       1
I__81/O                                    Span12Mux_h                  540              2543   +INF  FALL       1
I__83/I                                    Span12Mux_v                    0              2543   +INF  FALL       1
I__83/O                                    Span12Mux_v                  540              3083   +INF  FALL       1
I__88/I                                    LocalMux                       0              3083   +INF  FALL       1
I__88/O                                    LocalMux                     309              3392   +INF  FALL       1
I__95/I                                    InMux                          0              3392   +INF  FALL       1
I__95/O                                    InMux                        217              3609   +INF  FALL       1
decoder.SEG_2_6_0__N_6_i_LC_24_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3609   +INF  FALL       1
decoder.SEG_2_6_0__N_6_i_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3897   +INF  FALL       1
I__74/I                                    Odrv12                         0              3897   +INF  FALL       1
I__74/O                                    Odrv12                       540              4437   +INF  FALL       1
I__75/I                                    LocalMux                       0              4437   +INF  FALL       1
I__75/O                                    LocalMux                     309              4745   +INF  FALL       1
I__76/I                                    IoInMux                        0              4745   +INF  FALL       1
I__76/O                                    IoInMux                      217              4963   +INF  FALL       1
SEG1_obuf_0_preio/DOUT0(decoder.SEG[0])    PRE_IO_PIN_TYPE_010101         0              4963   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__57/I                                           ClkMux                      0              2607  RISE       1
I__57/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_0_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder2.SEG_1_LC_2_11_3/lcout
Path End         : SEG2[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6309
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9764
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__61/I                           Odrv4                          0              3455   +INF  RISE       1
I__61/O                           Odrv4                        351              3806   +INF  RISE       1
I__62/I                           Span4Mux_s2_h                  0              3806   +INF  RISE       1
I__62/O                           Span4Mux_s2_h                203              4009   +INF  RISE       1
I__63/I                           IoSpan4Mux                     0              4009   +INF  RISE       1
I__63/O                           IoSpan4Mux                   288              4297   +INF  RISE       1
I__64/I                           IoSpan4Mux                     0              4297   +INF  RISE       1
I__64/O                           IoSpan4Mux                   288              4584   +INF  RISE       1
I__65/I                           LocalMux                       0              4584   +INF  RISE       1
I__65/O                           LocalMux                     330              4914   +INF  RISE       1
I__67/I                           IoInMux                        0              4914   +INF  RISE       1
I__67/O                           IoInMux                      259              5174   +INF  RISE       1
SEG2_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5174   +INF  RISE       1
SEG2_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7411   +INF  FALL       1
SEG2_obuf_6_iopad/DIN             IO_PAD                         0              7411   +INF  FALL       1
SEG2_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2353              9764   +INF  FALL       1
SEG2[6]                           seg_test                       0              9764   +INF  FALL       1


++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder2.SEG_1_LC_2_11_3/lcout
Path End         : SEG2[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6660
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10115
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       4
I__61/I                           Odrv4                          0              3455   +INF  FALL       1
I__61/O                           Odrv4                        372              3827   +INF  FALL       1
I__62/I                           Span4Mux_s2_h                  0              3827   +INF  FALL       1
I__62/O                           Span4Mux_s2_h                203              4030   +INF  FALL       1
I__63/I                           IoSpan4Mux                     0              4030   +INF  FALL       1
I__63/O                           IoSpan4Mux                   323              4353   +INF  FALL       1
I__64/I                           IoSpan4Mux                     0              4353   +INF  FALL       1
I__64/O                           IoSpan4Mux                   323              4676   +INF  FALL       1
I__66/I                           IoSpan4Mux                     0              4676   +INF  FALL       1
I__66/O                           IoSpan4Mux                   323              4998   +INF  FALL       1
I__68/I                           LocalMux                       0              4998   +INF  FALL       1
I__68/O                           LocalMux                     309              5307   +INF  FALL       1
I__71/I                           IoInMux                        0              5307   +INF  FALL       1
I__71/O                           IoInMux                      217              5524   +INF  FALL       1
SEG2_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5524   +INF  FALL       1
SEG2_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7761   +INF  FALL       1
SEG2_obuf_1_iopad/DIN             IO_PAD                         0              7761   +INF  FALL       1
SEG2_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             10115   +INF  FALL       1
SEG2[1]                           seg_test                       0             10115   +INF  FALL       1


++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder2.SEG_1_LC_2_11_3/lcout
Path End         : SEG2[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6597
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10052
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__61/I                           Odrv4                          0              3455   +INF  RISE       1
I__61/O                           Odrv4                        351              3806   +INF  RISE       1
I__62/I                           Span4Mux_s2_h                  0              3806   +INF  RISE       1
I__62/O                           Span4Mux_s2_h                203              4009   +INF  RISE       1
I__63/I                           IoSpan4Mux                     0              4009   +INF  RISE       1
I__63/O                           IoSpan4Mux                   288              4297   +INF  RISE       1
I__64/I                           IoSpan4Mux                     0              4297   +INF  RISE       1
I__64/O                           IoSpan4Mux                   288              4584   +INF  RISE       1
I__66/I                           IoSpan4Mux                     0              4584   +INF  RISE       1
I__66/O                           IoSpan4Mux                   288              4872   +INF  RISE       1
I__69/I                           LocalMux                       0              4872   +INF  RISE       1
I__69/O                           LocalMux                     330              5202   +INF  RISE       1
I__72/I                           IoInMux                        0              5202   +INF  RISE       1
I__72/O                           IoInMux                      259              5461   +INF  RISE       1
SEG2_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5461   +INF  RISE       1
SEG2_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7698   +INF  FALL       1
SEG2_obuf_2_iopad/DIN             IO_PAD                         0              7698   +INF  FALL       1
SEG2_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353             10052   +INF  FALL       1
SEG2[2]                           seg_test                       0             10052   +INF  FALL       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder2.SEG_1_LC_2_11_3/lcout
Path End         : SEG2[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6597
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10052
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               seg_test                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                    0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                    0              2452  RISE       1
I__52/I                                           GlobalMux                      0              2452  RISE       1
I__52/O                                           GlobalMux                    154              2607  RISE       1
I__55/I                                           ClkMux                         0              2607  RISE       1
I__55/O                                           ClkMux                       309              2915  RISE       1
decoder2.SEG_1_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder2.SEG_1_LC_2_11_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__61/I                           Odrv4                          0              3455   +INF  RISE       1
I__61/O                           Odrv4                        351              3806   +INF  RISE       1
I__62/I                           Span4Mux_s2_h                  0              3806   +INF  RISE       1
I__62/O                           Span4Mux_s2_h                203              4009   +INF  RISE       1
I__63/I                           IoSpan4Mux                     0              4009   +INF  RISE       1
I__63/O                           IoSpan4Mux                   288              4297   +INF  RISE       1
I__64/I                           IoSpan4Mux                     0              4297   +INF  RISE       1
I__64/O                           IoSpan4Mux                   288              4584   +INF  RISE       1
I__66/I                           IoSpan4Mux                     0              4584   +INF  RISE       1
I__66/O                           IoSpan4Mux                   288              4872   +INF  RISE       1
I__70/I                           LocalMux                       0              4872   +INF  RISE       1
I__70/O                           LocalMux                     330              5202   +INF  RISE       1
I__73/I                           IoInMux                        0              5202   +INF  RISE       1
I__73/O                           IoInMux                      259              5461   +INF  RISE       1
SEG2_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5461   +INF  RISE       1
SEG2_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7698   +INF  FALL       1
SEG2_obuf_3_iopad/DIN             IO_PAD                         0              7698   +INF  FALL       1
SEG2_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353             10052   +INF  FALL       1
SEG2[3]                           seg_test                       0             10052   +INF  FALL       1


++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_6_preio/PADOUT(decoder.SEG[6])
Path End         : SEG1[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__56/I                                           ClkMux                      0              2607  RISE       1
I__56/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_6_preio/PADOUT(decoder.SEG[6])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_6_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_6_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[6]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_5_preio/PADOUT(decoder.SEG[5])
Path End         : SEG1[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__54/I                                           ClkMux                      0              2607  RISE       1
I__54/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_5_preio/PADOUT(decoder.SEG[5])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_5_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_5_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[5]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_4_preio/PADOUT(decoder.SEG[4])
Path End         : SEG1[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__53/I                                           ClkMux                      0              2607  RISE       1
I__53/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_4_preio/PADOUT(decoder.SEG[4])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_4_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_4_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[4]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_3_preio/PADOUT(decoder.SEG[3])
Path End         : SEG1[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__60/I                                           ClkMux                      0              2607  RISE       1
I__60/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_3_preio/PADOUT(decoder.SEG[3])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_3_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_3_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[3]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_2_preio/PADOUT(decoder.SEG[2])
Path End         : SEG1[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__59/I                                           ClkMux                      0              2607  RISE       1
I__59/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_2_preio/PADOUT(decoder.SEG[2])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_2_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_2_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[2]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_1_preio/PADOUT(decoder.SEG[1])
Path End         : SEG1[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__58/I                                           ClkMux                      0              2607  RISE       1
I__58/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_1_preio/PADOUT(decoder.SEG[1])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_1_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_1_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[1]                                   seg_test                    0              5319   +INF  RISE       1


++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEG1_obuf_0_preio/PADOUT(decoder.SEG[0])
Path End         : SEG1[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5319
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                               seg_test                    0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2452  RISE       1
I__51/I                                           gio2CtrlBuf                 0              2452  RISE       1
I__51/O                                           gio2CtrlBuf                 0              2452  RISE       1
I__52/I                                           GlobalMux                   0              2452  RISE       1
I__52/O                                           GlobalMux                 154              2607  RISE       1
I__57/I                                           ClkMux                      0              2607  RISE       1
I__57/O                                           ClkMux                    309              2915  RISE       1
SEG1_obuf_0_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2915  RISE       1

Data path
pin name                                  model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SEG1_obuf_0_preio/PADOUT(decoder.SEG[0])  PRE_IO_PIN_TYPE_010101    112              3027   +INF  RISE       1
SEG1_obuf_0_iopad/DIN                     IO_PAD                      0              3027   +INF  RISE       1
SEG1_obuf_0_iopad/PACKAGEPIN:out          IO_PAD                   2292              5319   +INF  RISE       1
SEG1[0]                                   seg_test                    0              5319   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

