#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 12 09:50:30 2021
# Process ID: 13547
# Current directory: /home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_dna_reader_0_0_synth_1
# Command line: vivado -log Top_dna_reader_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_dna_reader_0_0.tcl
# Log file: /home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_dna_reader_0_0_synth_1/Top_dna_reader_0_0.vds
# Journal file: /home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_dna_reader_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source Top_dna_reader_0_0.tcl -notrace
Command: synth_design -top Top_dna_reader_0_0 -part xc7a100tfgg484-2L -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Top_dna_reader_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13729
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2312.301 ; gain = 0.000 ; free physical = 3547 ; free virtual = 9253
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_dna_reader_0_0' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_dna_reader_0_0/synth/Top_dna_reader_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'dna_reader' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/imports/hdl/dna_reader.v:23]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/tools/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:11984]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (1#1) [/tools/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:11984]
INFO: [Synth 8-6155] done synthesizing module 'dna_reader' (2#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/imports/hdl/dna_reader.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_dna_reader_0_0' (3#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_dna_reader_0_0/synth/Top_dna_reader_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.301 ; gain = 0.000 ; free physical = 5063 ; free virtual = 10775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.301 ; gain = 0.000 ; free physical = 5701 ; free virtual = 11414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.301 ; gain = 0.000 ; free physical = 5701 ; free virtual = 11414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2312.301 ; gain = 0.000 ; free physical = 5765 ; free virtual = 11477
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.246 ; gain = 0.000 ; free physical = 5788 ; free virtual = 11514
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2360.246 ; gain = 0.000 ; free physical = 5786 ; free virtual = 11511
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5811 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5811 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5811 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5803 ; free virtual = 11535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5789 ; free virtual = 11535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5517 ; free virtual = 11268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5517 ; free virtual = 11267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5514 ; free virtual = 11265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5597 ; free virtual = 11348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5599 ; free virtual = 11350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5609 ; free virtual = 11360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5612 ; free virtual = 11363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5619 ; free virtual = 11370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5623 ; free virtual = 11375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |DNA_PORT |     1|
|3     |LUT1     |     2|
|4     |LUT2     |     1|
|5     |LUT3     |     1|
|6     |LUT4     |     6|
|7     |LUT6     |     6|
|8     |FDRE     |    99|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5626 ; free virtual = 11377
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2360.246 ; gain = 0.000 ; free physical = 5716 ; free virtual = 11468
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.246 ; gain = 47.945 ; free physical = 5716 ; free virtual = 11468
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.246 ; gain = 0.000 ; free physical = 5707 ; free virtual = 11459
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.246 ; gain = 0.000 ; free physical = 5744 ; free virtual = 11496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2360.246 ; gain = 48.023 ; free physical = 5901 ; free virtual = 11648
INFO: [Common 17-1381] The checkpoint '/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_dna_reader_0_0_synth_1/Top_dna_reader_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_dna_reader_0_0_synth_1/Top_dna_reader_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_dna_reader_0_0_utilization_synth.rpt -pb Top_dna_reader_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 12 09:50:58 2021...
