

================================================================
== Vitis HLS Report for 'castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:11:22 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.579 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       32|  0.620 us|  0.640 us|   31|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CONVERT_ARRAY_TO_STREAM_LOOP  |       31|       31|         1|          1|          1|    32|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|     106|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |t_fu_157_p2               |         +|   0|  0|  12|           5|           1|
    |io_acc_block_signal_op17  |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op20  |       and|   0|  0|   2|           1|           1|
    |icmp_ln73_fu_163_p2       |      icmp|   0|  0|   9|           5|           2|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  29|          14|           7|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |casted_output_blk_n        |   9|          2|    1|          2|
    |p_inData_0_0_0_0_01_blk_n  |   9|          2|    1|          2|
    |p_inData_0_0_0_0_0_blk_n   |   9|          2|    1|          2|
    |p_inData_0_1_0_0_02_blk_n  |   9|          2|    1|          2|
    |p_inData_0_1_0_0_0_blk_n   |   9|          2|    1|          2|
    |t1_reg_102                 |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  77|         17|   12|         25|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |t1_reg_102   |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                                             Source Object                                            |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|p_inData_0_0_0_0_0_dout      |   in|   22|     ap_fifo|                                                                                    p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                                    p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_read      |  out|    1|     ap_fifo|                                                                                    p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_01_dout     |   in|   22|     ap_fifo|                                                                                   p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_empty_n  |   in|    1|     ap_fifo|                                                                                   p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_read     |  out|    1|     ap_fifo|                                                                                   p_inData_0_0_0_0_01|       pointer|
|p_inData_0_1_0_0_0_dout      |   in|   22|     ap_fifo|                                                                                    p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                                    p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_read      |  out|    1|     ap_fifo|                                                                                    p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_02_dout     |   in|   22|     ap_fifo|                                                                                   p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_empty_n  |   in|    1|     ap_fifo|                                                                                   p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_read     |  out|    1|     ap_fifo|                                                                                   p_inData_0_1_0_0_02|       pointer|
|casted_output_din            |  out|  128|     ap_fifo|                                                                                         casted_output|       pointer|
|casted_output_full_n         |   in|    1|     ap_fifo|                                                                                         casted_output|       pointer|
|casted_output_write          |  out|    1|     ap_fifo|                                                                                         casted_output|       pointer|
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %casted_output, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%br_ln73 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 8 'br' 'br_ln73' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split, i1 1, void"   --->   Operation 9 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t1 = phi i5 0, void, i5 %t, void %.split, i5 0, void"   --->   Operation 10 'phi' 't1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %casted_output, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 13 'br' 'br_ln73' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 15 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 16 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.64ns)   --->   "%empty_85 = read i44 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_0_0_0_0_0, i22 %p_inData_0_1_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'empty_85' <Predicate = true> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_01_0_0_0 = extractvalue i44 %empty_85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'extractvalue' 'p_01_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_12_0_0_0 = extractvalue i44 %empty_85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'extractvalue' 'p_12_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.64ns)   --->   "%empty_86 = read i44 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_0_0_0_0_01, i22 %p_inData_0_1_0_0_02" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'empty_86' <Predicate = true> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_0_0 = extractvalue i44 %empty_86" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'extractvalue' 'p_0_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_1_0_0_0 = extractvalue i44 %empty_86" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'extractvalue' 'p_1_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i22 %p_12_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i118 @_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22, i22 %p_1_0_0_0, i10 0, i22 %p_0_0_0_0, i32 %zext_ln174, i10 0, i22 %p_01_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln174_7 = zext i118 %tmp_8" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'zext' 'zext_ln174_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %casted_output, i128 %zext_ln174_7" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 26 'write' 'write_ln174' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%t = add i5 %t1, i5 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 27 'add' 't' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.75ns)   --->   "%icmp_ln73 = icmp_eq  i5 %t1, i5 31" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 28 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %rewind_header, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 29 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%return_ln83 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft.hpp:83]   --->   Operation 30 'return' 'return_ln83' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln83 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:83]   --->   Operation 31 'br' 'br_ln83' <Predicate = (icmp_ln73)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ casted_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
br_ln73           (br               ) [ 011]
do_init           (phi              ) [ 001]
t1                (phi              ) [ 001]
br_ln0            (br               ) [ 000]
specmemcore_ln0   (specmemcore      ) [ 000]
br_ln73           (br               ) [ 000]
empty             (speclooptripcount) [ 000]
specpipeline_ln73 (specpipeline     ) [ 000]
specloopname_ln73 (specloopname     ) [ 000]
empty_85          (read             ) [ 000]
p_01_0_0_0        (extractvalue     ) [ 000]
p_12_0_0_0        (extractvalue     ) [ 000]
empty_86          (read             ) [ 000]
p_0_0_0_0         (extractvalue     ) [ 000]
p_1_0_0_0         (extractvalue     ) [ 000]
zext_ln174        (zext             ) [ 000]
tmp_8             (bitconcatenate   ) [ 000]
zext_ln174_7      (zext             ) [ 000]
write_ln174       (write            ) [ 000]
t                 (add              ) [ 011]
icmp_ln73         (icmp             ) [ 001]
br_ln73           (br               ) [ 011]
return_ln83       (return           ) [ 000]
br_ln83           (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inData_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inData_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_inData_0_1_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_inData_0_1_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="casted_output">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="casted_output"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="empty_85_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="44" slack="0"/>
<pin id="66" dir="0" index="1" bw="22" slack="0"/>
<pin id="67" dir="0" index="2" bw="22" slack="0"/>
<pin id="68" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_85/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="empty_86_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="44" slack="0"/>
<pin id="74" dir="0" index="1" bw="22" slack="0"/>
<pin id="75" dir="0" index="2" bw="22" slack="0"/>
<pin id="76" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_86/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln174_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="128" slack="0"/>
<pin id="83" dir="0" index="2" bw="118" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="do_init_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="do_init_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="4" bw="1" slack="0"/>
<pin id="97" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="t1_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="1"/>
<pin id="104" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t1 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="t1_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="4" bw="1" slack="0"/>
<pin id="112" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_01_0_0_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="44" slack="0"/>
<pin id="118" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_01_0_0_0/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_12_0_0_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="44" slack="0"/>
<pin id="122" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_12_0_0_0/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_0_0_0_0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="44" slack="0"/>
<pin id="126" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_0_0_0_0/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_1_0_0_0_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="44" slack="0"/>
<pin id="130" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1_0_0_0/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln174_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="22" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_8_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="118" slack="0"/>
<pin id="138" dir="0" index="1" bw="22" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="0" index="3" bw="22" slack="0"/>
<pin id="141" dir="0" index="4" bw="22" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="22" slack="0"/>
<pin id="144" dir="1" index="7" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln174_7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="118" slack="0"/>
<pin id="154" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_7/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="t_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln73_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="return_ln83_fu_169">
<pin_list>
<pin id="170" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln83/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="t_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="52" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="91" pin=4"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="119"><net_src comp="64" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="64" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="72" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="72" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="120" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="128" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="124" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="132" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="151"><net_src comp="116" pin="1"/><net_sink comp="136" pin=6"/></net>

<net id="155"><net_src comp="136" pin="7"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="161"><net_src comp="106" pin="6"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="106" pin="6"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="157" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="106" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_inData_0_0_0_0_0 | {}
	Port: p_inData_0_0_0_0_01 | {}
	Port: p_inData_0_1_0_0_0 | {}
	Port: p_inData_0_1_0_0_02 | {}
	Port: casted_output | {2 }
 - Input state : 
	Port: castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > > : p_inData_0_0_0_0_0 | {2 }
	Port: castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > > : p_inData_0_0_0_0_01 | {2 }
	Port: castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > > : p_inData_0_1_0_0_0 | {2 }
	Port: castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > > : p_inData_0_1_0_0_02 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		zext_ln174 : 1
		tmp_8 : 2
		zext_ln174_7 : 3
		write_ln174 : 4
		t : 1
		icmp_ln73 : 1
		br_ln73 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         t_fu_157        |    0    |    12   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln73_fu_163    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |   empty_85_read_fu_64   |    0    |    0    |
|          |   empty_86_read_fu_72   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_80 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_01_0_0_0_fu_116    |    0    |    0    |
|extractvalue|    p_12_0_0_0_fu_120    |    0    |    0    |
|          |     p_0_0_0_0_fu_124    |    0    |    0    |
|          |     p_1_0_0_0_fu_128    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln174_fu_132    |    0    |    0    |
|          |   zext_ln174_7_fu_152   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_8_fu_136      |    0    |    0    |
|----------|-------------------------|---------|---------|
|  return  |    return_ln83_fu_169   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    21   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|do_init_reg_87|    1   |
|  t1_reg_102  |    5   |
|   t_reg_171  |    5   |
+--------------+--------+
|     Total    |   11   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   21   |
+-----------+--------+--------+
