strict digraph "" {
	node [label="\N"];
	"1789:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042b90>",
		fillcolor=springgreen,
		label="1789:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1790:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042bd0>",
		fillcolor=firebrick,
		label="1790:NS
irq_rxe <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1789:IF" -> "1790:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1789];
	"1792:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042610>",
		fillcolor=springgreen,
		label="1792:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1789:IF" -> "1792:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1789];
	"1793:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0429d0>",
		fillcolor=firebrick,
		label="1793:NS
irq_rxe <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0429d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1787:AL"	 [def_var="['irq_rxe']",
		label="Leaf_1787:AL"];
	"1793:NS" -> "Leaf_1787:AL"	 [cond="[]",
		lineno=None];
	"1788:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee042b50>",
		fillcolor=turquoise,
		label="1788:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1788:BL" -> "1789:IF"	 [cond="[]",
		lineno=None];
	"1795:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042650>",
		fillcolor=springgreen,
		label="1795:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1796:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042690>",
		fillcolor=firebrick,
		label="1796:NS
irq_rxe <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1795:IF" -> "1796:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[3])",
		lineno=1795];
	"1796:NS" -> "Leaf_1787:AL"	 [cond="[]",
		lineno=None];
	"1790:NS" -> "Leaf_1787:AL"	 [cond="[]",
		lineno=None];
	"1787:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee0fd9d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1787:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'RxE_IRQ']"];
	"1787:AL" -> "1788:BL"	 [cond="[]",
		lineno=None];
	"1792:IF" -> "1793:NS"	 [cond="['RxE_IRQ']",
		label=RxE_IRQ,
		lineno=1792];
	"1792:IF" -> "1795:IF"	 [cond="['RxE_IRQ']",
		label="!(RxE_IRQ)",
		lineno=1792];
}
