{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 16:56:13 2010 " "Info: Processing started: Wed Mar 31 16:56:13 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_d -c latch_d " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off latch_d -c latch_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file latch_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_d-rtl " "Info: Found design unit 1: latch_d-rtl" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_d " "Info: Found entity 1: latch_d" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"begin\", or a declaration statement ff_d.vhd(15) " "Error (10500): VHDL syntax error at ff_d.vhd(15) near text \"end\";  expecting \"begin\", or a declaration statement" {  } { { "ff_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/ff_d.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file ff_d.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file latch_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_sr-rtl " "Info: Found design unit 1: latch_sr-rtl" {  } { { "latch_sr.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_sr.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_sr " "Info: Found entity 1: latch_sr" {  } { { "latch_sr.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_sr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Error: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 31 16:56:15 2010 " "Error: Processing ended: Wed Mar 31 16:56:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
