{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771916890954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771916890955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 00:08:10 2026 " "Processing started: Tue Feb 24 00:08:10 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771916890955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916890955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3710-Group-5-Project -c 3710-Group-5-Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3710-Group-5-Project -c 3710-Group-5-Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916890955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771916891617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771916891617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_top.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_TOP " "Found entity 1: branch_TOP" {  } { { "branch_TOP.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_buffer " "Found entity 1: instr_buffer" {  } { { "instr_buffer.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/instr_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896529 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "load_store_FSM.v " "Can't analyze file -- file load_store_FSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1771916896542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.v 2 2 " "Found 2 design units, including 2 entities, in source file muxs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16to1 " "Found entity 1: mux_16to1" {  } { { "MUXs.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/MUXs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896545 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1 " "Found entity 2: mux_2to1" {  } { { "MUXs.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/MUXs.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "regfile.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/regfile.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896551 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegBank " "Found entity 2: RegBank" {  } { { "regfile.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/regfile.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "util/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file util/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "util/clock_div.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/util/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 2 2 " "Found 2 design units, including 2 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896556 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "bram.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896556 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "branch.txt " "Can't analyze file -- file branch.txt is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1771916896566 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "load_store_TB.v(145) " "Verilog HDL information at load_store_TB.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "LAB4b-tbs/load_store_TB.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/LAB4b-tbs/load_store_TB.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771916896569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4b-tbs/load_store_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4b-tbs/load_store_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_store_TB " "Found entity 1: load_store_TB" {  } { { "LAB4b-tbs/load_store_TB.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/LAB4b-tbs/load_store_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_FSM " "Found entity 1: branch_FSM" {  } { { "branch_FSM.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/alu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771916896575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916896575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "branch_TOP " "Elaborating entity \"branch_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771916896618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:u_div " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:u_div\"" {  } { { "branch_TOP.v" "u_div" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_FSM branch_FSM:fsm " "Elaborating entity \"branch_FSM\" for hierarchy \"branch_FSM:fsm\"" {  } { { "branch_TOP.v" "fsm" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder branch_FSM:fsm\|decoder:u_decoder " "Elaborating entity \"decoder\" for hierarchy \"branch_FSM:fsm\|decoder:u_decoder\"" {  } { { "branch_FSM.v" "u_decoder" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_FSM.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:dp " "Elaborating entity \"data_path\" for hierarchy \"data_path:dp\"" {  } { { "branch_TOP.v" "dp" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank data_path:dp\|RegBank:RegBank " "Elaborating entity \"RegBank\" for hierarchy \"data_path:dp\|RegBank:RegBank\"" {  } { { "data_path.v" "RegBank" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register data_path:dp\|RegBank:RegBank\|Register:Inst0 " "Elaborating entity \"Register\" for hierarchy \"data_path:dp\|RegBank:RegBank\|Register:Inst0\"" {  } { { "regfile.v" "Inst0" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/regfile.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16to1 data_path:dp\|mux_16to1:Rdest_mux " "Elaborating entity \"mux_16to1\" for hierarchy \"data_path:dp\|mux_16to1:Rdest_mux\"" {  } { { "data_path.v" "Rdest_mux" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 data_path:dp\|mux_2to1:Rsrc_Imm_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"data_path:dp\|mux_2to1:Rsrc_Imm_mux\"" {  } { { "data_path.v" "Rsrc_Imm_mux" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"data_path:dp\|alu:alu\"" {  } { { "data_path.v" "alu" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896632 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prod32 alu.v(70) " "Verilog HDL Always Construct warning at alu.v(70): inferring latch(es) for variable \"prod32\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/alu.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1771916896634 "|branch_TOP|data_path:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp17 alu.v(70) " "Verilog HDL Always Construct warning at alu.v(70): inferring latch(es) for variable \"tmp17\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/alu.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1771916896634 "|branch_TOP|data_path:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out alu.v(70) " "Verilog HDL Always Construct warning at alu.v(70): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/alu.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1771916896634 "|branch_TOP|data_path:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram data_path:dp\|ram:u_ram " "Elaborating entity \"ram\" for hierarchy \"data_path:dp\|ram:u_ram\"" {  } { { "data_path.v" "u_ram" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram data_path:dp\|ram:u_ram\|bram:bram0 " "Elaborating entity \"bram\" for hierarchy \"data_path:dp\|ram:u_ram\|bram:bram0\"" {  } { { "bram.v" "bram0" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896635 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 511 bram.v(30) " "Verilog HDL warning at bram.v(30): number of words (31) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "bram.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1771916896675 "|branch_TOP|data_path:dp|ram:u_ram|bram:bram0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram data_path:dp\|ram:u_ram\|bram:bram1 " "Elaborating entity \"bram\" for hierarchy \"data_path:dp\|ram:u_ram\|bram:bram1\"" {  } { { "bram.v" "bram1" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc data_path:dp\|pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"data_path:dp\|pc:pc1\"" {  } { { "data_path.v" "pc1" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_buffer data_path:dp\|instr_buffer:instr_buffer " "Elaborating entity \"instr_buffer\" for hierarchy \"data_path:dp\|instr_buffer:instr_buffer\"" {  } { { "data_path.v" "instr_buffer" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:h0\"" {  } { { "branch_TOP.v" "h0" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916896691 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_path:dp\|ram:u_ram\|bram:bram1\|ram " "RAM logic \"data_path:dp\|ram:u_ram\|bram:bram1\|ram\" is uninferred due to asynchronous read logic" {  } { { "bram.v" "ram" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771916897035 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_path:dp\|ram:u_ram\|bram:bram0\|ram " "RAM logic \"data_path:dp\|ram:u_ram\|bram:bram0\|ram\" is uninferred due to asynchronous read logic" {  } { { "bram.v" "ram" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771916897035 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1771916897035 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1771916903293 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "branch_TOP.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771916908840 "|branch_TOP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "branch_TOP.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771916908840 "|branch_TOP|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1771916908840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771916909408 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771916914579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/output_files/3710-Group-5-Project.map.smsg " "Generated suppressed messages file C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/output_files/3710-Group-5-Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916915051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771916915539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771916915539 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "branch_TOP.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771916916482 "|branch_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "branch_TOP.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771916916482 "|branch_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "branch_TOP.v" "" { Text "C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771916916482 "|branch_TOP|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1771916916482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23995 " "Implemented 23995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771916916518 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771916916518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23937 " "Implemented 23937 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771916916518 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1771916916518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771916916518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5109 " "Peak virtual memory: 5109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771916916566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 00:08:36 2026 " "Processing ended: Tue Feb 24 00:08:36 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771916916566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771916916566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771916916566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771916916566 ""}
