#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Dec 16 17:21:10 2022
# Process ID: 14192
# Current directory: D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.runs/synth_1
# Command line: vivado.exe -log Handshaking_TB.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Handshaking_TB.tcl
# Log file: D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.runs/synth_1/Handshaking_TB.vds
# Journal file: D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.runs/synth_1\vivado.jou
# Running On: DESKTOP-1RVA572, OS: Windows, CPU Frequency: 3312 MHz, CPU Physical cores: 4, Host memory: 17124 MB
#-----------------------------------------------------------
source Handshaking_TB.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.801 ; gain = 9.539
Command: synth_design -top Handshaking_TB -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9468
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/Nodo_B.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Handshaking_TB' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/Handshaking_TB.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Nodo_A' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/Nodo_A.vhd:44]
INFO: [Synth 8-638] synthesizing module 'uc_A' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/uc_A.vhd:47]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/uc_A.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'uc_A' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/uc_A.vhd:47]
INFO: [Synth 8-638] synthesizing module 'counter_mod8' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/counter_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'counter_mod8' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/counter_8.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ROM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ROM' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ROM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Nodo_A' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/Nodo_A.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Nodo_B' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/Nodo_B.vhd:43]
INFO: [Synth 8-638] synthesizing module 'uc_B' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/uc_B.vhd:36]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/uc_B.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'uc_B' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/uc_B.vhd:36]
INFO: [Synth 8-638] synthesizing module 'memoria' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/memoria.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'memoria' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/memoria.vhd:46]
INFO: [Synth 8-638] synthesizing module 'adder_sub' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/adder_sub.vhd:11]
INFO: [Synth 8-3491] module 'ripple_carry' declared at 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:4' bound to instance 'RA' of component 'ripple_carry' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/adder_sub.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ripple_carry' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:11]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA0' of component 'full_adder' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:12]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA7' of component 'full_adder' [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/ripple_carry.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'adder_sub' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/adder_sub.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Nodo_B' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/Nodo_B.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Handshaking_TB' (0#1) [D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.srcs/sources_1/new/Handshaking_TB.vhd:42]
WARNING: [Synth 8-7129] Port reset in module memoria is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'uc_A'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'uc_B'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   invio |                               01 |                               01
                ricevuto |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'uc_A'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                               00 |                               01
                send_ack |                               01 |                               10
                    idle |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'uc_B'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---RAMs : 
	               72 Bit	(8 X 9 bit)          RAMs := 1     
+---Muxes : 
	   9 Input    8 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element nodoB/memoria_RAM/ram_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (nodoA/controllo/FSM_sequential_curr_state_reg[1]) is unused and will be removed from module Handshaking_TB.
WARNING: [Synth 8-3332] Sequential element (nodoA/controllo/FSM_sequential_curr_state_reg[0]) is unused and will be removed from module Handshaking_TB.
WARNING: [Synth 8-3332] Sequential element (nodoB/controllo/FSM_sequential_curr_state_reg[1]) is unused and will be removed from module Handshaking_TB.
WARNING: [Synth 8-3332] Sequential element (nodoB/controllo/FSM_sequential_curr_state_reg[0]) is unused and will be removed from module Handshaking_TB.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1275.801 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1275.801 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1275.801 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e3e6e22f
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1275.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Progetti_Xilinx/7_Handshaking/7_Handshaking.runs/synth_1/Handshaking_TB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Handshaking_TB_utilization_synth.rpt -pb Handshaking_TB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 16 17:21:47 2022...
