// Qwen3.5-27B dense model (FP8 text-only, standard pre-norm residual).
//
// Text-only FP8 first boot: 48 GDN layers (swish gate) + 16 Full GQA layers,
// dense SwiGLU MLPs, no MoE / hyperconnections / PLE / vision. The
// attention and GDN layers are the shared qwen4_exp components; the K/V pool
// is a slim QwenKvPool clone without the indexer structures; GDN recurrent
// and conv state is model-owned per request slot.
//
// MTP: one Full draft layer (mtp.layers.0) + fused fc [H, 2H] over
// cat(pre_fc_norm_embedding(embed), pre_fc_norm_hidden(hidden)) + mtp.norm,
// sharing the lm head. Draft width is H (no hyperconnections); the session
// core's window holds the post-norm final hidden rows (h_).
#pragma once

#include <cstddef>
#include <cstdint>
#include <memory>
#include <string>
#include <vector>

#include <cuda_runtime.h>

#include "core/graph.hpp"
#include "engine/paged_blocks.hpp"
#include "engine/session_model.hpp"
#include "kernels/bf12_companions.hpp"
#include "kernels/gemm.hpp"
#include "kernels/glm_spec.hpp"
#include "loaders/resident_stream.hpp"
#include "models/quant_matrix.hpp"
#include "models/qwen/config.hpp"
#include "models/qwen/config35.hpp"
#include "models/qwen/dflash2.hpp"
#include "models/qwen/layers.hpp"
#include "models/qwen/loader.hpp"
#include "models/qwen/loader35.hpp"
#include "engine/memory_plan.hpp"

namespace dgpp {

struct Qwen35KvPoolShape {
  int layers = 0;  // Full layers served
  int kv_heads = 0;
  int dim = 0;  // head_dim
  int block_tokens = 0;
  int max_requests = 0;
  int64_t token_slots = 0;  // pool capacity in tokens, a multiple of block_tokens
  // The DFlash2 drafter's planes (0 without a drafter): extra layers in
  // the SAME block table with their own kv geometry — the draft reads its
  // context through the request's own block spans, so prefix sharing and
  // the positional overwrite-rollback apply to them verbatim.
  int draft_layers = 0;
  int draft_kv_heads = 0;
  int draft_dim = 0;
};

// The Full layers' paged K/V caches: per-layer K and V bf16 rows for the
// rank's kv heads plus one block table int32 [max_requests,
// blocks_per_request] shared by every layer. Same protocol as QwenKvPool
// (engine/paged_blocks.hpp owns the table mechanics); no index cache, no
// ring — dense attention reads only the K/V planes.
class Qwen35KvPool {
 public:
  Qwen35KvPool() = default;
  ~Qwen35KvPool();
  Qwen35KvPool(const Qwen35KvPool&) = delete;
  Qwen35KvPool& operator=(const Qwen35KvPool&) = delete;

  void init(const Qwen35KvPoolShape& shape);
  bool initialized() const { return initialized_; }
  // The device bytes init allocates for a shape (the memory plan).
  static size_t cache_bytes(const Qwen35KvPoolShape& shape);

  const Qwen35KvPoolShape& shape() const { return shape_; }
  int64_t total_blocks() const { return table_.total_blocks(); }
  int64_t token_slots() const { return shape_.token_slots; }
  int64_t blocks_in_use() const { return table_.blocks_in_use(); }
  int64_t free_blocks() const { return table_.free_blocks(); }
  int64_t block_count_for_tokens(int64_t tokens) const { return table_.block_count_for_tokens(tokens); }
  const PagedBlockTable& blocks() const { return table_; }

  // The kernels' view of one layer's caches (the shared table inside).
  // layer < shape().layers: a Full layer; above: a DFlash2 draft plane.
  QwenFullAttnCache view(int layer) const;
  int total_planes() const { return shape_.layers + shape_.draft_layers; }

  // ---- block management (the shared table's protocol) --------------------
  bool ensure_request_blocks(int req, int64_t tokens, cudaStream_t stream) {
    return table_.ensure_request_blocks(req, tokens, stream);
  }
  void release_request_blocks(int req, cudaStream_t stream) {
    table_.release_request_blocks(req, stream);
  }
  int64_t request_blocks(int req) const { return table_.request_blocks(req); }
  const int32_t* request_table_row(int req) const { return table_.request_table_row(req); }
  // Per-request open: release its blocks (K/V rows are always written
  // before they are read, so no zeroing is needed).
  void reset_request(int req, cudaStream_t stream);
  // Cold start: zero every cache plane and table row; all blocks free.
  void reset_all(cudaStream_t stream);

  // ---- sharing (the prefix cache) --------------------------------------
  bool share_blocks_into(int req, const int32_t* blocks, int64_t n, cudaStream_t stream) {
    return table_.share_blocks_into(req, blocks, n, stream);
  }
  void pin_blocks(const int32_t* blocks, int64_t n) { table_.pin_blocks(blocks, n); }
  void unpin_blocks(const int32_t* blocks, int64_t n) { table_.unpin_blocks(blocks, n); }
  int32_t acquire_pinned_block() { return table_.acquire_pinned_block(); }
  // Every layer's rows of physical block `src` into `dst`, stream-ordered.
  void copy_block_contents(int32_t src, int32_t dst, cudaStream_t stream);
  int32_t block_refcount(int32_t block) const { return table_.block_refcount(block); }

 private:
  Qwen35KvPoolShape shape_;
  bool initialized_ = false;
  PagedBlockTable table_;
  uint16_t* k_base_ = nullptr;  // [layers][token_slots][kv_heads * dim]
  uint16_t* v_base_ = nullptr;
  uint16_t* dk_base_ = nullptr;  // [draft_layers][token_slots][dkv * ddim]
  uint16_t* dv_base_ = nullptr;
  size_t kv_row_elems() const { return static_cast<size_t>(shape_.kv_heads) * shape_.dim; }
  size_t layer_kv_elems() const { return static_cast<size_t>(shape_.token_slots) * kv_row_elems(); }
  size_t draft_row_elems() const {
    return static_cast<size_t>(shape_.draft_kv_heads) * shape_.draft_dim;
  }
  size_t draft_layer_kv_elems() const {
    return static_cast<size_t>(shape_.token_slots) * draft_row_elems();
  }
  void check_req(int req, const char* what) const;
};

// Fused SwiGLU (model35_kernels.cu): out[i] = silu(gate[i]) * up[i], bf16.
void qwen35_swiglu_bf16(const uint16_t* gate, const uint16_t* up, uint16_t* out, int64_t n,
                        cudaStream_t stream);

// The MTP fusion concat: out[t, :] = [e[t, :], h[t, :]] (model35_kernels.cu).
void qwen35_mtp_concat_bf16(const uint16_t* e, const uint16_t* h, uint16_t* out, int64_t rows,
                            int64_t hidden, cudaStream_t stream);

class Qwen35Model : public SessionModel<Qwen35Model> {
 public:
  using Base = SessionModel<Qwen35Model>;
  // `dflash2_dir` (a directory holding the drafter's config.json + shards)
  // replaces the MTP draft with the DFlash2 block drafter: mutually
  // exclusive with `mtp`. The target verify captures (the static
  // padded-8-row-block graph, session_verify_batch_graph); only the
  // block draft itself stays eager (its top-K selection roundtrips to
  // the host), running between replays.
  Qwen35Model(const Qwen35TextConfig& cfg, const std::string& checkpoint_dir, int max_tokens,
              int64_t max_cache_tokens, LoaderResidency residency, BoundaryReducer* boundary, int rank,
              int world, int max_requests, int decode_rows, bool mtp = false,
              const std::string& dflash2_dir = "");
  ~Qwen35Model();

  static constexpr int decode_rows_cap() { return 32; }
  // The two opt-in FP8 levers beyond the checkpoint, set from the cluster
  // config before plan_memory and the constructor read them:
  // engine.prefill_fp8_per_tensor (the per-tensor prefill recipe) and
  // engine.dense_weights = fp8 (the BF16 lm head requantized to block FP8).
  // Both change greedy transcripts; the defaults are the exact paths.
  static void set_prefill_fp8_per_tensor(bool on) { prefill_fp8_per_tensor_ = on; }
  static bool prefill_fp8_per_tensor() { return prefill_fp8_per_tensor_; }
  static void set_dense_weights_fp8(bool on) { dense_weights_fp8_ = on; }
  static bool dense_weights_fp8() { return dense_weights_fp8_; }
  // The DFlash2 drafter's serving options (engine.dflash_verify_graph,
  // engine.dflash_draft_batch, engine.dflash_depth), set from the cluster
  // config before the engine is built; the eager engine reads them.
  static void set_dflash_options(bool verify_graph, bool draft_batch, int depth) {
    dflash_verify_graph_ = verify_graph;
    dflash_draft_batch_ = draft_batch;
    dflash_depth_ = depth;
  }
  static bool dflash_verify_graph() { return dflash_verify_graph_; }
  static bool dflash_draft_batch() { return dflash_draft_batch_; }
  static int dflash_depth() { return dflash_depth_; }
  // Group prefills (one walk, a span per request): spans share the
  // max_tokens activation rows; the scheduler only groups snapshot-free
  // members (admissible_group), so no snapshot plumbing is needed.
  int64_t prefill_group_span_limit() const { return max_tokens(); }
  static constexpr int prefill_chunk_tokens() { return 4096; }
  static constexpr int kv_block_tokens_static() { return 64; }
  // Prefix-snapshot arena size: all GDN recurrent + conv state of one slot.
  static size_t session_snapshot_bytes(const Qwen35TextConfig& cfg, int world, bool mtp);
  size_t session_snapshot_bytes() const { return session_snapshot_bytes(cfg_, 1, mtp_); }
  static MemoryPlan plan_memory(const Qwen35TextConfig& cfg, int max_tokens, int64_t max_cache_tokens,
                                int rank, int world, LoaderResidency residency, int max_requests,
                                bool mtp = false, int decode_rows = 0,
                                const std::string& dflash2_dir = "");

  const Qwen35TextConfig& config() const { return cfg_; }

  // ---- the session core's hooks (engine/session_model.hpp) --------------------
  typename Base::Outputs run_rows(const typename Base::RowRun& run);
  void reset_slot_state(int req);
  GlmSpecSegments spec_segments(int req, int snapshot_row0 = 0) const;
  size_t snapshot_state_bytes() const;
  // Paged K/V: the draft block reads its own pool plane, so there is no
  // draft ring to snapshot; the core's window row rides the core plan.
  size_t draft_state_bytes() const { return 0; }
  void write_state_snapshot(int req, uint8_t* dst, int spec_row);
  void read_state_snapshot(int req, const uint8_t* src);
  void write_draft_snapshot(int, uint8_t*, bool, int64_t) {}
  void read_draft_snapshot(int, const uint8_t*) {}
  void snapshot_draft_state(int) {}
  void restore_draft_state(int) {}
  // The MTP draft chain (depth >= 2): the chain rows append draft-plane
  // K/V at uncommitted positions only, and every draft position is written
  // before it is ever read as committed (rejected guesses are overwritten
  // in place by the next draft), so there is no recurrent draft state to
  // snapshot — unlike QwenModel's ring, the paged draft plane needs no
  // chain copy. The hooks stay as documented no-ops.
  static constexpr bool kDraftChain = true;
  static constexpr bool kBatchedDraftChain = true;
  const uint16_t* draft_hidden_rows() const { return mtp_h_; }
  void snapshot_chain_state(int) {}
  void restore_chain_state(int) {}
  bool has_pool() const { return true; }
  Qwen35KvPool& pool() { return pool_; }
  const Qwen35KvPool& pool() const { return pool_; }
  void graph_prepare();
  void mtp_run_rows(int req, const int64_t* tokens, int64_t first_pos, int T, bool decode_row,
                    bool capture, int head_rows, int batch_requests);
  Outputs mtp_forward(const std::vector<int64_t>& token_ids);
  // The cold diagnostic forward (the fixture gates): slot 0, fresh state,
  // every row's logits and final hidden; capture_layers leaves every
  // layer's residual output [T, H] in layer_states.
  Outputs forward(const std::vector<int64_t>& token_ids, bool capture_layers = false);

  // ---- the DFlash2 drafter --------------------------------------------------
  // With a drafter loaded, every run_rows pass also feeds the draft planes:
  // the tap layers' residual streams accumulate through the split fc, get
  // the hidden_norm, and land as each draft layer's paged K/V at the run's
  // positions (rejected verify rows land too and are masked by position —
  // the plane needs no rollback, the same overwrite protocol as the MTP
  // plane). dflash2_draft then runs the block: [bonus, mask x drafts]
  // through the five bidirectional layers over the plane context; each
  // mask rows' top-K go through the reference chained selector walk, which
  // proposes the `drafts()` following tokens.
  bool dflash2_enabled() const { return dflash2_; }
  int dflash2_drafts() const { return dflash2_ ? dfcfg_.drafts() : 0; }
  // False without a draft (pool exhausted / context bound): the caller
  // runs the step without speculation.
  bool dflash2_draft(int req, int64_t bonus, std::vector<int32_t>* drafts);
  // The batched redraft: one stacked block forward for every slot (row-wise
  // GEMMs/norms/convs over S*query_rows rows; the KV appends, sliding-window
  // attention, head, top-K and selector walk stay per-slot at row offsets).
  // drafts[i] is slot i's proposals, empty when that slot has no draft
  // (the same per-slot failure rule as the scalar call). Empty input is
  // an error; a single slot takes the scalar path in the caller.
  void dflash2_draft_batch(const std::vector<int>& reqs,
                           const std::vector<int64_t>& bonuses,
                           std::vector<std::vector<int32_t>>* drafts);
  // The stacked draft batch width (slots per block forward): the verify
  // batch's slot count at the row ceiling.
  int dflash2_batch_slots() const { return df_batch_; }
  // The captured verify (batched graph capture with a drafter loaded):
  // one static replay per row size — 8 rows for a lone slot, 16 for two,
  // 32 (4 x 8) otherwise. Every slot is padded to a full 8-row block;
  // kernels are row-independent for compute and skip position -1 for every
  // state write (kv appends, GDN recurrence, snapshots), so real rows read
  // back bitwise the eager batch's. Drafts, judge, rollback and redrafts
  // stay eager between replays. Falls back to the eager batch when the row
  // ceiling is below the needed size or a capture breaks (then the engine
  // retries eager every step).
  bool dflash_graph_verify_available() const {
    return dflash2_ && max_decode_rows() >= query_block_rows();
  }
  std::vector<Outputs> session_verify_batch_graph(
      const std::vector<int>& reqs, const std::vector<std::vector<int64_t>>& feds,
      std::vector<int>* offsets = nullptr);
  static constexpr int query_block_rows() { return 8; }

 private:
  // The shared static padded staging of the two padded verify variants
  // (validate, grow blocks, stage the 8-row blocks, upload, RowRun).
  RowRun df_stage_padded(const std::vector<int>& reqs,
                         const std::vector<std::vector<int64_t>>& feds,
                         int* slots_out, std::vector<int>* offs_out);
  void build_layer_objects(const Qwen35LayerResident& r);
  // The dense GEMM band for this model's own CublasLtGemm: the shared Qwen
  // rule, plus the streaming mma form for 17..128-row decode batches (the
  // drafter's stacked block forwards and the taps of a wide verify read
  // their bf16 weights once instead of once per 4-row GEMV chunk). Other
  // families' instances keep the shared rule.
  void configure_gemm_rows(int rows, bool decode);
  void dense_mlp(const uint16_t* x, uint16_t* out, int tokens, const Qwen35DenseMlpResident& m,
                 cudaStream_t stream, int layer, bool resume = false);
  // The lm head over `rows` activation rows into F32 logits: the blockwise
  // FP8 head under engine.dense_weights = fp8 (Resident), else the BF16 matmul.
  void head_gemv(const uint16_t* act, float* out, int rows, cudaStream_t stream);
  // Per-tensor FP8 boot requant of one layer's MLP into PT slot `layer`
  // (num_hidden_layers addresses the MTP draft layer).
  void requant_mlp_pt(int slot, const Qwen35DenseMlpResident& m, cudaStream_t stream);
  // Per-tensor FP8 boot requant of one layer's attention projections: GDN
  // slots are GDN ordinals, Full slots full ordinals (num_full_ addresses
  // the MTP draft layer).
  void requant_gdn_pt(int slot, const QwenGdnResident& w, cudaStream_t stream);
  void requant_full_pt(int slot, const QwenFullAttnResident& w, cudaStream_t stream);
  // The bound layer's per-tensor attention view (disabled when PT is off).
  QwenPtAttnView pt_gdn_view(int layer) const;
  QwenPtAttnView pt_full_view(int layer) const;
  // One run's fused features into the draft planes (rows [0, T) at the
  // staged req/position metadata), chunked over the feature scratch.
  void dflash2_store_features(int T, const int32_t* d_req, const int64_t* d_pos);
  // The 64-element fp32 1/theta^(2i/128) table for the draft's rope.
  float* df_inv_freq_ = nullptr;
  float* gdn_rec(int slot, int ord) const {
    return gdn_rec_base_ + (static_cast<size_t>(slot) * num_gdn_ + ord) * rec_elems_;
  }
  uint16_t* gdn_conv(int slot, int ord) const {
    return gdn_conv_base_ + (static_cast<size_t>(slot) * num_gdn_ + ord) * conv_elems_;
  }

  Qwen35TextConfig cfg_;
  Qwen35LayerStream loader_;
  CublasLtGemm gemm_;
  // The bf16 decode weights' 12-bit companions (engine.bf16_weights, #88):
  // the DFlash2 drafter's layers and fc taps, the MTP fc, the bf16 lm head.
  // This family keeps the bf16 bytes beside them under either packed mode
  // (the drafter's arena is one allocation; the stacked redrafts past 16
  // rows read the bf16 form through the streaming mma).
  Bf12Companions bf12_;
  double bf12_s_ = 0;
  void pack_companions();
  QwenGemmWorkspace gw_;
  Qwen35GlobalsResident globals_;
  QwenTextConfig qcfg_;  // adapter: the fields the qwen4_exp layer ctors read
  std::unique_ptr<QwenFullAttnLayer> full_;
  std::unique_ptr<QwenGdnLayer> gdn_;
  Qwen35KvPool pool_;
  void* gemm_ws_ = nullptr;
  size_t gemm_ws_bytes_ = 0;
  size_t dense_bridge_bytes_ = 0;
  inline static bool prefill_fp8_per_tensor_ = false;
  inline static bool dflash_verify_graph_ = true;
  inline static bool dflash_draft_batch_ = true;
  inline static int dflash_depth_ = 0;
  inline static bool dense_weights_fp8_ = false;
  // Per-tensor FP8 prefill recipe (engine.prefill_fp8_per_tensor, Resident only):
  // gate/up/down requantized once at boot to E4M3 with one F32 scale each;
  // prefill calls quantize the activation once and run cuBLASLt FP8.
  uint8_t* pt_gate_ = nullptr;  // [slots][I, H] E4M3
  uint8_t* pt_up_ = nullptr;    // [slots][I, H] E4M3
  uint8_t* pt_down_ = nullptr;  // [slots][H, I] E4M3
  float* pt_scales_ = nullptr;  // [slots][gate, up, down] F32 (device)
  uint8_t* pt_act_ = nullptr;   // [M, I] E4M3 activation scratch
  float* pt_act_scales_ = nullptr;  // [H-use, I-use] F32 (device)
  int pt_slots_ = 0;
  bool pt_enabled_ = false;
  // The attention half of the recipe (always with the MLP half; the views
  // stay disabled under the exact path).
  bool pt_attn_enabled_ = false;
  // Per-tensor attention projections (the same recipe):
  // GDN in_proj_qkv [C, H] + in_proj_z [LV, H] + out_proj [H, LV] per GDN
  // ordinal; Full q [QW, H] + k/v [KW, H] + o [H, FH] per full ordinal
  // (the MTP draft layer takes the last full slot).
  uint8_t* pt_gdn_qkv_ = nullptr;
  uint8_t* pt_gdn_z_ = nullptr;
  uint8_t* pt_gdn_o_ = nullptr;
  float* pt_gdn_scales_ = nullptr;  // [gdn_slots][qkv, z, out] F32 (device)
  uint8_t* pt_full_q_ = nullptr;
  uint8_t* pt_full_k_ = nullptr;
  uint8_t* pt_full_v_ = nullptr;
  uint8_t* pt_full_o_ = nullptr;
  float* pt_full_scales_ = nullptr;  // [full_slots][q, k, v, o] F32 (device)
  int pt_gdn_slots_ = 0, pt_full_slots_ = 0;
  int64_t pt_gdn_C_ = 0, pt_gdn_LV_ = 0;        // GDN projection widths
  int64_t pt_full_QW_ = 0, pt_full_KW_ = 0, pt_full_FH_ = 0;  // Full widths
  // Blockwise-FP8 lm head (engine.dense_weights = fp8, Resident only): boot-quantized
  // E4M3 + 128x128 scales; decode rows read half the bytes.
  uint8_t* head_fp8_ = nullptr;  // [V, H] E4M3
  float* head_scales_ = nullptr;  // [ceil(V/128), H/128] F32 (device)
  bool head_fp8_enabled_ = false;
  std::vector<int> pt_gdn_ord_;   // per main-layer index, else -1
  std::vector<int> pt_full_ord_;  // per main-layer index, else -1
  // Activation scratch at max_tokens rows.
  uint16_t *resid_ = nullptr, *x_ = nullptr, *attn_out_ = nullptr, *mlp_out_ = nullptr;
  uint16_t *gate_tmp_ = nullptr, *up_tmp_ = nullptr;  // dense MLP [M, I]
  // MTP draft scratch at max_tokens rows (null when MTP is off): embed rows
  // and their norm, the gathered/gated main hidden and its norm, the
  // [M, 2H] concat, the draft residual, its norm (the chain rows), and the
  // gathered window rows decode drafts read.
  uint16_t *mtp_e_ = nullptr, *mtp_en_ = nullptr, *mtp_hn_ = nullptr, *mtp_hin_ = nullptr;
  uint16_t *mtp_cat_ = nullptr, *mtp_r_ = nullptr, *mtp_h_ = nullptr;
  bool mtp_ = false;
  // The DFlash2 drafter (null unless a drafter directory was given): the
  // fp32 feature accumulator and its per-tap GEMM output at max_tokens
  // rows, the chunked hidden_norm / per-layer K/V scratch, the block
  // forward's query_rows-row activations, the candidate/selector buffers,
  // and pinned staging for the eager draft (no captures).
  bool dflash2_ = false;
  DFlash2Config dfcfg_;
  DFlash2Weights dfw_;
  std::vector<int> df_tap_;  // per main-layer index: the fc slice, else -1
  float* df_acc_ = nullptr;   // [max_tokens, H] F32 (the sum_t tap @ fc_t^T)
  float* df_t32_ = nullptr;   // [max_tokens, H] F32 (one tap GEMM's out)
  uint16_t* df_norm_ = nullptr;   // [df_rows_cap, H] BF16 (hidden_norm)
  uint16_t* df_kv_ = nullptr;     // [df_rows_cap, 2*KW] BF16 (one layer's k|v)
  uint16_t *df_resid_ = nullptr, *df_x_ = nullptr, *df_xc_ = nullptr, *df_qkv_ = nullptr;
  uint16_t *df_q_ = nullptr, *df_attn_ = nullptr, *df_o_ = nullptr, *df_mlp_ = nullptr;
  uint16_t *df_gate_ = nullptr, *df_up_ = nullptr;  // [query_rows, draft I]
  int32_t* df_zero_ = nullptr;  // [query_rows] zeros (the single-request append view)
  uint16_t* df_delta_ = nullptr;  // [query_rows, 2*taps*groups] the conv deltas
  uint16_t* df_h_ = nullptr;      // [query_rows, H] the draft's final norm rows
  float* df_logits_ = nullptr;    // [drafts, V] F32 (the mask rows' head rows)
  float* df_hidden32_ = nullptr;  // [drafts, rank] F32 (hidden_projection)
  int32_t* df_ids_ = nullptr;     // [drafts, top_k]
  float* df_sc_ = nullptr;        // [drafts, top_k]
  int32_t* df_tok_ = nullptr;     // [drafts] device
  int32_t* df_tok_h_ = nullptr;   // pinned
  int64_t* df_pos_ = nullptr;     // [query_rows] device
  int64_t* df_tokens_ = nullptr;  // [query_rows] device
  int64_t* df_io64_h_ = nullptr;  // pinned: query_rows positions then tokens
  int df_batch_ = 1;  // the stacked draft batch width (slots per forward)
  // The captured verify's replay state (one static 32-row graph): the
  // pool tables pointer the capture baked in (a mismatch means the pool
  // grew — drop and recapture), and the breakage latch (a failed capture
  // retries eager every step instead of throwing the server over).
  GraphCache df_verify_graph_;
  const int32_t* df_verify_tables_ = nullptr;
  bool df_verify_broken_ = false;
  static constexpr int df_rows_cap() { return 2048; }
  // Model-owned GDN state: [max_requests][num_gdn][elems], plus the
  // verify's per-row snapshots ([max_decode_rows][num_gdn][elems]) the
  // speculative rollback reads (engine/session_model.hpp's commit).
  float* gdn_rec_base_ = nullptr;
  uint16_t* gdn_conv_base_ = nullptr;
  float* spec_rec_ = nullptr;
  uint16_t* spec_conv_ = nullptr;
  int num_gdn_ = 0, num_full_ = 0;
  int64_t rec_elems_ = 0, conv_elems_ = 0;
};

}  // namespace dgpp
