#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0080C9B0 .scope module, "circuito" "circuito" 2 41;
 .timescale 0 0;
v008905A0_0 .var "clear", 0 0;
v008905F8_0 .net "clk", 0 0, v00890548_0; 1 drivers
v00890650_0 .var "endereco", 0 0;
v008906A8_0 .var "entrada", 3 0;
RS_0085C324 .resolv tri, L_00891C40, L_00891CF0, L_00891DA0, L_00891E50;
v00890700_0 .net8 "saida", 3 0, RS_0085C324; 4 drivers
v00890758_0 .var "write", 0 0;
S_008457F0 .scope module, "CLK" "clock" 2 51, 3 1, S_0080C9B0;
 .timescale 0 0;
v00890548_0 .var "clk", 0 0;
S_0080C708 .scope module, "MEMORIA" "RAM1x4" 2 53, 2 11, S_0080C9B0;
 .timescale 0 0;
L_00852988 .functor AND 1, v00890650_0, v00890548_0, v00890758_0, C4<1>;
L_00852BB8 .functor NOT 1, L_00890E90, C4<0>, C4<0>, C4<0>;
L_00891458 .functor NOT 1, L_00890EE8, C4<0>, C4<0>, C4<0>;
L_00891500 .functor NOT 1, L_00890F40, C4<0>, C4<0>, C4<0>;
L_00891420 .functor NOT 1, L_00890F98, C4<0>, C4<0>, C4<0>;
L_00891618 .functor AND 1, v00890650_0, L_00891C98, C4<1>, C4<1>;
L_008916F8 .functor AND 1, v00890650_0, L_00891D48, C4<1>, C4<1>;
L_00891650 .functor AND 1, v00890650_0, L_00891DF8, C4<1>, C4<1>;
L_008917D8 .functor AND 1, v00890650_0, L_00891EA8, C4<1>, C4<1>;
v00849C28_0 .net "No1", 0 0, L_00852BB8; 1 drivers
v00849C80_0 .net "No2", 0 0, L_00891458; 1 drivers
v00849CD8_0 .net "No3", 0 0, L_00891500; 1 drivers
v00849D30_0 .net "No4", 0 0, L_00891420; 1 drivers
v00849D88_0 .net *"_s1", 0 0, L_00890E90; 1 drivers
v00849DE0_0 .net *"_s3", 0 0, L_00890EE8; 1 drivers
v00849E38_0 .net *"_s32", 0 0, L_00891618; 1 drivers
v00849E90_0 .net *"_s35", 0 0, L_00891C98; 1 drivers
v00849EE8_0 .net *"_s36", 0 0, L_008916F8; 1 drivers
v00849F40_0 .net *"_s39", 0 0, L_00891D48; 1 drivers
v00849F98_0 .net *"_s40", 0 0, L_00891650; 1 drivers
v00849FF0_0 .net *"_s43", 0 0, L_00891DF8; 1 drivers
v0084A048_0 .net *"_s44", 0 0, L_008917D8; 1 drivers
v0084A0A0_0 .net *"_s47", 0 0, L_00891EA8; 1 drivers
v0084A0F8_0 .net *"_s5", 0 0, L_00890F40; 1 drivers
v0084A150_0 .net *"_s7", 0 0, L_00890F98; 1 drivers
v0084A1A8_0 .net "addr", 0 0, v00890650_0; 1 drivers
v0084A200_0 .net "clear", 0 0, v008905A0_0; 1 drivers
v0084A258_0 .alias "clk", 0 0, v008905F8_0;
v0084A2B0_0 .net "d", 3 0, v008906A8_0; 1 drivers
RS_0085C2DC .resolv tri, L_00890FF0, L_008910F8, L_00891200, L_00891308;
v0084A308_0 .net8 "q", 3 0, RS_0085C2DC; 4 drivers
RS_0085C2F4 .resolv tri, L_00891048, L_00891150, L_00891258, L_00891360;
v008903E8_0 .net8 "qnot", 3 0, RS_0085C2F4; 4 drivers
v00890440_0 .net "rw", 0 0, v00890758_0; 1 drivers
v00890498_0 .net "s", 0 0, L_00852988; 1 drivers
v008904F0_0 .alias "sai", 3 0, v00890700_0;
L_00890E90 .part v008906A8_0, 0, 1;
L_00890EE8 .part v008906A8_0, 1, 1;
L_00890F40 .part v008906A8_0, 2, 1;
L_00890F98 .part v008906A8_0, 3, 1;
L_00890FF0 .part/pv v00849B78_0, 0, 1, 4;
L_00891048 .part/pv v00849BD0_0, 0, 1, 4;
L_008910A0 .part v008906A8_0, 0, 1;
L_008910F8 .part/pv v00849968_0, 1, 1, 4;
L_00891150 .part/pv v008499C0_0, 1, 1, 4;
L_008911A8 .part v008906A8_0, 1, 1;
L_00891200 .part/pv v00849758_0, 2, 1, 4;
L_00891258 .part/pv v008497B0_0, 2, 1, 4;
L_008912B0 .part v008906A8_0, 2, 1;
L_00891308 .part/pv v00849548_0, 3, 1, 4;
L_00891360 .part/pv v008495A0_0, 3, 1, 4;
L_00891BE8 .part v008906A8_0, 3, 1;
L_00891C40 .part/pv L_00891618, 0, 1, 4;
L_00891C98 .part RS_0085C2DC, 0, 1;
L_00891CF0 .part/pv L_008916F8, 1, 1, 4;
L_00891D48 .part RS_0085C2DC, 1, 1;
L_00891DA0 .part/pv L_00891650, 2, 1, 4;
L_00891DF8 .part RS_0085C2DC, 2, 1;
L_00891E50 .part/pv L_008917D8, 3, 1, 4;
L_00891EA8 .part RS_0085C2DC, 3, 1;
S_00845878 .scope module, "FLIP1" "jkff" 2 29, 3 14, S_0080C708;
 .timescale 0 0;
v00849A18_0 .alias "clear", 0 0, v0084A200_0;
v00849A70_0 .alias "clk", 0 0, v00890498_0;
v00849AC8_0 .net "j", 0 0, L_008910A0; 1 drivers
v00849B20_0 .alias "k", 0 0, v00849C28_0;
v00849B78_0 .var "q", 0 0;
v00849BD0_0 .var "qnot", 0 0;
S_00845900 .scope module, "FLIP2" "jkff" 2 30, 3 14, S_0080C708;
 .timescale 0 0;
v00849808_0 .alias "clear", 0 0, v0084A200_0;
v00849860_0 .alias "clk", 0 0, v00890498_0;
v008498B8_0 .net "j", 0 0, L_008911A8; 1 drivers
v00849910_0 .alias "k", 0 0, v00849C80_0;
v00849968_0 .var "q", 0 0;
v008499C0_0 .var "qnot", 0 0;
S_00845988 .scope module, "FLIP3" "jkff" 2 31, 3 14, S_0080C708;
 .timescale 0 0;
v008495F8_0 .alias "clear", 0 0, v0084A200_0;
v00849650_0 .alias "clk", 0 0, v00890498_0;
v008496A8_0 .net "j", 0 0, L_008912B0; 1 drivers
v00849700_0 .alias "k", 0 0, v00849CD8_0;
v00849758_0 .var "q", 0 0;
v008497B0_0 .var "qnot", 0 0;
S_00845A10 .scope module, "FLIP4" "jkff" 2 32, 3 14, S_0080C708;
 .timescale 0 0;
v008493E8_0 .alias "clear", 0 0, v0084A200_0;
v00849440_0 .alias "clk", 0 0, v00890498_0;
v00849498_0 .net "j", 0 0, L_00891BE8; 1 drivers
v008494F0_0 .alias "k", 0 0, v00849D30_0;
v00849548_0 .var "q", 0 0;
v008495A0_0 .var "qnot", 0 0;
E_00841D60/0 .event edge, v008493E8_0;
E_00841D60/1 .event posedge, v00849440_0;
E_00841D60 .event/or E_00841D60/0, E_00841D60/1;
S_0080C928 .scope module, "dmx1bit" "dmx1bit" 3 41;
 .timescale 0 0;
v008907B0_0 .net "a", 0 0, C4<z>; 0 drivers
v00890808_0 .net "key", 0 0, C4<z>; 0 drivers
v00890860_0 .var "s0", 0 0;
v008908B8_0 .var "s1", 0 0;
E_0084D638 .event edge, v008907B0_0, v008908B8_0, v00890860_0, v00890808_0;
S_0080C8A0 .scope module, "dmx2bits" "dmx2bits" 3 63;
 .timescale 0 0;
v00890910_0 .net "key", 1 0, C4<zz>; 0 drivers
v00890968_0 .var "s0", 0 0;
v008909C0_0 .var "s1", 0 0;
v00890A18_0 .var "s2", 0 0;
v00890A70_0 .var "s3", 0 0;
v00890AC8_0 .net "x", 0 0, C4<z>; 0 drivers
E_0084D658 .event negedge, v00890AC8_0;
E_0084D678/0 .event edge, v00890910_0;
E_0084D678/1 .event posedge, v00890AC8_0;
E_0084D678 .event/or E_0084D678/0, E_0084D678/1;
S_0080C818 .scope module, "mux1bit" "mux1bit" 3 113;
 .timescale 0 0;
v00890B20_0 .net "i0", 3 0, C4<zzzz>; 0 drivers
v00890B78_0 .net "i1", 3 0, C4<zzzz>; 0 drivers
v00890BD0_0 .net "key", 0 0, C4<z>; 0 drivers
v00890C28_0 .var "s", 3 0;
E_0084D698 .event edge, v00890B20_0, v00890B78_0, v00890BD0_0;
S_0080C790 .scope module, "mux1bit2" "mux1bit2" 3 131;
 .timescale 0 0;
v00890C80_0 .net "in0", 7 0, C4<zzzzzzzz>; 0 drivers
v00890CD8_0 .net "in1", 7 0, C4<zzzzzzzz>; 0 drivers
v00890D30_0 .net "in2", 7 0, C4<zzzzzzzz>; 0 drivers
v00890D88_0 .net "in3", 7 0, C4<zzzzzzzz>; 0 drivers
v00890DE0_0 .net "key", 1 0, C4<zz>; 0 drivers
v00890E38_0 .var "s", 7 0;
E_0084D6D8/0 .event edge, v00890D88_0, v00890D30_0, v00890CD8_0, v00890C80_0;
E_0084D6D8/1 .event edge, v00890DE0_0;
E_0084D6D8 .event/or E_0084D6D8/0, E_0084D6D8/1;
    .scope S_008457F0;
T_0 ;
    %set/v v00890548_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_008457F0;
T_1 ;
    %delay 6, 0;
    %load/v 8, v00890548_0, 1;
    %inv 8, 1;
    %set/v v00890548_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00845878;
T_2 ;
    %wait E_00841D60;
    %load/v 8, v00849A18_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849B78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00849BD0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00849AC8_0, 1;
    %load/v 9, v00849B20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849B78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849BD0_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00849AC8_0, 1;
    %inv 8, 1;
    %load/v 9, v00849B20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849B78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00849BD0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v00849AC8_0, 1;
    %load/v 9, v00849B20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %load/v 8, v00849B78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849B78_0, 0, 8;
    %load/v 8, v00849BD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849BD0_0, 0, 8;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00845900;
T_3 ;
    %wait E_00841D60;
    %load/v 8, v00849808_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849968_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008499C0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v008498B8_0, 1;
    %load/v 9, v00849910_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849968_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008499C0_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v008498B8_0, 1;
    %inv 8, 1;
    %load/v 9, v00849910_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849968_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008499C0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v008498B8_0, 1;
    %load/v 9, v00849910_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v00849968_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849968_0, 0, 8;
    %load/v 8, v008499C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008499C0_0, 0, 8;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00845988;
T_4 ;
    %wait E_00841D60;
    %load/v 8, v008495F8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849758_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008497B0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v008496A8_0, 1;
    %load/v 9, v00849700_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849758_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008497B0_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v008496A8_0, 1;
    %inv 8, 1;
    %load/v 9, v00849700_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849758_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008497B0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v008496A8_0, 1;
    %load/v 9, v00849700_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %load/v 8, v00849758_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849758_0, 0, 8;
    %load/v 8, v008497B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008497B0_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00845A10;
T_5 ;
    %wait E_00841D60;
    %load/v 8, v008493E8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008495A0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00849498_0, 1;
    %load/v 9, v008494F0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849548_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008495A0_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00849498_0, 1;
    %inv 8, 1;
    %load/v 9, v008494F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00849548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008495A0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v00849498_0, 1;
    %load/v 9, v008494F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v00849548_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849548_0, 0, 8;
    %load/v 8, v008495A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008495A0_0, 0, 8;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0080C9B0;
T_6 ;
    %set/v v008906A8_0, 0, 4;
    %set/v v008905A0_0, 1, 1;
    %set/v v00890650_0, 0, 1;
    %set/v v00890758_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0080C9B0;
T_7 ;
    %vpi_call 2 66 "$display", "Exercicio01";
    %vpi_call 2 67 "$display", "Autor: Rodolfo Herman - 451612";
    %vpi_call 2 68 "$display", "\012Memoria 1x4\012";
    %vpi_call 2 69 "$monitor", "ENDERE\307O = %b   CARGA = %b   RW = %b   CLOCK = %b   SAIDA = %b  ", v00890650_0, v008906A8_0, v00890758_0, v008905F8_0, v00890700_0;
    %delay 6, 0;
    %set/v v008905A0_0, 0, 1;
    %delay 6, 0;
    %set/v v00890650_0, 1, 1;
    %set/v v00890758_0, 1, 1;
    %movi 8, 3, 4;
    %set/v v008906A8_0, 8, 4;
    %delay 12, 0;
    %set/v v00890650_0, 0, 1;
    %set/v v00890758_0, 1, 1;
    %movi 8, 1, 4;
    %set/v v008906A8_0, 8, 4;
    %delay 12, 0;
    %set/v v00890650_0, 1, 1;
    %set/v v00890758_0, 1, 1;
    %movi 8, 9, 4;
    %set/v v008906A8_0, 8, 4;
    %delay 12, 0;
    %set/v v00890650_0, 1, 1;
    %set/v v00890758_0, 0, 1;
    %movi 8, 13, 4;
    %set/v v008906A8_0, 8, 4;
    %delay 12, 0;
    %set/v v00890650_0, 1, 1;
    %set/v v00890758_0, 1, 1;
    %set/v v008906A8_0, 1, 4;
    %delay 6, 0;
    %vpi_call 2 87 "$finish";
    %end;
    .thread T_7;
    .scope S_0080C928;
T_8 ;
    %set/v v00890860_0, 0, 1;
    %set/v v008908B8_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0080C928;
T_9 ;
    %wait E_0084D638;
    %load/v 8, v00890808_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v008907B0_0, 1;
    %set/v v00890860_0, 8, 1;
    %set/v v008908B8_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %set/v v00890860_0, 0, 1;
    %load/v 8, v008907B0_0, 1;
    %set/v v008908B8_0, 8, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0080C8A0;
T_10 ;
    %set/v v00890968_0, 0, 1;
    %set/v v008909C0_0, 0, 1;
    %set/v v00890A18_0, 0, 1;
    %set/v v00890A70_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0080C8A0;
T_11 ;
    %wait E_0084D678;
    %load/v 8, v00890910_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %set/v v00890968_0, 1, 1;
    %set/v v008909C0_0, 0, 1;
    %set/v v00890A18_0, 0, 1;
    %set/v v00890A70_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00890910_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_11.2, 4;
    %set/v v00890968_0, 0, 1;
    %set/v v008909C0_0, 1, 1;
    %set/v v00890A18_0, 0, 1;
    %set/v v00890A70_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v00890910_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_11.4, 4;
    %set/v v00890968_0, 0, 1;
    %set/v v008909C0_0, 0, 1;
    %set/v v00890A18_0, 1, 1;
    %set/v v00890A70_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/v 8, v00890910_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_11.6, 4;
    %set/v v00890968_0, 0, 1;
    %set/v v008909C0_0, 0, 1;
    %set/v v00890A18_0, 0, 1;
    %set/v v00890A70_0, 1, 1;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0080C8A0;
T_12 ;
    %wait E_0084D658;
    %set/v v00890968_0, 0, 1;
    %set/v v008909C0_0, 0, 1;
    %set/v v00890A18_0, 0, 1;
    %set/v v00890A70_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0080C818;
T_13 ;
    %wait E_0084D698;
    %load/v 8, v00890BD0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v00890B20_0, 4;
    %set/v v00890C28_0, 8, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v00890B78_0, 4;
    %set/v v00890C28_0, 8, 4;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0080C790;
T_14 ;
    %wait E_0084D6D8;
    %load/v 8, v00890DE0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v00890C80_0, 8;
    %set/v v00890E38_0, 8, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v00890DE0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_14.2, 4;
    %load/v 8, v00890CD8_0, 8;
    %set/v v00890E38_0, 8, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v00890DE0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_14.4, 4;
    %load/v 8, v00890D30_0, 8;
    %set/v v00890E38_0, 8, 8;
    %jmp T_14.5;
T_14.4 ;
    %load/v 8, v00890DE0_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_14.6, 4;
    %load/v 8, v00890D88_0, 8;
    %set/v v00890E38_0, 8, 8;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Exercicio01.v";
    "./FlipClock.v";
