from hwt.hdl.operatorDefs import AllOps
from hwt.synthesizer.rtlLevel.mainBases import RtlSignalBase


opPrecedence = {AllOps.NOT: 4,
                AllOps.NEG: 4,
                AllOps.RISING_EDGE: 1,
                AllOps.DIV: 4,
                AllOps.ADD: 5,
                AllOps.SUB: 5,
                AllOps.MUL: 4,
                AllOps.XOR: 9,
                AllOps.EQ: 10,
                AllOps.NEQ: 10,
                AllOps.AND: 10,
                AllOps.OR: 10,
                AllOps.DOWNTO: 1,
                AllOps.GT: 10,
                AllOps.LT: 10,
                AllOps.GE: 10,
                AllOps.LE: 10,
                AllOps.CONCAT: 1,
                AllOps.INDEX: 1,
                AllOps.TERNARY: 1,
                AllOps.CALL: 1,
                }


class SimModelSerializer_ops():

    @classmethod
    def Operator(cls, op, ctx):
        def p(operand):
            s = cls.asHdl(operand, ctx)
            if isinstance(operand, RtlSignalBase):
                try:
                    o = operand.singleDriver()
                    if opPrecedence[o.operator] <= opPrecedence[op.operator]:
                        return "(%s)" % s
                except Exception:
                    pass
            return s

        ops = op.operands
        o = op.operator

        def _bin(name):
            return "%s.%s(%s)" % (p(ops[0]).strip(), name, p(ops[1]).strip())

        if o == AllOps.AND:
            return _bin('_and__val')
        elif o == AllOps.OR:
            return _bin('_or__val')
        elif o == AllOps.XOR:
            return _bin('_xor__val')
        elif o == AllOps.NOT:
            assert len(ops) == 1
            return "(%s)._invert__val()" % p(ops[0])
        elif o == AllOps.CONCAT:
            return "(%s)._concat__val(%s)" % (p(ops[0]), p(ops[1]))
        elif o == AllOps.DIV:
            return _bin('_floordiv__val')
        elif o == AllOps.DOWNTO:
            return "SliceVal((%s, %s), SLICE, True)" % (p(ops[0]), p(ops[1]))
        elif o == AllOps.EQ:
            return '(%s)._eq__val(%s)' % (p(ops[0]), p(ops[1]))
        elif o == AllOps.GT:
            return _bin('_gt__val')
        elif o == AllOps.GE:
            return _bin('_ge__val')
        elif o == AllOps.LE:
            return _bin('_le__val')
        elif o == AllOps.INDEX:
            assert len(ops) == 2
            return "(%s)._getitem__val(%s)" % ((cls.asHdl(ops[0], ctx)),
                                               p(ops[1]))
        elif o == AllOps.LT:
            return _bin('_lt__val')
        elif o == AllOps.SUB:
            return _bin('_sub__val')
        elif o == AllOps.MUL:
            return _bin('_mul__val')
        elif o == AllOps.NEQ:
            return _bin('_ne__val')
        elif o == AllOps.ADD:
            return _bin('_add__val')
        elif o == AllOps.NEG:
            return "(%s)._neg__val()" % (p(ops[0]))
        elif o == AllOps.TERNARY:
            return "(%s)._ternary__val(%s, %s)" %\
                    tuple(map(lambda x: cls.asHdl(x, ctx), ops))
        elif o == AllOps.RISING_EDGE:
            assert len(ops) == 1
            return "(%s)._onRisingEdge__val(sim.now)" % (p(ops[0]))
        elif o == AllOps.FALLIGN_EDGE:
            assert len(ops) == 1
            return "(%s)._onFallingEdge__val(sim.now)" % (p(ops[0]))
        elif o == AllOps.BitsAsSigned:
            assert len(ops) == 1
            return "(%s)._convSign__val(True)" % p(ops[0])
        elif o == AllOps.BitsAsUnsigned:
            assert len(ops) == 1
            return "(%s)._convSign__val(False)" % p(ops[0])
        elif o == AllOps.BitsAsVec:
            assert len(ops) == 1
            return "(%s)._convSign__val(None)" % p(ops[0])
        elif o == AllOps.BitsToInt:
            assert len(ops) == 1
            op = ops[0]
            return "convertSimBits__val(%s, %s, SIM_INT)" % (
                cls.HdlType_bits(op._dtype, ctx),
                cls.asHdl(op, ctx))
        elif o == AllOps.IntToBits:
            assert len(ops) == 1
            resT = op.result._dtype
            return "convertSimInteger__val(%s, %s, %s)" % (
                cls.HdlType(ops[0]._dtype, ctx),
                cls.asHdl(
                    ops[0], ctx),
                cls.HdlType_bits(resT, ctx))

        elif o == AllOps.POW:
            assert len(ops) == 2
            return "power(%s, %s)" % (p(ops[0]), p(ops[1]))
        else:
            raise NotImplementedError(
                "Do not know how to convert %s to simModel" % (o))
