--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf
-ucf DigBasys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: ClockManager_unit/DCM_SP_INST/CLK2X
  Logical resource: ClockManager_unit/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: ClockManager_unit/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Logical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: ClockManager_unit/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Logical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: ClockManager_unit/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClockManager_unit_CLK2X_BUF = PERIOD TIMEGRP 
"ClockManager_unit_CLK2X_BUF"         TS_clock / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 349019 paths analyzed, 797 endpoints analyzed, 56 failing endpoints
 56 timing errors detected. (56 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.182ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X19Y29.F3), 45181 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/player1_y_reg_2 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.182ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/player1_y_reg_2 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.XQ      Tcko                  0.515   graph_unit/player1_y_reg<2>
                                                       graph_unit/player1_y_reg_2
    SLICE_X31Y10.G1      net (fanout=11)       1.148   graph_unit/player1_y_reg<2>
    SLICE_X31Y10.COUT    Topcyg                0.871   graph_unit/glove_p1L_y_t<1>
                                                       graph_unit/player1_y_reg<2>_rt
                                                       graph_unit/Madd_glove_p1L_y_t_cy<2>
    SLICE_X31Y11.CIN     net (fanout=1)        0.000   graph_unit/Madd_glove_p1L_y_t_cy<2>
    SLICE_X31Y11.Y       Tciny                 0.756   graph_unit/glove_p1L_y_t<3>
                                                       graph_unit/Madd_glove_p1L_y_t_cy<3>
                                                       graph_unit/Madd_glove_p1L_y_t_xor<4>
    SLICE_X29Y2.F3       net (fanout=9)        0.730   graph_unit/Madd_glove_p1L_y_b_addsub0000_cy<4>
    SLICE_X29Y2.COUT     Topcyf                1.011   graph_unit/glove_p1L_y_b<4>
                                                       graph_unit/Madd_glove_p1L_y_b_addsub0000_cy<4>_rt
                                                       graph_unit/Msub_glove_p1L_y_b_cy<4>
                                                       graph_unit/Msub_glove_p1L_y_b_cy<5>
    SLICE_X29Y3.CIN      net (fanout=1)        0.000   graph_unit/Msub_glove_p1L_y_b_cy<5>
    SLICE_X29Y3.Y        Tciny                 0.756   graph_unit/glove_p1L_y_b<6>
                                                       graph_unit/Msub_glove_p1L_y_b_cy<6>
                                                       graph_unit/Msub_glove_p1L_y_b_xor<7>
    SLICE_X29Y8.G2       net (fanout=1)        0.746   graph_unit/glove_p1L_y_b<7>
    SLICE_X29Y8.COUT     Topcyg                0.871   graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<7>
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_lut<7>
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<7>
    SLICE_X29Y9.CIN      net (fanout=1)        0.000   graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<7>
    SLICE_X29Y9.COUT     Tbyp                  0.103   graph_unit/glove_L_P1L_on_cmp_le0003
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<8>
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<9>
    SLICE_X16Y21.G4      net (fanout=2)        1.383   graph_unit/glove_L_P1L_on_cmp_le0003
    SLICE_X16Y21.Y       Tilo                  0.660   rgb_next<2>10
                                                       graph_unit/glove_L_P1L_on_and00001
    SLICE_X18Y16.F2      net (fanout=4)        0.562   graph_unit/glove_L_P1L_on
    SLICE_X18Y16.X       Tilo                  0.660   N432
                                                       graph_unit/graph_on23_SW0
    SLICE_X16Y28.G1      net (fanout=1)        0.679   N432
    SLICE_X16Y28.Y       Tilo                  0.660   N383
                                                       rgb_next<1>177
    SLICE_X18Y29.G4      net (fanout=1)        0.323   rgb_next<1>177
    SLICE_X18Y29.X       Tif5x                 1.000   N408
                                                       rgb_next<1>201_SW1_F
                                                       rgb_next<1>201_SW1
    SLICE_X19Y29.F3      net (fanout=1)        0.020   N408
    SLICE_X19Y29.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>249
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.182ns (8.591ns logic, 5.591ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/player1_y_reg_2 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.125ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/player1_y_reg_2 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.XQ      Tcko                  0.515   graph_unit/player1_y_reg<2>
                                                       graph_unit/player1_y_reg_2
    SLICE_X31Y10.G1      net (fanout=11)       1.148   graph_unit/player1_y_reg<2>
    SLICE_X31Y10.COUT    Topcyg                0.871   graph_unit/glove_p1L_y_t<1>
                                                       graph_unit/player1_y_reg<2>_rt
                                                       graph_unit/Madd_glove_p1L_y_t_cy<2>
    SLICE_X31Y11.CIN     net (fanout=1)        0.000   graph_unit/Madd_glove_p1L_y_t_cy<2>
    SLICE_X31Y11.Y       Tciny                 0.756   graph_unit/glove_p1L_y_t<3>
                                                       graph_unit/Madd_glove_p1L_y_t_cy<3>
                                                       graph_unit/Madd_glove_p1L_y_t_xor<4>
    SLICE_X29Y2.G2       net (fanout=9)        0.813   graph_unit/Madd_glove_p1L_y_b_addsub0000_cy<4>
    SLICE_X29Y2.COUT     Topcyg                0.871   graph_unit/glove_p1L_y_b<4>
                                                       graph_unit/Msub_glove_p1L_y_b_lut<5>
                                                       graph_unit/Msub_glove_p1L_y_b_cy<5>
    SLICE_X29Y3.CIN      net (fanout=1)        0.000   graph_unit/Msub_glove_p1L_y_b_cy<5>
    SLICE_X29Y3.Y        Tciny                 0.756   graph_unit/glove_p1L_y_b<6>
                                                       graph_unit/Msub_glove_p1L_y_b_cy<6>
                                                       graph_unit/Msub_glove_p1L_y_b_xor<7>
    SLICE_X29Y8.G2       net (fanout=1)        0.746   graph_unit/glove_p1L_y_b<7>
    SLICE_X29Y8.COUT     Topcyg                0.871   graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<7>
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_lut<7>
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<7>
    SLICE_X29Y9.CIN      net (fanout=1)        0.000   graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<7>
    SLICE_X29Y9.COUT     Tbyp                  0.103   graph_unit/glove_L_P1L_on_cmp_le0003
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<8>
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0003_cy<9>
    SLICE_X16Y21.G4      net (fanout=2)        1.383   graph_unit/glove_L_P1L_on_cmp_le0003
    SLICE_X16Y21.Y       Tilo                  0.660   rgb_next<2>10
                                                       graph_unit/glove_L_P1L_on_and00001
    SLICE_X18Y16.F2      net (fanout=4)        0.562   graph_unit/glove_L_P1L_on
    SLICE_X18Y16.X       Tilo                  0.660   N432
                                                       graph_unit/graph_on23_SW0
    SLICE_X16Y28.G1      net (fanout=1)        0.679   N432
    SLICE_X16Y28.Y       Tilo                  0.660   N383
                                                       rgb_next<1>177
    SLICE_X18Y29.G4      net (fanout=1)        0.323   rgb_next<1>177
    SLICE_X18Y29.X       Tif5x                 1.000   N408
                                                       rgb_next<1>201_SW1_F
                                                       rgb_next<1>201_SW1
    SLICE_X19Y29.F3      net (fanout=1)        0.020   N408
    SLICE_X19Y29.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>249
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.125ns (8.451ns logic, 5.674ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/player1_x_reg_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.102ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.036 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/player1_x_reg_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y2.XQ       Tcko                  0.515   graph_unit/player1_x_reg<1>
                                                       graph_unit/player1_x_reg_1
    SLICE_X13Y0.F2       net (fanout=11)       0.616   graph_unit/player1_x_reg<1>
    SLICE_X13Y0.COUT     Topcyf                1.011   graph_unit/glove_p1L_x_l<1>
                                                       graph_unit/player1_x_reg<1>_rt
                                                       graph_unit/Madd_glove_p1L_x_l_cy<1>
                                                       graph_unit/Madd_glove_p1L_x_l_cy<2>
    SLICE_X13Y1.CIN      net (fanout=1)        0.000   graph_unit/Madd_glove_p1L_x_l_cy<2>
    SLICE_X13Y1.Y        Tciny                 0.756   graph_unit/glove_p1L_x_l<3>
                                                       graph_unit/Madd_glove_p1L_x_l_cy<3>
                                                       graph_unit/Madd_glove_p1L_x_l_xor<4>
    SLICE_X12Y3.G4       net (fanout=7)        0.405   graph_unit/Madd_glove_p1L_x_r_addsub0000_cy<4>
    SLICE_X12Y3.Y        Tilo                  0.660   N498
                                                       graph_unit/glove_p1L_x_r_addsub0000<8>11_SW0
    SLICE_X0Y6.F3        net (fanout=1)        0.583   N468
    SLICE_X0Y6.Y         Topy                  1.506   graph_unit/glove_p1L_x_r<8>
                                                       graph_unit/Msub_glove_p1L_x_r_lut<8>
                                                       graph_unit/Msub_glove_p1L_x_r_cy<8>
                                                       graph_unit/Msub_glove_p1L_x_r_xor<9>
    SLICE_X3Y9.G1        net (fanout=2)        0.458   graph_unit/glove_p1L_x_r<9>
    SLICE_X3Y9.COUT      Topcyg                0.871   graph_unit/glove_L_P1L_on_cmp_le0001
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_glove_L_P1L_on_cmp_le0001_cy<9>
    SLICE_X16Y21.G3      net (fanout=2)        1.429   graph_unit/glove_L_P1L_on_cmp_le0001
    SLICE_X16Y21.Y       Tilo                  0.660   rgb_next<2>10
                                                       graph_unit/glove_L_P1L_on_and00001
    SLICE_X18Y16.F2      net (fanout=4)        0.562   graph_unit/glove_L_P1L_on
    SLICE_X18Y16.X       Tilo                  0.660   N432
                                                       graph_unit/graph_on23_SW0
    SLICE_X16Y28.G1      net (fanout=1)        0.679   N432
    SLICE_X16Y28.Y       Tilo                  0.660   N383
                                                       rgb_next<1>177
    SLICE_X18Y29.G4      net (fanout=1)        0.323   rgb_next<1>177
    SLICE_X18Y29.X       Tif5x                 1.000   N408
                                                       rgb_next<1>201_SW1_F
                                                       rgb_next<1>201_SW1
    SLICE_X19Y29.F3      net (fanout=1)        0.020   N408
    SLICE_X19Y29.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>249
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.102ns (9.027ns logic, 5.075ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X18Y30.BX), 44373 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/player2_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.006ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.021 - 0.024)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/player2_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcko                  0.511   graph_unit/player2_y_reg<2>
                                                       graph_unit/player2_y_reg_3
    SLICE_X24Y18.F3      net (fanout=9)        1.082   graph_unit/player2_y_reg<3>
    SLICE_X24Y18.X       Tilo                  0.660   N428
                                                       graph_unit/Msub_Glove_P2L_rom_addr_cy<2>11_SW0
    SLICE_X19Y20.F1      net (fanout=2)        0.651   N428
    SLICE_X19Y20.X       Tilo                  0.612   graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11_1
    SLICE_X20Y20.F3      net (fanout=9)        0.321   graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
                                                       graph_unit/Mrom_Glove_P2L_rom_addr_rom0000211
    SLICE_X18Y22.G4      net (fanout=1)        0.357   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
    SLICE_X18Y22.Y       Tilo                  0.660   N423
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.G1      net (fanout=2)        0.648   graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.Y       Tilo                  0.612   graph_unit/Mmux_Glove_P2R_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_9_f51
    SLICE_X16Y24.BX      net (fanout=1)        0.830   graph_unit/Mmux_Glove_P2L_rom_bit_9_f5
    SLICE_X16Y24.X       Tbxx                  0.699   graph_unit/Glove_P2L_rom_bit<0>
                                                       graph_unit/_not0004<3>1
    SLICE_X15Y22.F2      net (fanout=2)        0.395   graph_unit/Glove_P2L_rom_bit<0>
    SLICE_X15Y22.X       Tilo                  0.612   N413
                                                       graph_unit/glove_L_P2_on_and00001_SW0
    SLICE_X19Y24.G2      net (fanout=1)        0.529   N413
    SLICE_X19Y24.Y       Tilo                  0.612   rgb_next<2>26
                                                       graph_unit/rgb_and00051
    SLICE_X20Y30.G3      net (fanout=3)        0.732   graph_unit/rgb_and0005
    SLICE_X20Y30.Y       Tilo                  0.660   rgb_next<0>147
                                                       rgb_next<0>59
    SLICE_X20Y30.F2      net (fanout=1)        0.304   rgb_next<0>59/O
    SLICE_X20Y30.X       Tilo                  0.660   rgb_next<0>147
                                                       rgb_next<0>147
    SLICE_X18Y30.BX      net (fanout=1)        0.384   rgb_next<0>147
    SLICE_X18Y30.CLK     Tdick                 0.815   rgb_reg<0>
                                                       rgb_next<0>242
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.006ns (7.773ns logic, 6.233ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.876ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_1_1
                                                       vga_sync_unit/v_count_reg_1_1
    SLICE_X19Y20.G2      net (fanout=13)       1.126   vga_sync_unit/v_count_reg_1_1
    SLICE_X19Y20.Y       Tilo                  0.612   graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_P2L_rom_addr_cy<1>11
    SLICE_X18Y20.G2      net (fanout=12)       0.188   graph_unit/Msub_Glove_P2L_rom_addr_cy<1>
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/Glove_P2L_rom_bit_mux0011<0>
                                                       graph_unit/Msub_Glove_P2L_rom_addr_xor<2>11
    SLICE_X20Y20.F1      net (fanout=31)       0.554   graph_unit/Glove_P2L_rom_addr<2>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
                                                       graph_unit/Mrom_Glove_P2L_rom_addr_rom0000211
    SLICE_X18Y22.G4      net (fanout=1)        0.357   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
    SLICE_X18Y22.Y       Tilo                  0.660   N423
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.G1      net (fanout=2)        0.648   graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.Y       Tilo                  0.612   graph_unit/Mmux_Glove_P2R_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_9_f51
    SLICE_X16Y24.BX      net (fanout=1)        0.830   graph_unit/Mmux_Glove_P2L_rom_bit_9_f5
    SLICE_X16Y24.X       Tbxx                  0.699   graph_unit/Glove_P2L_rom_bit<0>
                                                       graph_unit/_not0004<3>1
    SLICE_X15Y22.F2      net (fanout=2)        0.395   graph_unit/Glove_P2L_rom_bit<0>
    SLICE_X15Y22.X       Tilo                  0.612   N413
                                                       graph_unit/glove_L_P2_on_and00001_SW0
    SLICE_X19Y24.G2      net (fanout=1)        0.529   N413
    SLICE_X19Y24.Y       Tilo                  0.612   rgb_next<2>26
                                                       graph_unit/rgb_and00051
    SLICE_X20Y30.G3      net (fanout=3)        0.732   graph_unit/rgb_and0005
    SLICE_X20Y30.Y       Tilo                  0.660   rgb_next<0>147
                                                       rgb_next<0>59
    SLICE_X20Y30.F2      net (fanout=1)        0.304   rgb_next<0>59/O
    SLICE_X20Y30.X       Tilo                  0.660   rgb_next<0>147
                                                       rgb_next<0>147
    SLICE_X18Y30.BX      net (fanout=1)        0.384   rgb_next<0>147
    SLICE_X18Y30.CLK     Tdick                 0.815   rgb_reg<0>
                                                       rgb_next<0>242
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.876ns (7.829ns logic, 6.047ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.856ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X19Y20.G1      net (fanout=10)       1.106   vga_sync_unit/v_count_reg_0_1
    SLICE_X19Y20.Y       Tilo                  0.612   graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_P2L_rom_addr_cy<1>11
    SLICE_X18Y20.G2      net (fanout=12)       0.188   graph_unit/Msub_Glove_P2L_rom_addr_cy<1>
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/Glove_P2L_rom_bit_mux0011<0>
                                                       graph_unit/Msub_Glove_P2L_rom_addr_xor<2>11
    SLICE_X20Y20.F1      net (fanout=31)       0.554   graph_unit/Glove_P2L_rom_addr<2>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
                                                       graph_unit/Mrom_Glove_P2L_rom_addr_rom0000211
    SLICE_X18Y22.G4      net (fanout=1)        0.357   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
    SLICE_X18Y22.Y       Tilo                  0.660   N423
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.G1      net (fanout=2)        0.648   graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.Y       Tilo                  0.612   graph_unit/Mmux_Glove_P2R_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_9_f51
    SLICE_X16Y24.BX      net (fanout=1)        0.830   graph_unit/Mmux_Glove_P2L_rom_bit_9_f5
    SLICE_X16Y24.X       Tbxx                  0.699   graph_unit/Glove_P2L_rom_bit<0>
                                                       graph_unit/_not0004<3>1
    SLICE_X15Y22.F2      net (fanout=2)        0.395   graph_unit/Glove_P2L_rom_bit<0>
    SLICE_X15Y22.X       Tilo                  0.612   N413
                                                       graph_unit/glove_L_P2_on_and00001_SW0
    SLICE_X19Y24.G2      net (fanout=1)        0.529   N413
    SLICE_X19Y24.Y       Tilo                  0.612   rgb_next<2>26
                                                       graph_unit/rgb_and00051
    SLICE_X20Y30.G3      net (fanout=3)        0.732   graph_unit/rgb_and0005
    SLICE_X20Y30.Y       Tilo                  0.660   rgb_next<0>147
                                                       rgb_next<0>59
    SLICE_X20Y30.F2      net (fanout=1)        0.304   rgb_next<0>59/O
    SLICE_X20Y30.X       Tilo                  0.660   rgb_next<0>147
                                                       rgb_next<0>147
    SLICE_X18Y30.BX      net (fanout=1)        0.384   rgb_next<0>147
    SLICE_X18Y30.CLK     Tdick                 0.815   rgb_reg<0>
                                                       rgb_next<0>242
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.856ns (7.829ns logic, 6.027ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X20Y24.F4), 37832 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/player2_y_reg_3 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.543ns (Levels of Logic = 12)
  Clock Path Skew:      -0.004ns (0.020 - 0.024)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/player2_y_reg_3 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcko                  0.511   graph_unit/player2_y_reg<2>
                                                       graph_unit/player2_y_reg_3
    SLICE_X24Y18.F3      net (fanout=9)        1.082   graph_unit/player2_y_reg<3>
    SLICE_X24Y18.X       Tilo                  0.660   N428
                                                       graph_unit/Msub_Glove_P2L_rom_addr_cy<2>11_SW0
    SLICE_X19Y20.F1      net (fanout=2)        0.651   N428
    SLICE_X19Y20.X       Tilo                  0.612   graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11_1
    SLICE_X20Y20.F3      net (fanout=9)        0.321   graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
                                                       graph_unit/Mrom_Glove_P2L_rom_addr_rom0000211
    SLICE_X18Y22.G4      net (fanout=1)        0.357   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
    SLICE_X18Y22.Y       Tilo                  0.660   N423
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.G1      net (fanout=2)        0.648   graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.Y       Tilo                  0.612   graph_unit/Mmux_Glove_P2R_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_9_f51
    SLICE_X16Y24.BX      net (fanout=1)        0.830   graph_unit/Mmux_Glove_P2L_rom_bit_9_f5
    SLICE_X16Y24.X       Tbxx                  0.699   graph_unit/Glove_P2L_rom_bit<0>
                                                       graph_unit/_not0004<3>1
    SLICE_X15Y22.F2      net (fanout=2)        0.395   graph_unit/Glove_P2L_rom_bit<0>
    SLICE_X15Y22.X       Tilo                  0.612   N413
                                                       graph_unit/glove_L_P2_on_and00001_SW0
    SLICE_X19Y24.G2      net (fanout=1)        0.529   N413
    SLICE_X19Y24.Y       Tilo                  0.612   rgb_next<2>26
                                                       graph_unit/rgb_and00051
    SLICE_X19Y24.F3      net (fanout=3)        0.033   graph_unit/rgb_and0005
    SLICE_X19Y24.X       Tilo                  0.612   rgb_next<2>26
                                                       rgb_next<2>26
    SLICE_X21Y25.F3      net (fanout=1)        0.304   rgb_next<2>26
    SLICE_X21Y25.X       Tilo                  0.612   rgb_next<2>51
                                                       rgb_next<2>51
    SLICE_X20Y24.G4      net (fanout=1)        0.075   rgb_next<2>51
    SLICE_X20Y24.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<2>142
    SLICE_X20Y24.F4      net (fanout=1)        0.020   rgb_next<2>142/O
    SLICE_X20Y24.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>243
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.543ns (8.298ns logic, 5.245ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.413ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_1_1
                                                       vga_sync_unit/v_count_reg_1_1
    SLICE_X19Y20.G2      net (fanout=13)       1.126   vga_sync_unit/v_count_reg_1_1
    SLICE_X19Y20.Y       Tilo                  0.612   graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_P2L_rom_addr_cy<1>11
    SLICE_X18Y20.G2      net (fanout=12)       0.188   graph_unit/Msub_Glove_P2L_rom_addr_cy<1>
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/Glove_P2L_rom_bit_mux0011<0>
                                                       graph_unit/Msub_Glove_P2L_rom_addr_xor<2>11
    SLICE_X20Y20.F1      net (fanout=31)       0.554   graph_unit/Glove_P2L_rom_addr<2>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
                                                       graph_unit/Mrom_Glove_P2L_rom_addr_rom0000211
    SLICE_X18Y22.G4      net (fanout=1)        0.357   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
    SLICE_X18Y22.Y       Tilo                  0.660   N423
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.G1      net (fanout=2)        0.648   graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.Y       Tilo                  0.612   graph_unit/Mmux_Glove_P2R_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_9_f51
    SLICE_X16Y24.BX      net (fanout=1)        0.830   graph_unit/Mmux_Glove_P2L_rom_bit_9_f5
    SLICE_X16Y24.X       Tbxx                  0.699   graph_unit/Glove_P2L_rom_bit<0>
                                                       graph_unit/_not0004<3>1
    SLICE_X15Y22.F2      net (fanout=2)        0.395   graph_unit/Glove_P2L_rom_bit<0>
    SLICE_X15Y22.X       Tilo                  0.612   N413
                                                       graph_unit/glove_L_P2_on_and00001_SW0
    SLICE_X19Y24.G2      net (fanout=1)        0.529   N413
    SLICE_X19Y24.Y       Tilo                  0.612   rgb_next<2>26
                                                       graph_unit/rgb_and00051
    SLICE_X19Y24.F3      net (fanout=3)        0.033   graph_unit/rgb_and0005
    SLICE_X19Y24.X       Tilo                  0.612   rgb_next<2>26
                                                       rgb_next<2>26
    SLICE_X21Y25.F3      net (fanout=1)        0.304   rgb_next<2>26
    SLICE_X21Y25.X       Tilo                  0.612   rgb_next<2>51
                                                       rgb_next<2>51
    SLICE_X20Y24.G4      net (fanout=1)        0.075   rgb_next<2>51
    SLICE_X20Y24.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<2>142
    SLICE_X20Y24.F4      net (fanout=1)        0.020   rgb_next<2>142/O
    SLICE_X20Y24.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>243
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.413ns (8.354ns logic, 5.059ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.393ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X19Y20.G1      net (fanout=10)       1.106   vga_sync_unit/v_count_reg_0_1
    SLICE_X19Y20.Y       Tilo                  0.612   graph_unit/Msub_Glove_P2L_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_P2L_rom_addr_cy<1>11
    SLICE_X18Y20.G2      net (fanout=12)       0.188   graph_unit/Msub_Glove_P2L_rom_addr_cy<1>
    SLICE_X18Y20.Y       Tilo                  0.660   graph_unit/Glove_P2L_rom_bit_mux0011<0>
                                                       graph_unit/Msub_Glove_P2L_rom_addr_xor<2>11
    SLICE_X20Y20.F1      net (fanout=31)       0.554   graph_unit/Glove_P2L_rom_addr<2>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
                                                       graph_unit/Mrom_Glove_P2L_rom_addr_rom0000211
    SLICE_X18Y22.G4      net (fanout=1)        0.357   graph_unit/Mrom_Glove_P2L_rom_addr_rom000021
    SLICE_X18Y22.Y       Tilo                  0.660   N423
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.G1      net (fanout=2)        0.648   graph_unit/Mmux_Glove_P2L_rom_bit_10
    SLICE_X17Y19.Y       Tilo                  0.612   graph_unit/Mmux_Glove_P2R_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_P2L_rom_bit_9_f51
    SLICE_X16Y24.BX      net (fanout=1)        0.830   graph_unit/Mmux_Glove_P2L_rom_bit_9_f5
    SLICE_X16Y24.X       Tbxx                  0.699   graph_unit/Glove_P2L_rom_bit<0>
                                                       graph_unit/_not0004<3>1
    SLICE_X15Y22.F2      net (fanout=2)        0.395   graph_unit/Glove_P2L_rom_bit<0>
    SLICE_X15Y22.X       Tilo                  0.612   N413
                                                       graph_unit/glove_L_P2_on_and00001_SW0
    SLICE_X19Y24.G2      net (fanout=1)        0.529   N413
    SLICE_X19Y24.Y       Tilo                  0.612   rgb_next<2>26
                                                       graph_unit/rgb_and00051
    SLICE_X19Y24.F3      net (fanout=3)        0.033   graph_unit/rgb_and0005
    SLICE_X19Y24.X       Tilo                  0.612   rgb_next<2>26
                                                       rgb_next<2>26
    SLICE_X21Y25.F3      net (fanout=1)        0.304   rgb_next<2>26
    SLICE_X21Y25.X       Tilo                  0.612   rgb_next<2>51
                                                       rgb_next<2>51
    SLICE_X20Y24.G4      net (fanout=1)        0.075   rgb_next<2>51
    SLICE_X20Y24.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<2>142
    SLICE_X20Y24.F4      net (fanout=1)        0.020   rgb_next<2>142/O
    SLICE_X20Y24.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>243
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.393ns (8.354ns logic, 5.039ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClockManager_unit_CLK2X_BUF = PERIOD TIMEGRP "ClockManager_unit_CLK2X_BUF"
        TS_clock / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kb_code_unit/ps2_rx_unit/filter_reg_0 (SLICE_X1Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb_code_unit/ps2_rx_unit/filter_reg_1 (FF)
  Destination:          kb_code_unit/ps2_rx_unit/filter_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kb_code_unit/ps2_rx_unit/filter_reg_1 to kb_code_unit/ps2_rx_unit/filter_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.XQ       Tcko                  0.411   kb_code_unit/ps2_rx_unit/filter_reg<1>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_1
    SLICE_X1Y42.BY       net (fanout=4)        0.373   kb_code_unit/ps2_rx_unit/filter_reg<1>
    SLICE_X1Y42.CLK      Tckdi       (-Th)    -0.117   kb_code_unit/ps2_rx_unit/filter_reg<1>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.528ns logic, 0.373ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point kb_code_unit/ps2_rx_unit/filter_reg_6 (SLICE_X0Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb_code_unit/ps2_rx_unit/filter_reg_7 (FF)
  Destination:          kb_code_unit/ps2_rx_unit/filter_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kb_code_unit/ps2_rx_unit/filter_reg_7 to kb_code_unit/ps2_rx_unit/filter_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.XQ       Tcko                  0.412   kb_code_unit/ps2_rx_unit/filter_reg<7>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_7
    SLICE_X0Y42.BY       net (fanout=4)        0.366   kb_code_unit/ps2_rx_unit/filter_reg<7>
    SLICE_X0Y42.CLK      Tckdi       (-Th)    -0.132   kb_code_unit/ps2_rx_unit/filter_reg<7>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.544ns logic, 0.366ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/mod2_reg (SLICE_X17Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.YQ      Tcko                  0.409   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X17Y33.BY      net (fanout=15)       0.391   vga_sync_unit/mod2_reg
    SLICE_X17Y33.CLK     Tckdi       (-Th)    -0.117   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.526ns logic, 0.391ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClockManager_unit_CLK2X_BUF = PERIOD TIMEGRP "ClockManager_unit_CLK2X_BUF"
        TS_clock / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/player1_y_reg<0>/SR
  Logical resource: graph_unit/player1_y_reg_0/SR
  Location pin: SLICE_X28Y15.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 7.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/player1_y_reg<0>/SR
  Logical resource: graph_unit/player1_y_reg_0/SR
  Location pin: SLICE_X28Y15.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 7.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/player1_y_reg<0>/SR
  Logical resource: graph_unit/player1_y_reg_1/SR
  Location pin: SLICE_X28Y15.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock                       |     20.000ns|      6.000ns|     28.364ns|            0|           56|            0|       349019|
| TS_ClockManager_unit_CLK2X_BUF|     10.000ns|     14.182ns|          N/A|           56|            0|       349019|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   14.182|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 56  Score: 59297  (Setup/Max: 59297, Hold: 0)

Constraints cover 349019 paths, 0 nets, and 5344 connections

Design statistics:
   Minimum period:  14.182ns{1}   (Maximum frequency:  70.512MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 20 19:52:45 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



