// Seed: 2804296867
module module_0 ();
  initial if (1) $signed(36);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    input supply0 id_0,
    output tri1 _id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4
);
  assign id_1 = id_0;
  assign id_1 = id_3;
  wire [(  1  ) : 1] id_6, id_7;
  module_0 modCall_1 ();
  assign id_6 = ~-1'b0;
  reg [1 'd0 : 1 'b0] id_8, id_9, id_10, id_11[id_1 : 1], id_12;
  integer id_13, id_14 = id_10, id_15;
  assign id_11 = id_7;
  always begin : LABEL_0
    id_12 = 1;
    $clog2(id_1);
    ;
  end
  assign id_12 = 1;
endmodule
