$date
  Wed Jun  3 19:10:52 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux2to1_tb $end
$var reg 1 ! a_signal $end
$var reg 1 " b_signal $end
$var reg 1 # c_signal $end
$var reg 1 $ sel_signal $end
$scope module alu_mux2to1 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' sel $end
$var reg 1 ( c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
0$
0%
1&
0'
1(
#1000000
1!
0"
1$
1%
0&
1'
#2000000
0!
0#
0$
0%
0'
0(
#3000000
1!
1#
1$
1%
1'
1(
#4000000
