 
****************************************
Report : clocks
Design : SYSTEM_TOP
Version: K-2015.06
Date   : Sat Aug 17 18:02:09 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         20.00   {0 10}              G         {CLOCK_GATING/ALU_CLK}
MASTER_CLK_1    20.00   {0 10}                        {REF_CLK}
MASTER_CLK_2   271.30   {0 135.65}                    {UART_CLK}
UART_RX_CLK    271.30   {0 135.65}          G         {CLK_DIV_RX/O_DIV_CLK}
UART_TX_CLK   8681.60   {0 4340.8}          G         {CLK_DIV_TX/O_DIV_CLK}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       REF_CLK        {CLOCK_GATING/ALU_CLK}
                                            MASTER_CLK_1   divide_by(1)
UART_RX_CLK   UART_CLK       {CLK_DIV_RX/O_DIV_CLK}
                                            MASTER_CLK_2   divide_by(1)
UART_TX_CLK   UART_CLK       {CLK_DIV_TX/O_DIV_CLK}
                                            MASTER_CLK_2   divide_by(32)
--------------------------------------------------------------------------------
1
