Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 7566056eda9c451fa07d81e975a7bddd --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_flipflop_behav xil_defaultlib.tb_d_flipflop -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_flipflop [d_flipflop_default]
Compiling architecture testbench of entity xil_defaultlib.tb_d_flipflop
Built simulation snapshot tb_d_flipflop_behav
