R. Ashraf , M. Chrzanowska-Jeske , S. G. Narendra, Functional Yield Estimation of Carbon Nanotube-Based Logic Gates in the Presence of Defects, IEEE Transactions on Nanotechnology, v.9 n.6, p.687-700, November 2010[doi>10.1109/TNANO.2010.2058126]
Peter A. Beerel , Recep O. Ozdag , Marcos Ferretti, A Designer's Guide to Asynchronous VLSI, Cambridge University Press, New York, NY, 2010
Boddapati, H., Naregalkar, A., and Raju, B. L. 2011. High speed power efficient asynchronous adders. InProceedings of the International Conference and Workshop on Emerging Trends in Technology. 27--32.
J. A. Brzozowski , K. Raahemifar, Testing C-elements is not elementary, Proceedings of the 2nd Working Conference on Asynchronous Design Methodologies, p.150, May 30-31, 1995
Brzozowski, J. A. and Seger, C. J. H. 1995.Asynchronous Circuits. Springer.
Rajat Subhra Chakraborty , Swarup Bhunia, Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar, Proceedings of the 9th international symposium on Quality Electronic Design, p.697-701, March 17-19, 2008
Chen, T. C. 2006. Overcoming research challenges for CMOS scaling: industry directions. InProceedings of the IEEE International Conference on Solid-State and Integrated Circuit Technology. 4--7.
Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors.Nano Lett. 3, 2, 149--152.
Deng, J. and Wong, H. S. P. 2007. A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application---part i: Model of the intrinsic channel region.IEEE Trans. Electron. Devices 54, 12, 3186--3194.
Aristides Efthymiou, Initialization-based test pattern generation for asynchronous circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.4, p.591-601, April 2010[doi>10.1109/TVLSI.2009.2013470]
Stephen B. Furber , Paul Day, Four-phase micropipeline latch control circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.2, p.247-253, June 1996[doi>10.1109/92.502196]
Behnam Ghavami , Hossein Pedram, High performance asynchronous design flow using a novel static performance analysis method, Computers and Electrical Engineering, v.35 n.6, p.920-941, November, 2009[doi>10.1016/j.compeleceng.2008.11.025]
Behnam Ghavami , Hossein Pedram , Mehrdad Najibi, An EDA tool for implementation of low power and secure crypto-chips, Computers and Electrical Engineering, v.35 n.2, p.244-257, March, 2009[doi>10.1016/j.compeleceng.2008.06.014]
Behnam Ghavami , Hamid-Reza Zarandi , Arezoo Salarpour , Hossein Pedram, Diagnosis of faults in template-based asynchronous circuits, Proceedings of the 11th international conference on System-on-chip, p.38-41, October 05-07, 2009, Tampere, Finland
Ghavami, B., Pedram, H., and Niknahad, M. 2010. An efficient energy estimation methodology for quasi delay insensitive template-based asynchronous circuits.J. Low Power Electron. 6, 1, 1--9.
Ghavami, B., Raji, M., and Pedram, H. 2011a. Timing yield estimation of carbon nanotube-based digital circuits in the presence of nanotube density variation and metallic-nanotubes. InProceedings of the 12th International Symposium on Quality Electronic Design. 1--8.
Ghavami B., Raji, M., and Pedram, H. 2011b. A statistical-based material and process guidelines for design of carbon nanotube field-effect transistors in gigascale integrated circuits.Nanotechnol. 26, 22, 34, 345706.
Gennette Gill , Vishal Gupta , Montek Singh, Performance estimation and slack matching for pipelined asynchronous architectures with choice, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Puneet Gupta , Andrew B. Kahng, Manufacturing-Aware Physical Design, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.681, November 09-13, 2003[doi>10.1109/ICCAD.2003.94]
Haron, N. Z. and Hamdioui, S. 2008. Why is CMOS scaling coming to an end? InProceedings of the 3rd IEEE International Design and Test Workshop. 98--103.
Haselman, M. and Hauck, S. 2009. The future of integrated circuits: A survey of nanoelectronics.Proc. IEEE 98, 1, 11--38.
Safar Hatami , Hamed Abrishami , Massoud Pedram, Statistical timing analysis of flip-flops considering codependent setup and hold times, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366135]
International Technology Roadmap for Semiconductor 2007 Edition Executive Summary. http://www.itrs.netiLinks/2007ITRS/ExecSum2007.pdf.
Hiroshi Iwai, CMOS Scaling for sub-90 nm to sub-10 nm, Proceedings of the 17th International Conference on VLSI Design, p.30, January 05-09, 2004
Javey, A., Guo, J., Farmer, D. B., Wang, Q., Wang, D., Gordon, R. G., Lundstrom, M., and Dai, H. 2003. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics.Nano Lett. 4, 447--450.
Jiang Hu , S. S. Sapatnekar, A timing-constrained simultaneous global routing algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.9, p.1025-1036, November 2006[doi>10.1109/TCAD.2002.801083]
Kang, S. J., Kocabas, C., Ozel, T., Shim, M. , Pimparkar, N., Alam, M. A., Rotkin, S. V., and Rogers, J. A. 2007. High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes.Nat. Nanotechnol. 2, 4, 230--236.
L. Lavagno , K. Keutzer , A. L. Sangiovanni-Vincentelli, Synthesis of hazard-free asynchronous circuits with bounded wire delays, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.1, p.61-86, November 2006[doi>10.1109/43.363123]
Chuan Lin , Hai Zhou, Clock Skew Scheduling with Delay Padding for Prescribed Skew Domains, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.541-546, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358042]
Lin, A., Patil, N., Wei, H., Mitra, S., and Wong, H. S. P. 2009. ACCNT: A metallic-cnt-tolerant design methodology for carbon-nanotube VLSI: Concepts and experimental demonstration.IEEE Trans. Electron Devices 56, 12, 2969--2978.
Jui-Hsiang Liu , Ming-Feng Tsai , Lumdo Chen , Charlie Chung-Ping Chen, Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391648]
Jui-Hsiang Liu , Ming-Feng Tsai , Lumdo Chen , Charlie Chung-Ping Chen, Accurate and analytical statistical spatial correlation modeling based on singular value decomposition for VLSI DFM applications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.4, p.580-589, April 2010[doi>10.1109/TCAD.2010.2042890]
Martel, R., Schmidt, T., Shea, H. R., Hertel, T., and Avouris, P. 1998. Single- and multi-wall carbon nanotube field-effect transistors.Appl. Phys. Lett. 73, 17, 2447.
Martin, A. J., 1990. The limitations to delay-insensitivity in asynchronous circuits. InProceedings of the 6th MIT Conference on Advanced Research in VLSI. MIT Press.
Alain J. Martin , Piyush Prakash, Asynchronous Nano-Electronics: Preliminary Investigation, Proceedings of the 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems, p.58-68, April 07-10, 2008[doi>10.1109/ASYNC.2008.22]
McCluskey, E. J. 1963. Fundamental mode and pulse mode sequential circuits. InProceedings of the IFIP Congress. 725--730.
Miller, R. E. 1965. Sequential circuits and machines. InSwitching Theory 2, Wiley.
Murata, T. 1989. Petri Nets: Properties, analysis and applications.Proc. IEEE 77, 4, 541--580.
Farid N. Najm , Noel Menezes , Imad A. Ferzli, A Yield Model for Integrated Circuits and its Application to Statistical Timing Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.3, p.574-591, March 2007[doi>10.1109/TCAD.2006.883924]
Recep O. Ozdag , Peter A. Beerel, High-Speed QDI Asynchronous Pipelines, Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems, p.13, April 08-11, 2002
Nishant Patil , Jie Deng , H.-S. P. Wong , Subhasish Mitra, Automated design of misaligned-carbon-nanotube-immune circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278716]
N. Patil , Jie Deng , S. Mitra , H. -S.P. Wong, Circuit-Level Performance Benchmarking and Scalability Analysis of Carbon Nanotube Transistor Circuits, IEEE Transactions on Nanotechnology, v.8 n.1, p.37-45, January 2009[doi>10.1109/TNANO.2008.2006903]
Babak Rahbaran , Andreas Steininger, Is Asynchronous Logic More Robust Than Synchronous Logic?, IEEE Transactions on Dependable and Secure Computing, v.6 n.4, p.282-294, October 2009[doi>10.1109/TDSC.2008.37]
Mohsen Raji , Behnam Ghavami , Hossein Pedram , Hamid R. Zarandi, Process variation-aware performance analysis of asynchronous circuits, Microelectronics Journal, v.41 n.2-3, p.99-108, February, 2010[doi>10.1016/j.mejo.2009.12.013]
Raychowdhury, A., Keshavarzi, A., Kurtin, J., De, V., and Roy, K. 2006. Carbon nanotube field-effect transistors for high-performance digital circuits-dc analysis and modeling toward optimum transistor structure.IEEE Trans. Electron Devices 53, 11, 2711--2717.
Reddy, D., Register, L. F., Carpenter, G. D., and Banerjee, S. K. 2011. Graphene field-effect transistors.J. Phys. D: Appl. Phys. 44, 313001.
Ross, S. A. 2001.A First Course in Probability6th Ed. Prentice Hall.
Maitham Shams , Jo C. Ebergen , Mohamed I. Elmasry, Modeling and comparing CMOS implementations of the C-element, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.563-567, Dec. 1998[doi>10.1109/92.736128]
Skotnicki, T., Hutchby, J. A., King, T., Wong, H. S. P., and Boeuf, F. 2005. The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance.IEEE Circuits Devices Mag. 21,1, 16--26.
Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010
X. Wang , M. Kwiatkowska , G. Theodoropoulos , Q. Zhang, Opportunities and Challenges in Process-algebraic Verification of Asynchronous Circuit Designs, Electronic Notes in Theoretical Computer Science (ENTCS), v.146 n.2, p.189-206, January, 2006[doi>10.1016/j.entcs.2005.05.042]
Wong, H. S. P., Appenzeller, J., Derycke, V., Martel, R., Wind, S., and Avouris, P. 2003. Carbon nanotube field effect transistors -- fabrication, device physics, and circuit implications. InProceedings of the IEEE International Solid State Circuits Conference. 370--371.
Jie Zhang , Nishant Patil , Arash Hazeghi , Subhasish Mitra, Carbon nanotube circuits in the presence of carbon nanotube density variations, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629933]
Jie Zhang , Nishant P. Patil , Subhasish Mitra, Probabilistic analysis and design of metallic-carbon-nanotube-tolerant digital logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.9, p.1307-1320, September 2009[doi>10.1109/TCAD.2009.2023197]
Jie Zhang , Nishant Patil , Albert Lin , H.-S. Philip Wong , Subhasish Mitra, Carbon nanotube circuits: living with imperfections and variations, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
