// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/28/2025 15:58:26"

// 
// Device: Altera EP2C15AF484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module REGISTRADOR_32BIT (
	OUTPUT_A,
	LOAD,
	WRITE_NABLE,
	CLOCK,
	PARALLEL_LOAD,
	INPUT_B,
	INPUT_SELECT,
	INPUT_A,
	OUTPUT_A_EN,
	OUTPUT_B,
	OUTPUT_B_EN);
output 	[31:0] OUTPUT_A;
input 	LOAD;
input 	WRITE_NABLE;
input 	CLOCK;
input 	[31:0] PARALLEL_LOAD;
input 	[31:0] INPUT_B;
input 	INPUT_SELECT;
input 	[31:0] INPUT_A;
input 	OUTPUT_A_EN;
output 	[31:0] OUTPUT_B;
input 	OUTPUT_B_EN;

// Design Ports Information
// OUTPUT_A[31]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[30]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[29]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[28]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[27]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[26]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[25]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[24]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[23]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[22]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[21]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[20]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[19]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[18]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[17]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[16]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[15]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[14]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[13]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[12]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[11]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[10]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[9]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[8]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[6]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[4]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[3]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[2]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[1]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[0]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[31]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[30]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[29]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[28]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[27]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[26]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[25]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[24]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[23]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[22]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[21]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[20]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[19]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[18]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[17]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[16]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[15]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[14]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[13]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[12]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[11]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[10]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[9]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[8]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[7]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[6]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[5]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[3]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[2]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[1]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[0]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LOAD	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUTPUT_A_EN	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUTPUT_B_EN	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[31]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[31]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[31]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_SELECT	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[30]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[30]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[30]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[29]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[29]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[29]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[28]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[28]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[28]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[27]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[27]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[27]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[26]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[26]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[25]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[25]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[25]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[24]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[24]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[24]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[23]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[23]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[23]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[22]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[22]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[22]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[21]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[21]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[21]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[20]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[20]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[20]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[19]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[19]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[19]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[18]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[18]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[18]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[17]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[17]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[17]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[16]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[16]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[16]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[15]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[15]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[15]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[14]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[14]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[14]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[13]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[13]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[13]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[12]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[12]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[12]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[11]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[11]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[11]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[10]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[10]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[10]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[9]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[9]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[9]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[8]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[8]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[8]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[7]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[7]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[6]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[6]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[5]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[4]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[3]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[3]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[3]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[2]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[2]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[1]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[1]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL_LOAD[0]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[0]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[0]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRITE_NABLE	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst1~combout ;
wire \WRITE_NABLE~combout ;
wire \CLOCK~combout ;
wire \inst1~clkctrl_outclk ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst2|inst~1_combout ;
wire \inst2|inst~3_combout ;
wire \inst2|inst~_emulated_regout ;
wire \inst4[31]~0_combout ;
wire \inst2|inst~2_combout ;
wire \OUTPUT_A_EN~combout ;
wire \INPUT_SELECT~combout ;
wire \inst4[30]~1_combout ;
wire \inst2|inst29~1_combout ;
wire \inst2|inst29~3_combout ;
wire \inst2|inst29~_emulated_regout ;
wire \inst2|inst29~2_combout ;
wire \inst2|inst5~1_combout ;
wire \inst4[29]~2_combout ;
wire \inst2|inst5~3_combout ;
wire \inst2|inst5~_emulated_regout ;
wire \inst2|inst5~2_combout ;
wire \inst4[28]~3_combout ;
wire \inst2|inst9~1_combout ;
wire \inst2|inst9~3_combout ;
wire \inst2|inst9~_emulated_regout ;
wire \inst2|inst9~2_combout ;
wire \inst4[27]~4_combout ;
wire \inst2|inst14~1_combout ;
wire \inst2|inst14~3_combout ;
wire \inst2|inst14~_emulated_regout ;
wire \inst2|inst14~2_combout ;
wire \inst4[26]~5_combout ;
wire \inst2|inst17~1_combout ;
wire \inst2|inst17~3_combout ;
wire \inst2|inst17~_emulated_regout ;
wire \inst2|inst17~2_combout ;
wire \inst4[25]~6_combout ;
wire \inst2|inst21~1_combout ;
wire \inst2|inst21~3_combout ;
wire \inst2|inst21~_emulated_regout ;
wire \inst2|inst21~2_combout ;
wire \inst4[24]~7_combout ;
wire \inst2|inst26~1_combout ;
wire \inst2|inst26~3_combout ;
wire \inst2|inst26~_emulated_regout ;
wire \inst2|inst26~2_combout ;
wire \inst4[23]~8_combout ;
wire \inst10|inst~1_combout ;
wire \inst10|inst~3_combout ;
wire \inst10|inst~_emulated_regout ;
wire \inst10|inst~2_combout ;
wire \inst4[22]~9_combout ;
wire \inst10|inst29~1_combout ;
wire \inst10|inst29~3_combout ;
wire \inst10|inst29~_emulated_regout ;
wire \inst10|inst29~2_combout ;
wire \inst4[21]~10_combout ;
wire \inst10|inst5~1_combout ;
wire \inst10|inst5~3_combout ;
wire \inst10|inst5~_emulated_regout ;
wire \inst10|inst5~2_combout ;
wire \inst4[20]~11_combout ;
wire \inst10|inst9~1_combout ;
wire \inst10|inst9~3_combout ;
wire \inst10|inst9~_emulated_regout ;
wire \inst10|inst9~2_combout ;
wire \inst4[19]~12_combout ;
wire \inst10|inst14~1_combout ;
wire \inst10|inst14~3_combout ;
wire \inst10|inst14~_emulated_regout ;
wire \inst10|inst14~2_combout ;
wire \inst4[18]~13_combout ;
wire \inst10|inst17~1_combout ;
wire \inst10|inst17~3_combout ;
wire \inst10|inst17~_emulated_regout ;
wire \inst10|inst17~2_combout ;
wire \inst4[17]~14_combout ;
wire \inst10|inst21~1_combout ;
wire \inst10|inst21~3_combout ;
wire \inst10|inst21~_emulated_regout ;
wire \inst10|inst21~2_combout ;
wire \inst4[16]~15_combout ;
wire \inst10|inst26~1_combout ;
wire \inst10|inst26~3_combout ;
wire \inst10|inst26~_emulated_regout ;
wire \inst10|inst26~2_combout ;
wire \inst4[15]~16_combout ;
wire \inst8|inst~1_combout ;
wire \inst8|inst~3_combout ;
wire \inst8|inst~_emulated_regout ;
wire \inst8|inst~2_combout ;
wire \inst4[14]~17_combout ;
wire \inst8|inst29~1_combout ;
wire \inst8|inst29~3_combout ;
wire \inst8|inst29~_emulated_regout ;
wire \inst8|inst29~2_combout ;
wire \inst4[13]~18_combout ;
wire \inst8|inst5~1_combout ;
wire \inst8|inst5~3_combout ;
wire \inst8|inst5~_emulated_regout ;
wire \inst8|inst5~2_combout ;
wire \inst4[12]~19_combout ;
wire \inst8|inst9~1_combout ;
wire \inst8|inst9~3_combout ;
wire \inst8|inst9~_emulated_regout ;
wire \inst8|inst9~2_combout ;
wire \inst4[11]~20_combout ;
wire \inst8|inst14~1_combout ;
wire \inst8|inst14~3_combout ;
wire \inst8|inst14~_emulated_regout ;
wire \inst8|inst14~2_combout ;
wire \inst4[10]~21_combout ;
wire \inst8|inst17~1_combout ;
wire \inst8|inst17~3_combout ;
wire \inst8|inst17~_emulated_regout ;
wire \inst8|inst17~2_combout ;
wire \inst8|inst21~1_combout ;
wire \inst8|inst21~3_combout ;
wire \inst8|inst21~_emulated_regout ;
wire \inst4[9]~22_combout ;
wire \inst8|inst21~2_combout ;
wire \inst4[8]~23_combout ;
wire \inst8|inst26~1_combout ;
wire \inst8|inst26~3_combout ;
wire \inst8|inst26~_emulated_regout ;
wire \inst8|inst26~2_combout ;
wire \inst4[7]~24_combout ;
wire \inst|inst~1_combout ;
wire \inst|inst~3_combout ;
wire \inst|inst~_emulated_regout ;
wire \inst|inst~2_combout ;
wire \inst4[6]~25_combout ;
wire \inst|inst29~1_combout ;
wire \inst|inst29~3_combout ;
wire \inst|inst29~_emulated_regout ;
wire \inst|inst29~2_combout ;
wire \inst4[5]~26_combout ;
wire \inst|inst5~1_combout ;
wire \inst|inst5~3_combout ;
wire \inst|inst5~_emulated_regout ;
wire \inst|inst5~2_combout ;
wire \inst4[4]~27_combout ;
wire \inst|inst9~1_combout ;
wire \inst|inst9~3_combout ;
wire \inst|inst9~_emulated_regout ;
wire \inst|inst9~2_combout ;
wire \inst|inst14~1_combout ;
wire \inst4[3]~28_combout ;
wire \inst|inst14~3_combout ;
wire \inst|inst14~_emulated_regout ;
wire \inst|inst14~2_combout ;
wire \inst4[2]~29_combout ;
wire \inst|inst17~1_combout ;
wire \inst|inst17~3_combout ;
wire \inst|inst17~_emulated_regout ;
wire \inst|inst17~2_combout ;
wire \inst4[1]~30_combout ;
wire \inst|inst21~1_combout ;
wire \inst|inst21~3_combout ;
wire \inst|inst21~_emulated_regout ;
wire \inst|inst21~2_combout ;
wire \inst4[0]~31_combout ;
wire \inst|inst26~1_combout ;
wire \inst|inst26~3_combout ;
wire \inst|inst26~_emulated_regout ;
wire \inst|inst26~2_combout ;
wire \OUTPUT_B_EN~combout ;
wire [31:0] \PARALLEL_LOAD~combout ;
wire [31:0] \INPUT_B~combout ;
wire [31:0] \INPUT_A~combout ;


// Location: LCCOMB_X23_Y26_N16
cycloneii_lcell_comb inst1(
// Equation(s):
// \inst1~combout  = LCELL((\WRITE_NABLE~combout  & \CLOCK~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\WRITE_NABLE~combout ),
	.datad(\CLOCK~combout ),
	.cin(gnd),
	.combout(\inst1~combout ),
	.cout());
// synopsys translate_off
defparam inst1.lut_mask = 16'hF000;
defparam inst1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[30]));
// synopsys translate_off
defparam \INPUT_A[30]~I .input_async_reset = "none";
defparam \INPUT_A[30]~I .input_power_up = "low";
defparam \INPUT_A[30]~I .input_register_mode = "none";
defparam \INPUT_A[30]~I .input_sync_reset = "none";
defparam \INPUT_A[30]~I .oe_async_reset = "none";
defparam \INPUT_A[30]~I .oe_power_up = "low";
defparam \INPUT_A[30]~I .oe_register_mode = "none";
defparam \INPUT_A[30]~I .oe_sync_reset = "none";
defparam \INPUT_A[30]~I .operation_mode = "input";
defparam \INPUT_A[30]~I .output_async_reset = "none";
defparam \INPUT_A[30]~I .output_power_up = "low";
defparam \INPUT_A[30]~I .output_register_mode = "none";
defparam \INPUT_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[28]));
// synopsys translate_off
defparam \INPUT_A[28]~I .input_async_reset = "none";
defparam \INPUT_A[28]~I .input_power_up = "low";
defparam \INPUT_A[28]~I .input_register_mode = "none";
defparam \INPUT_A[28]~I .input_sync_reset = "none";
defparam \INPUT_A[28]~I .oe_async_reset = "none";
defparam \INPUT_A[28]~I .oe_power_up = "low";
defparam \INPUT_A[28]~I .oe_register_mode = "none";
defparam \INPUT_A[28]~I .oe_sync_reset = "none";
defparam \INPUT_A[28]~I .operation_mode = "input";
defparam \INPUT_A[28]~I .output_async_reset = "none";
defparam \INPUT_A[28]~I .output_power_up = "low";
defparam \INPUT_A[28]~I .output_register_mode = "none";
defparam \INPUT_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[27]));
// synopsys translate_off
defparam \INPUT_B[27]~I .input_async_reset = "none";
defparam \INPUT_B[27]~I .input_power_up = "low";
defparam \INPUT_B[27]~I .input_register_mode = "none";
defparam \INPUT_B[27]~I .input_sync_reset = "none";
defparam \INPUT_B[27]~I .oe_async_reset = "none";
defparam \INPUT_B[27]~I .oe_power_up = "low";
defparam \INPUT_B[27]~I .oe_register_mode = "none";
defparam \INPUT_B[27]~I .oe_sync_reset = "none";
defparam \INPUT_B[27]~I .operation_mode = "input";
defparam \INPUT_B[27]~I .output_async_reset = "none";
defparam \INPUT_B[27]~I .output_power_up = "low";
defparam \INPUT_B[27]~I .output_register_mode = "none";
defparam \INPUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[26]));
// synopsys translate_off
defparam \INPUT_B[26]~I .input_async_reset = "none";
defparam \INPUT_B[26]~I .input_power_up = "low";
defparam \INPUT_B[26]~I .input_register_mode = "none";
defparam \INPUT_B[26]~I .input_sync_reset = "none";
defparam \INPUT_B[26]~I .oe_async_reset = "none";
defparam \INPUT_B[26]~I .oe_power_up = "low";
defparam \INPUT_B[26]~I .oe_register_mode = "none";
defparam \INPUT_B[26]~I .oe_sync_reset = "none";
defparam \INPUT_B[26]~I .operation_mode = "input";
defparam \INPUT_B[26]~I .output_async_reset = "none";
defparam \INPUT_B[26]~I .output_power_up = "low";
defparam \INPUT_B[26]~I .output_register_mode = "none";
defparam \INPUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[25]));
// synopsys translate_off
defparam \INPUT_A[25]~I .input_async_reset = "none";
defparam \INPUT_A[25]~I .input_power_up = "low";
defparam \INPUT_A[25]~I .input_register_mode = "none";
defparam \INPUT_A[25]~I .input_sync_reset = "none";
defparam \INPUT_A[25]~I .oe_async_reset = "none";
defparam \INPUT_A[25]~I .oe_power_up = "low";
defparam \INPUT_A[25]~I .oe_register_mode = "none";
defparam \INPUT_A[25]~I .oe_sync_reset = "none";
defparam \INPUT_A[25]~I .operation_mode = "input";
defparam \INPUT_A[25]~I .output_async_reset = "none";
defparam \INPUT_A[25]~I .output_power_up = "low";
defparam \INPUT_A[25]~I .output_register_mode = "none";
defparam \INPUT_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[24]));
// synopsys translate_off
defparam \INPUT_B[24]~I .input_async_reset = "none";
defparam \INPUT_B[24]~I .input_power_up = "low";
defparam \INPUT_B[24]~I .input_register_mode = "none";
defparam \INPUT_B[24]~I .input_sync_reset = "none";
defparam \INPUT_B[24]~I .oe_async_reset = "none";
defparam \INPUT_B[24]~I .oe_power_up = "low";
defparam \INPUT_B[24]~I .oe_register_mode = "none";
defparam \INPUT_B[24]~I .oe_sync_reset = "none";
defparam \INPUT_B[24]~I .operation_mode = "input";
defparam \INPUT_B[24]~I .output_async_reset = "none";
defparam \INPUT_B[24]~I .output_power_up = "low";
defparam \INPUT_B[24]~I .output_register_mode = "none";
defparam \INPUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[12]));
// synopsys translate_off
defparam \INPUT_B[12]~I .input_async_reset = "none";
defparam \INPUT_B[12]~I .input_power_up = "low";
defparam \INPUT_B[12]~I .input_register_mode = "none";
defparam \INPUT_B[12]~I .input_sync_reset = "none";
defparam \INPUT_B[12]~I .oe_async_reset = "none";
defparam \INPUT_B[12]~I .oe_power_up = "low";
defparam \INPUT_B[12]~I .oe_register_mode = "none";
defparam \INPUT_B[12]~I .oe_sync_reset = "none";
defparam \INPUT_B[12]~I .operation_mode = "input";
defparam \INPUT_B[12]~I .output_async_reset = "none";
defparam \INPUT_B[12]~I .output_power_up = "low";
defparam \INPUT_B[12]~I .output_register_mode = "none";
defparam \INPUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[11]));
// synopsys translate_off
defparam \INPUT_A[11]~I .input_async_reset = "none";
defparam \INPUT_A[11]~I .input_power_up = "low";
defparam \INPUT_A[11]~I .input_register_mode = "none";
defparam \INPUT_A[11]~I .input_sync_reset = "none";
defparam \INPUT_A[11]~I .oe_async_reset = "none";
defparam \INPUT_A[11]~I .oe_power_up = "low";
defparam \INPUT_A[11]~I .oe_register_mode = "none";
defparam \INPUT_A[11]~I .oe_sync_reset = "none";
defparam \INPUT_A[11]~I .operation_mode = "input";
defparam \INPUT_A[11]~I .output_async_reset = "none";
defparam \INPUT_A[11]~I .output_power_up = "low";
defparam \INPUT_A[11]~I .output_register_mode = "none";
defparam \INPUT_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[9]));
// synopsys translate_off
defparam \INPUT_A[9]~I .input_async_reset = "none";
defparam \INPUT_A[9]~I .input_power_up = "low";
defparam \INPUT_A[9]~I .input_register_mode = "none";
defparam \INPUT_A[9]~I .input_sync_reset = "none";
defparam \INPUT_A[9]~I .oe_async_reset = "none";
defparam \INPUT_A[9]~I .oe_power_up = "low";
defparam \INPUT_A[9]~I .oe_register_mode = "none";
defparam \INPUT_A[9]~I .oe_sync_reset = "none";
defparam \INPUT_A[9]~I .operation_mode = "input";
defparam \INPUT_A[9]~I .output_async_reset = "none";
defparam \INPUT_A[9]~I .output_power_up = "low";
defparam \INPUT_A[9]~I .output_register_mode = "none";
defparam \INPUT_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[8]));
// synopsys translate_off
defparam \INPUT_A[8]~I .input_async_reset = "none";
defparam \INPUT_A[8]~I .input_power_up = "low";
defparam \INPUT_A[8]~I .input_register_mode = "none";
defparam \INPUT_A[8]~I .input_sync_reset = "none";
defparam \INPUT_A[8]~I .oe_async_reset = "none";
defparam \INPUT_A[8]~I .oe_power_up = "low";
defparam \INPUT_A[8]~I .oe_register_mode = "none";
defparam \INPUT_A[8]~I .oe_sync_reset = "none";
defparam \INPUT_A[8]~I .operation_mode = "input";
defparam \INPUT_A[8]~I .output_async_reset = "none";
defparam \INPUT_A[8]~I .output_power_up = "low";
defparam \INPUT_A[8]~I .output_register_mode = "none";
defparam \INPUT_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[5]));
// synopsys translate_off
defparam \INPUT_B[5]~I .input_async_reset = "none";
defparam \INPUT_B[5]~I .input_power_up = "low";
defparam \INPUT_B[5]~I .input_register_mode = "none";
defparam \INPUT_B[5]~I .input_sync_reset = "none";
defparam \INPUT_B[5]~I .oe_async_reset = "none";
defparam \INPUT_B[5]~I .oe_power_up = "low";
defparam \INPUT_B[5]~I .oe_register_mode = "none";
defparam \INPUT_B[5]~I .oe_sync_reset = "none";
defparam \INPUT_B[5]~I .operation_mode = "input";
defparam \INPUT_B[5]~I .output_async_reset = "none";
defparam \INPUT_B[5]~I .output_power_up = "low";
defparam \INPUT_B[5]~I .output_register_mode = "none";
defparam \INPUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[1]));
// synopsys translate_off
defparam \INPUT_B[1]~I .input_async_reset = "none";
defparam \INPUT_B[1]~I .input_power_up = "low";
defparam \INPUT_B[1]~I .input_register_mode = "none";
defparam \INPUT_B[1]~I .input_sync_reset = "none";
defparam \INPUT_B[1]~I .oe_async_reset = "none";
defparam \INPUT_B[1]~I .oe_power_up = "low";
defparam \INPUT_B[1]~I .oe_register_mode = "none";
defparam \INPUT_B[1]~I .oe_sync_reset = "none";
defparam \INPUT_B[1]~I .operation_mode = "input";
defparam \INPUT_B[1]~I .output_async_reset = "none";
defparam \INPUT_B[1]~I .output_power_up = "low";
defparam \INPUT_B[1]~I .output_register_mode = "none";
defparam \INPUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRITE_NABLE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WRITE_NABLE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRITE_NABLE));
// synopsys translate_off
defparam \WRITE_NABLE~I .input_async_reset = "none";
defparam \WRITE_NABLE~I .input_power_up = "low";
defparam \WRITE_NABLE~I .input_register_mode = "none";
defparam \WRITE_NABLE~I .input_sync_reset = "none";
defparam \WRITE_NABLE~I .oe_async_reset = "none";
defparam \WRITE_NABLE~I .oe_power_up = "low";
defparam \WRITE_NABLE~I .oe_register_mode = "none";
defparam \WRITE_NABLE~I .oe_sync_reset = "none";
defparam \WRITE_NABLE~I .operation_mode = "input";
defparam \WRITE_NABLE~I .output_async_reset = "none";
defparam \WRITE_NABLE~I .output_power_up = "low";
defparam \WRITE_NABLE~I .output_register_mode = "none";
defparam \WRITE_NABLE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \inst1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1~clkctrl .clock_type = "global clock";
defparam \inst1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N24
cycloneii_lcell_comb \inst2|inst~1 (
// Equation(s):
// \inst2|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[31]~0_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst~1_combout )))

	.dataa(\inst4[31]~0_combout ),
	.datab(vcc),
	.datac(\inst2|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst~1 .lut_mask = 16'hAAF0;
defparam \inst2|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[31]));
// synopsys translate_off
defparam \PARALLEL_LOAD[31]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[31]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[31]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[31]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[31]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[31]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[31]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[31]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[31]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[31]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[31]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[31]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N8
cycloneii_lcell_comb \inst2|inst~3 (
// Equation(s):
// \inst2|inst~3_combout  = \inst2|inst~1_combout  $ (\PARALLEL_LOAD~combout [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|inst~1_combout ),
	.datad(\PARALLEL_LOAD~combout [31]),
	.cin(gnd),
	.combout(\inst2|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst~3 .lut_mask = 16'h0FF0;
defparam \inst2|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N9
cycloneii_lcell_ff \inst2|inst~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst2|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst~_emulated_regout ));

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[31]));
// synopsys translate_off
defparam \INPUT_B[31]~I .input_async_reset = "none";
defparam \INPUT_B[31]~I .input_power_up = "low";
defparam \INPUT_B[31]~I .input_register_mode = "none";
defparam \INPUT_B[31]~I .input_sync_reset = "none";
defparam \INPUT_B[31]~I .oe_async_reset = "none";
defparam \INPUT_B[31]~I .oe_power_up = "low";
defparam \INPUT_B[31]~I .oe_register_mode = "none";
defparam \INPUT_B[31]~I .oe_sync_reset = "none";
defparam \INPUT_B[31]~I .operation_mode = "input";
defparam \INPUT_B[31]~I .output_async_reset = "none";
defparam \INPUT_B[31]~I .output_power_up = "low";
defparam \INPUT_B[31]~I .output_register_mode = "none";
defparam \INPUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[31]));
// synopsys translate_off
defparam \INPUT_A[31]~I .input_async_reset = "none";
defparam \INPUT_A[31]~I .input_power_up = "low";
defparam \INPUT_A[31]~I .input_register_mode = "none";
defparam \INPUT_A[31]~I .input_sync_reset = "none";
defparam \INPUT_A[31]~I .oe_async_reset = "none";
defparam \INPUT_A[31]~I .oe_power_up = "low";
defparam \INPUT_A[31]~I .oe_register_mode = "none";
defparam \INPUT_A[31]~I .oe_sync_reset = "none";
defparam \INPUT_A[31]~I .operation_mode = "input";
defparam \INPUT_A[31]~I .output_async_reset = "none";
defparam \INPUT_A[31]~I .output_power_up = "low";
defparam \INPUT_A[31]~I .output_register_mode = "none";
defparam \INPUT_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N16
cycloneii_lcell_comb \inst4[31]~0 (
// Equation(s):
// \inst4[31]~0_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [31]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [31]))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_B~combout [31]),
	.datac(\INPUT_A~combout [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[31]~0 .lut_mask = 16'hE4E4;
defparam \inst4[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N26
cycloneii_lcell_comb \inst2|inst~2 (
// Equation(s):
// \inst2|inst~2_combout  = (\LOAD~combout  & (((\inst4[31]~0_combout )))) # (!\LOAD~combout  & (\inst2|inst~1_combout  $ ((\inst2|inst~_emulated_regout ))))

	.dataa(\inst2|inst~1_combout ),
	.datab(\inst2|inst~_emulated_regout ),
	.datac(\inst4[31]~0_combout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst2|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst~2 .lut_mask = 16'hF066;
defparam \inst2|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUTPUT_A_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUTPUT_A_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A_EN));
// synopsys translate_off
defparam \OUTPUT_A_EN~I .input_async_reset = "none";
defparam \OUTPUT_A_EN~I .input_power_up = "low";
defparam \OUTPUT_A_EN~I .input_register_mode = "none";
defparam \OUTPUT_A_EN~I .input_sync_reset = "none";
defparam \OUTPUT_A_EN~I .oe_async_reset = "none";
defparam \OUTPUT_A_EN~I .oe_power_up = "low";
defparam \OUTPUT_A_EN~I .oe_register_mode = "none";
defparam \OUTPUT_A_EN~I .oe_sync_reset = "none";
defparam \OUTPUT_A_EN~I .operation_mode = "input";
defparam \OUTPUT_A_EN~I .output_async_reset = "none";
defparam \OUTPUT_A_EN~I .output_power_up = "low";
defparam \OUTPUT_A_EN~I .output_register_mode = "none";
defparam \OUTPUT_A_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_SELECT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_SELECT~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_SELECT));
// synopsys translate_off
defparam \INPUT_SELECT~I .input_async_reset = "none";
defparam \INPUT_SELECT~I .input_power_up = "low";
defparam \INPUT_SELECT~I .input_register_mode = "none";
defparam \INPUT_SELECT~I .input_sync_reset = "none";
defparam \INPUT_SELECT~I .oe_async_reset = "none";
defparam \INPUT_SELECT~I .oe_power_up = "low";
defparam \INPUT_SELECT~I .oe_register_mode = "none";
defparam \INPUT_SELECT~I .oe_sync_reset = "none";
defparam \INPUT_SELECT~I .operation_mode = "input";
defparam \INPUT_SELECT~I .output_async_reset = "none";
defparam \INPUT_SELECT~I .output_power_up = "low";
defparam \INPUT_SELECT~I .output_register_mode = "none";
defparam \INPUT_SELECT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[30]));
// synopsys translate_off
defparam \INPUT_B[30]~I .input_async_reset = "none";
defparam \INPUT_B[30]~I .input_power_up = "low";
defparam \INPUT_B[30]~I .input_register_mode = "none";
defparam \INPUT_B[30]~I .input_sync_reset = "none";
defparam \INPUT_B[30]~I .oe_async_reset = "none";
defparam \INPUT_B[30]~I .oe_power_up = "low";
defparam \INPUT_B[30]~I .oe_register_mode = "none";
defparam \INPUT_B[30]~I .oe_sync_reset = "none";
defparam \INPUT_B[30]~I .operation_mode = "input";
defparam \INPUT_B[30]~I .output_async_reset = "none";
defparam \INPUT_B[30]~I .output_power_up = "low";
defparam \INPUT_B[30]~I .output_register_mode = "none";
defparam \INPUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N18
cycloneii_lcell_comb \inst4[30]~1 (
// Equation(s):
// \inst4[30]~1_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [30])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [30])))

	.dataa(\INPUT_A~combout [30]),
	.datab(vcc),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [30]),
	.cin(gnd),
	.combout(\inst4[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[30]~1 .lut_mask = 16'hAFA0;
defparam \inst4[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N10
cycloneii_lcell_comb \inst2|inst29~1 (
// Equation(s):
// \inst2|inst29~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[30]~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst29~1_combout )))

	.dataa(vcc),
	.datab(\inst4[30]~1_combout ),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst2|inst29~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst29~1 .lut_mask = 16'hCFC0;
defparam \inst2|inst29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[30]));
// synopsys translate_off
defparam \PARALLEL_LOAD[30]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[30]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[30]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[30]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[30]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[30]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[30]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[30]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[30]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[30]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[30]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[30]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N28
cycloneii_lcell_comb \inst2|inst29~3 (
// Equation(s):
// \inst2|inst29~3_combout  = \inst2|inst29~1_combout  $ (\PARALLEL_LOAD~combout [30])

	.dataa(\inst2|inst29~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL_LOAD~combout [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst29~3 .lut_mask = 16'h5A5A;
defparam \inst2|inst29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N29
cycloneii_lcell_ff \inst2|inst29~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst2|inst29~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst29~_emulated_regout ));

// Location: LCCOMB_X1_Y4_N22
cycloneii_lcell_comb \inst2|inst29~2 (
// Equation(s):
// \inst2|inst29~2_combout  = (\LOAD~combout  & (((\inst4[30]~1_combout )))) # (!\LOAD~combout  & (\inst2|inst29~1_combout  $ (((\inst2|inst29~_emulated_regout )))))

	.dataa(\inst2|inst29~1_combout ),
	.datab(\inst4[30]~1_combout ),
	.datac(\inst2|inst29~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst2|inst29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst29~2 .lut_mask = 16'hCC5A;
defparam \inst2|inst29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N4
cycloneii_lcell_comb \inst2|inst5~1 (
// Equation(s):
// \inst2|inst5~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[29]~2_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst5~1_combout )))

	.dataa(\inst4[29]~2_combout ),
	.datab(vcc),
	.datac(\inst2|inst5~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5~1 .lut_mask = 16'hAAF0;
defparam \inst2|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[29]));
// synopsys translate_off
defparam \INPUT_A[29]~I .input_async_reset = "none";
defparam \INPUT_A[29]~I .input_power_up = "low";
defparam \INPUT_A[29]~I .input_register_mode = "none";
defparam \INPUT_A[29]~I .input_sync_reset = "none";
defparam \INPUT_A[29]~I .oe_async_reset = "none";
defparam \INPUT_A[29]~I .oe_power_up = "low";
defparam \INPUT_A[29]~I .oe_register_mode = "none";
defparam \INPUT_A[29]~I .oe_sync_reset = "none";
defparam \INPUT_A[29]~I .operation_mode = "input";
defparam \INPUT_A[29]~I .output_async_reset = "none";
defparam \INPUT_A[29]~I .output_power_up = "low";
defparam \INPUT_A[29]~I .output_register_mode = "none";
defparam \INPUT_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[29]));
// synopsys translate_off
defparam \INPUT_B[29]~I .input_async_reset = "none";
defparam \INPUT_B[29]~I .input_power_up = "low";
defparam \INPUT_B[29]~I .input_register_mode = "none";
defparam \INPUT_B[29]~I .input_sync_reset = "none";
defparam \INPUT_B[29]~I .oe_async_reset = "none";
defparam \INPUT_B[29]~I .oe_power_up = "low";
defparam \INPUT_B[29]~I .oe_register_mode = "none";
defparam \INPUT_B[29]~I .oe_sync_reset = "none";
defparam \INPUT_B[29]~I .operation_mode = "input";
defparam \INPUT_B[29]~I .output_async_reset = "none";
defparam \INPUT_B[29]~I .output_power_up = "low";
defparam \INPUT_B[29]~I .output_register_mode = "none";
defparam \INPUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N20
cycloneii_lcell_comb \inst4[29]~2 (
// Equation(s):
// \inst4[29]~2_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [29])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [29])))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_A~combout [29]),
	.datac(\INPUT_B~combout [29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[29]~2 .lut_mask = 16'hD8D8;
defparam \inst4[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[29]));
// synopsys translate_off
defparam \PARALLEL_LOAD[29]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[29]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[29]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[29]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[29]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[29]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[29]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[29]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[29]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[29]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[29]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[29]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N0
cycloneii_lcell_comb \inst2|inst5~3 (
// Equation(s):
// \inst2|inst5~3_combout  = \PARALLEL_LOAD~combout [29] $ (\inst2|inst5~1_combout )

	.dataa(vcc),
	.datab(\PARALLEL_LOAD~combout [29]),
	.datac(\inst2|inst5~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5~3 .lut_mask = 16'h3C3C;
defparam \inst2|inst5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N1
cycloneii_lcell_ff \inst2|inst5~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst2|inst5~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst5~_emulated_regout ));

// Location: LCCOMB_X1_Y4_N2
cycloneii_lcell_comb \inst2|inst5~2 (
// Equation(s):
// \inst2|inst5~2_combout  = (\LOAD~combout  & (((\inst4[29]~2_combout )))) # (!\LOAD~combout  & (\inst2|inst5~1_combout  $ (((\inst2|inst5~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst2|inst5~1_combout ),
	.datac(\inst4[29]~2_combout ),
	.datad(\inst2|inst5~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5~2 .lut_mask = 16'hB1E4;
defparam \inst2|inst5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[28]));
// synopsys translate_off
defparam \INPUT_B[28]~I .input_async_reset = "none";
defparam \INPUT_B[28]~I .input_power_up = "low";
defparam \INPUT_B[28]~I .input_register_mode = "none";
defparam \INPUT_B[28]~I .input_sync_reset = "none";
defparam \INPUT_B[28]~I .oe_async_reset = "none";
defparam \INPUT_B[28]~I .oe_power_up = "low";
defparam \INPUT_B[28]~I .oe_register_mode = "none";
defparam \INPUT_B[28]~I .oe_sync_reset = "none";
defparam \INPUT_B[28]~I .operation_mode = "input";
defparam \INPUT_B[28]~I .output_async_reset = "none";
defparam \INPUT_B[28]~I .output_power_up = "low";
defparam \INPUT_B[28]~I .output_register_mode = "none";
defparam \INPUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N14
cycloneii_lcell_comb \inst4[28]~3 (
// Equation(s):
// \inst4[28]~3_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [28])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [28])))

	.dataa(\INPUT_A~combout [28]),
	.datab(\INPUT_B~combout [28]),
	.datac(\INPUT_SELECT~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[28]~3 .lut_mask = 16'hACAC;
defparam \inst4[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N30
cycloneii_lcell_comb \inst2|inst9~1 (
// Equation(s):
// \inst2|inst9~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[28]~3_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst9~1_combout )))

	.dataa(vcc),
	.datab(\inst4[28]~3_combout ),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst2|inst9~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9~1 .lut_mask = 16'hCFC0;
defparam \inst2|inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[28]));
// synopsys translate_off
defparam \PARALLEL_LOAD[28]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[28]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[28]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[28]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[28]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[28]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[28]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[28]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[28]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[28]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[28]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[28]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N12
cycloneii_lcell_comb \inst2|inst9~3 (
// Equation(s):
// \inst2|inst9~3_combout  = \inst2|inst9~1_combout  $ (\PARALLEL_LOAD~combout [28])

	.dataa(vcc),
	.datab(\inst2|inst9~1_combout ),
	.datac(vcc),
	.datad(\PARALLEL_LOAD~combout [28]),
	.cin(gnd),
	.combout(\inst2|inst9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9~3 .lut_mask = 16'h33CC;
defparam \inst2|inst9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N13
cycloneii_lcell_ff \inst2|inst9~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst2|inst9~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst9~_emulated_regout ));

// Location: LCCOMB_X1_Y4_N6
cycloneii_lcell_comb \inst2|inst9~2 (
// Equation(s):
// \inst2|inst9~2_combout  = (\LOAD~combout  & (((\inst4[28]~3_combout )))) # (!\LOAD~combout  & (\inst2|inst9~1_combout  $ (((\inst2|inst9~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst2|inst9~1_combout ),
	.datac(\inst4[28]~3_combout ),
	.datad(\inst2|inst9~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9~2 .lut_mask = 16'hB1E4;
defparam \inst2|inst9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[27]));
// synopsys translate_off
defparam \INPUT_A[27]~I .input_async_reset = "none";
defparam \INPUT_A[27]~I .input_power_up = "low";
defparam \INPUT_A[27]~I .input_register_mode = "none";
defparam \INPUT_A[27]~I .input_sync_reset = "none";
defparam \INPUT_A[27]~I .oe_async_reset = "none";
defparam \INPUT_A[27]~I .oe_power_up = "low";
defparam \INPUT_A[27]~I .oe_register_mode = "none";
defparam \INPUT_A[27]~I .oe_sync_reset = "none";
defparam \INPUT_A[27]~I .operation_mode = "input";
defparam \INPUT_A[27]~I .output_async_reset = "none";
defparam \INPUT_A[27]~I .output_power_up = "low";
defparam \INPUT_A[27]~I .output_register_mode = "none";
defparam \INPUT_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cycloneii_lcell_comb \inst4[27]~4 (
// Equation(s):
// \inst4[27]~4_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [27]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [27]))

	.dataa(\INPUT_B~combout [27]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [27]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[27]~4 .lut_mask = 16'hE2E2;
defparam \inst4[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cycloneii_lcell_comb \inst2|inst14~1 (
// Equation(s):
// \inst2|inst14~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[27]~4_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst14~1_combout )))

	.dataa(vcc),
	.datab(\inst4[27]~4_combout ),
	.datac(\inst2|inst14~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst14~1 .lut_mask = 16'hCCF0;
defparam \inst2|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[27]));
// synopsys translate_off
defparam \PARALLEL_LOAD[27]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[27]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[27]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[27]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[27]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[27]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[27]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[27]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[27]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[27]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[27]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[27]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cycloneii_lcell_comb \inst2|inst14~3 (
// Equation(s):
// \inst2|inst14~3_combout  = \inst2|inst14~1_combout  $ (\PARALLEL_LOAD~combout [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|inst14~1_combout ),
	.datad(\PARALLEL_LOAD~combout [27]),
	.cin(gnd),
	.combout(\inst2|inst14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst14~3 .lut_mask = 16'h0FF0;
defparam \inst2|inst14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N1
cycloneii_lcell_ff \inst2|inst14~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst2|inst14~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst14~_emulated_regout ));

// Location: LCCOMB_X19_Y26_N26
cycloneii_lcell_comb \inst2|inst14~2 (
// Equation(s):
// \inst2|inst14~2_combout  = (\LOAD~combout  & (((\inst4[27]~4_combout )))) # (!\LOAD~combout  & (\inst2|inst14~1_combout  $ (((\inst2|inst14~_emulated_regout )))))

	.dataa(\inst2|inst14~1_combout ),
	.datab(\inst4[27]~4_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst2|inst14~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst14~2 .lut_mask = 16'hC5CA;
defparam \inst2|inst14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[26]));
// synopsys translate_off
defparam \INPUT_A[26]~I .input_async_reset = "none";
defparam \INPUT_A[26]~I .input_power_up = "low";
defparam \INPUT_A[26]~I .input_register_mode = "none";
defparam \INPUT_A[26]~I .input_sync_reset = "none";
defparam \INPUT_A[26]~I .oe_async_reset = "none";
defparam \INPUT_A[26]~I .oe_power_up = "low";
defparam \INPUT_A[26]~I .oe_register_mode = "none";
defparam \INPUT_A[26]~I .oe_sync_reset = "none";
defparam \INPUT_A[26]~I .operation_mode = "input";
defparam \INPUT_A[26]~I .output_async_reset = "none";
defparam \INPUT_A[26]~I .output_power_up = "low";
defparam \INPUT_A[26]~I .output_register_mode = "none";
defparam \INPUT_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cycloneii_lcell_comb \inst4[26]~5 (
// Equation(s):
// \inst4[26]~5_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [26]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [26]))

	.dataa(\INPUT_B~combout [26]),
	.datab(\INPUT_SELECT~combout ),
	.datac(vcc),
	.datad(\INPUT_A~combout [26]),
	.cin(gnd),
	.combout(\inst4[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[26]~5 .lut_mask = 16'hEE22;
defparam \inst4[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cycloneii_lcell_comb \inst2|inst17~1 (
// Equation(s):
// \inst2|inst17~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[26]~5_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst17~1_combout )))

	.dataa(\inst4[26]~5_combout ),
	.datab(\inst2|inst17~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst17~1 .lut_mask = 16'hAACC;
defparam \inst2|inst17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[26]));
// synopsys translate_off
defparam \PARALLEL_LOAD[26]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[26]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[26]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[26]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[26]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[26]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[26]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[26]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[26]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[26]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[26]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[26]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cycloneii_lcell_comb \inst2|inst17~3 (
// Equation(s):
// \inst2|inst17~3_combout  = \inst2|inst17~1_combout  $ (\PARALLEL_LOAD~combout [26])

	.dataa(vcc),
	.datab(\inst2|inst17~1_combout ),
	.datac(vcc),
	.datad(\PARALLEL_LOAD~combout [26]),
	.cin(gnd),
	.combout(\inst2|inst17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst17~3 .lut_mask = 16'h33CC;
defparam \inst2|inst17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N29
cycloneii_lcell_ff \inst2|inst17~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst2|inst17~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst17~_emulated_regout ));

// Location: LCCOMB_X19_Y26_N22
cycloneii_lcell_comb \inst2|inst17~2 (
// Equation(s):
// \inst2|inst17~2_combout  = (\LOAD~combout  & (\inst4[26]~5_combout )) # (!\LOAD~combout  & ((\inst2|inst17~1_combout  $ (\inst2|inst17~_emulated_regout ))))

	.dataa(\inst4[26]~5_combout ),
	.datab(\inst2|inst17~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst2|inst17~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst17~2 .lut_mask = 16'hA3AC;
defparam \inst2|inst17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[25]));
// synopsys translate_off
defparam \INPUT_B[25]~I .input_async_reset = "none";
defparam \INPUT_B[25]~I .input_power_up = "low";
defparam \INPUT_B[25]~I .input_register_mode = "none";
defparam \INPUT_B[25]~I .input_sync_reset = "none";
defparam \INPUT_B[25]~I .oe_async_reset = "none";
defparam \INPUT_B[25]~I .oe_power_up = "low";
defparam \INPUT_B[25]~I .oe_register_mode = "none";
defparam \INPUT_B[25]~I .oe_sync_reset = "none";
defparam \INPUT_B[25]~I .operation_mode = "input";
defparam \INPUT_B[25]~I .output_async_reset = "none";
defparam \INPUT_B[25]~I .output_power_up = "low";
defparam \INPUT_B[25]~I .output_register_mode = "none";
defparam \INPUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cycloneii_lcell_comb \inst4[25]~6 (
// Equation(s):
// \inst4[25]~6_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [25])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [25])))

	.dataa(\INPUT_A~combout [25]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[25]~6 .lut_mask = 16'hB8B8;
defparam \inst4[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cycloneii_lcell_comb \inst2|inst21~1 (
// Equation(s):
// \inst2|inst21~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[25]~6_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst21~1_combout )))

	.dataa(\inst4[25]~6_combout ),
	.datab(vcc),
	.datac(\inst2|inst21~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst21~1 .lut_mask = 16'hAAF0;
defparam \inst2|inst21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[25]));
// synopsys translate_off
defparam \PARALLEL_LOAD[25]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[25]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[25]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[25]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[25]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[25]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[25]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[25]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[25]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[25]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[25]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[25]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cycloneii_lcell_comb \inst2|inst21~3 (
// Equation(s):
// \inst2|inst21~3_combout  = \inst2|inst21~1_combout  $ (\PARALLEL_LOAD~combout [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|inst21~1_combout ),
	.datad(\PARALLEL_LOAD~combout [25]),
	.cin(gnd),
	.combout(\inst2|inst21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst21~3 .lut_mask = 16'h0FF0;
defparam \inst2|inst21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N17
cycloneii_lcell_ff \inst2|inst21~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst2|inst21~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst21~_emulated_regout ));

// Location: LCCOMB_X19_Y26_N18
cycloneii_lcell_comb \inst2|inst21~2 (
// Equation(s):
// \inst2|inst21~2_combout  = (\LOAD~combout  & (\inst4[25]~6_combout )) # (!\LOAD~combout  & ((\inst2|inst21~1_combout  $ (\inst2|inst21~_emulated_regout ))))

	.dataa(\inst4[25]~6_combout ),
	.datab(\inst2|inst21~1_combout ),
	.datac(\inst2|inst21~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst2|inst21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst21~2 .lut_mask = 16'hAA3C;
defparam \inst2|inst21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[24]));
// synopsys translate_off
defparam \INPUT_A[24]~I .input_async_reset = "none";
defparam \INPUT_A[24]~I .input_power_up = "low";
defparam \INPUT_A[24]~I .input_register_mode = "none";
defparam \INPUT_A[24]~I .input_sync_reset = "none";
defparam \INPUT_A[24]~I .oe_async_reset = "none";
defparam \INPUT_A[24]~I .oe_power_up = "low";
defparam \INPUT_A[24]~I .oe_register_mode = "none";
defparam \INPUT_A[24]~I .oe_sync_reset = "none";
defparam \INPUT_A[24]~I .operation_mode = "input";
defparam \INPUT_A[24]~I .output_async_reset = "none";
defparam \INPUT_A[24]~I .output_power_up = "low";
defparam \INPUT_A[24]~I .output_register_mode = "none";
defparam \INPUT_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cycloneii_lcell_comb \inst4[24]~7 (
// Equation(s):
// \inst4[24]~7_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [24]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [24]))

	.dataa(\INPUT_B~combout [24]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[24]~7 .lut_mask = 16'hE2E2;
defparam \inst4[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cycloneii_lcell_comb \inst2|inst26~1 (
// Equation(s):
// \inst2|inst26~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4[24]~7_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst2|inst26~1_combout ))

	.dataa(\inst2|inst26~1_combout ),
	.datab(\inst4[24]~7_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst26~1 .lut_mask = 16'hCCAA;
defparam \inst2|inst26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[24]));
// synopsys translate_off
defparam \PARALLEL_LOAD[24]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[24]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[24]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[24]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[24]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[24]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[24]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[24]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[24]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[24]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[24]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[24]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cycloneii_lcell_comb \inst2|inst26~3 (
// Equation(s):
// \inst2|inst26~3_combout  = \inst2|inst26~1_combout  $ (\PARALLEL_LOAD~combout [24])

	.dataa(\inst2|inst26~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL_LOAD~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst26~3 .lut_mask = 16'h5A5A;
defparam \inst2|inst26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N13
cycloneii_lcell_ff \inst2|inst26~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst2|inst26~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst26~_emulated_regout ));

// Location: LCCOMB_X19_Y26_N14
cycloneii_lcell_comb \inst2|inst26~2 (
// Equation(s):
// \inst2|inst26~2_combout  = (\LOAD~combout  & (((\inst4[24]~7_combout )))) # (!\LOAD~combout  & (\inst2|inst26~1_combout  $ (((\inst2|inst26~_emulated_regout )))))

	.dataa(\inst2|inst26~1_combout ),
	.datab(\inst4[24]~7_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst2|inst26~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst26~2 .lut_mask = 16'hC5CA;
defparam \inst2|inst26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[23]));
// synopsys translate_off
defparam \INPUT_B[23]~I .input_async_reset = "none";
defparam \INPUT_B[23]~I .input_power_up = "low";
defparam \INPUT_B[23]~I .input_register_mode = "none";
defparam \INPUT_B[23]~I .input_sync_reset = "none";
defparam \INPUT_B[23]~I .oe_async_reset = "none";
defparam \INPUT_B[23]~I .oe_power_up = "low";
defparam \INPUT_B[23]~I .oe_register_mode = "none";
defparam \INPUT_B[23]~I .oe_sync_reset = "none";
defparam \INPUT_B[23]~I .operation_mode = "input";
defparam \INPUT_B[23]~I .output_async_reset = "none";
defparam \INPUT_B[23]~I .output_power_up = "low";
defparam \INPUT_B[23]~I .output_register_mode = "none";
defparam \INPUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[23]));
// synopsys translate_off
defparam \INPUT_A[23]~I .input_async_reset = "none";
defparam \INPUT_A[23]~I .input_power_up = "low";
defparam \INPUT_A[23]~I .input_register_mode = "none";
defparam \INPUT_A[23]~I .input_sync_reset = "none";
defparam \INPUT_A[23]~I .oe_async_reset = "none";
defparam \INPUT_A[23]~I .oe_power_up = "low";
defparam \INPUT_A[23]~I .oe_register_mode = "none";
defparam \INPUT_A[23]~I .oe_sync_reset = "none";
defparam \INPUT_A[23]~I .operation_mode = "input";
defparam \INPUT_A[23]~I .output_async_reset = "none";
defparam \INPUT_A[23]~I .output_power_up = "low";
defparam \INPUT_A[23]~I .output_register_mode = "none";
defparam \INPUT_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N8
cycloneii_lcell_comb \inst4[23]~8 (
// Equation(s):
// \inst4[23]~8_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [23]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [23]))

	.dataa(\INPUT_SELECT~combout ),
	.datab(vcc),
	.datac(\INPUT_B~combout [23]),
	.datad(\INPUT_A~combout [23]),
	.cin(gnd),
	.combout(\inst4[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[23]~8 .lut_mask = 16'hFA50;
defparam \inst4[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N16
cycloneii_lcell_comb \inst10|inst~1 (
// Equation(s):
// \inst10|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[23]~8_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst10|inst~1_combout )))

	.dataa(vcc),
	.datab(\inst4[23]~8_combout ),
	.datac(\inst10|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst10|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~1 .lut_mask = 16'hCCF0;
defparam \inst10|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[23]));
// synopsys translate_off
defparam \PARALLEL_LOAD[23]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[23]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[23]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[23]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[23]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[23]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[23]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[23]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[23]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[23]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[23]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[23]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N0
cycloneii_lcell_comb \inst10|inst~3 (
// Equation(s):
// \inst10|inst~3_combout  = \PARALLEL_LOAD~combout [23] $ (\inst10|inst~1_combout )

	.dataa(vcc),
	.datab(\PARALLEL_LOAD~combout [23]),
	.datac(\inst10|inst~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~3 .lut_mask = 16'h3C3C;
defparam \inst10|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y26_N1
cycloneii_lcell_ff \inst10|inst~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst10|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst~_emulated_regout ));

// Location: LCCOMB_X15_Y26_N10
cycloneii_lcell_comb \inst10|inst~2 (
// Equation(s):
// \inst10|inst~2_combout  = (\LOAD~combout  & (((\inst4[23]~8_combout )))) # (!\LOAD~combout  & (\inst10|inst~1_combout  $ (((\inst10|inst~_emulated_regout )))))

	.dataa(\inst10|inst~1_combout ),
	.datab(\inst4[23]~8_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst10|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst10|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~2 .lut_mask = 16'hC5CA;
defparam \inst10|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[22]));
// synopsys translate_off
defparam \INPUT_A[22]~I .input_async_reset = "none";
defparam \INPUT_A[22]~I .input_power_up = "low";
defparam \INPUT_A[22]~I .input_register_mode = "none";
defparam \INPUT_A[22]~I .input_sync_reset = "none";
defparam \INPUT_A[22]~I .oe_async_reset = "none";
defparam \INPUT_A[22]~I .oe_power_up = "low";
defparam \INPUT_A[22]~I .oe_register_mode = "none";
defparam \INPUT_A[22]~I .oe_sync_reset = "none";
defparam \INPUT_A[22]~I .operation_mode = "input";
defparam \INPUT_A[22]~I .output_async_reset = "none";
defparam \INPUT_A[22]~I .output_power_up = "low";
defparam \INPUT_A[22]~I .output_register_mode = "none";
defparam \INPUT_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[22]));
// synopsys translate_off
defparam \INPUT_B[22]~I .input_async_reset = "none";
defparam \INPUT_B[22]~I .input_power_up = "low";
defparam \INPUT_B[22]~I .input_register_mode = "none";
defparam \INPUT_B[22]~I .input_sync_reset = "none";
defparam \INPUT_B[22]~I .oe_async_reset = "none";
defparam \INPUT_B[22]~I .oe_power_up = "low";
defparam \INPUT_B[22]~I .oe_register_mode = "none";
defparam \INPUT_B[22]~I .oe_sync_reset = "none";
defparam \INPUT_B[22]~I .operation_mode = "input";
defparam \INPUT_B[22]~I .output_async_reset = "none";
defparam \INPUT_B[22]~I .output_power_up = "low";
defparam \INPUT_B[22]~I .output_register_mode = "none";
defparam \INPUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N2
cycloneii_lcell_comb \inst4[22]~9 (
// Equation(s):
// \inst4[22]~9_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [22])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [22])))

	.dataa(\INPUT_SELECT~combout ),
	.datab(vcc),
	.datac(\INPUT_A~combout [22]),
	.datad(\INPUT_B~combout [22]),
	.cin(gnd),
	.combout(\inst4[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[22]~9 .lut_mask = 16'hF5A0;
defparam \inst4[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N26
cycloneii_lcell_comb \inst10|inst29~1 (
// Equation(s):
// \inst10|inst29~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[22]~9_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst10|inst29~1_combout )))

	.dataa(vcc),
	.datab(\inst4[22]~9_combout ),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst10|inst29~1_combout ),
	.cin(gnd),
	.combout(\inst10|inst29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst29~1 .lut_mask = 16'hCFC0;
defparam \inst10|inst29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[22]));
// synopsys translate_off
defparam \PARALLEL_LOAD[22]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[22]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[22]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[22]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[22]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[22]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[22]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[22]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[22]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[22]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[22]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[22]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N20
cycloneii_lcell_comb \inst10|inst29~3 (
// Equation(s):
// \inst10|inst29~3_combout  = \inst10|inst29~1_combout  $ (\PARALLEL_LOAD~combout [22])

	.dataa(vcc),
	.datab(\inst10|inst29~1_combout ),
	.datac(vcc),
	.datad(\PARALLEL_LOAD~combout [22]),
	.cin(gnd),
	.combout(\inst10|inst29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst29~3 .lut_mask = 16'h33CC;
defparam \inst10|inst29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y26_N21
cycloneii_lcell_ff \inst10|inst29~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst10|inst29~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst29~_emulated_regout ));

// Location: LCCOMB_X15_Y26_N22
cycloneii_lcell_comb \inst10|inst29~2 (
// Equation(s):
// \inst10|inst29~2_combout  = (\LOAD~combout  & (((\inst4[22]~9_combout )))) # (!\LOAD~combout  & (\inst10|inst29~_emulated_regout  $ ((\inst10|inst29~1_combout ))))

	.dataa(\inst10|inst29~_emulated_regout ),
	.datab(\inst10|inst29~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst4[22]~9_combout ),
	.cin(gnd),
	.combout(\inst10|inst29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst29~2 .lut_mask = 16'hF606;
defparam \inst10|inst29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[21]));
// synopsys translate_off
defparam \PARALLEL_LOAD[21]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[21]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[21]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[21]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[21]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[21]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[21]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[21]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[21]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[21]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[21]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[21]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[21]));
// synopsys translate_off
defparam \INPUT_A[21]~I .input_async_reset = "none";
defparam \INPUT_A[21]~I .input_power_up = "low";
defparam \INPUT_A[21]~I .input_register_mode = "none";
defparam \INPUT_A[21]~I .input_sync_reset = "none";
defparam \INPUT_A[21]~I .oe_async_reset = "none";
defparam \INPUT_A[21]~I .oe_power_up = "low";
defparam \INPUT_A[21]~I .oe_register_mode = "none";
defparam \INPUT_A[21]~I .oe_sync_reset = "none";
defparam \INPUT_A[21]~I .operation_mode = "input";
defparam \INPUT_A[21]~I .output_async_reset = "none";
defparam \INPUT_A[21]~I .output_power_up = "low";
defparam \INPUT_A[21]~I .output_register_mode = "none";
defparam \INPUT_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[21]));
// synopsys translate_off
defparam \INPUT_B[21]~I .input_async_reset = "none";
defparam \INPUT_B[21]~I .input_power_up = "low";
defparam \INPUT_B[21]~I .input_register_mode = "none";
defparam \INPUT_B[21]~I .input_sync_reset = "none";
defparam \INPUT_B[21]~I .oe_async_reset = "none";
defparam \INPUT_B[21]~I .oe_power_up = "low";
defparam \INPUT_B[21]~I .oe_register_mode = "none";
defparam \INPUT_B[21]~I .oe_sync_reset = "none";
defparam \INPUT_B[21]~I .operation_mode = "input";
defparam \INPUT_B[21]~I .output_async_reset = "none";
defparam \INPUT_B[21]~I .output_power_up = "low";
defparam \INPUT_B[21]~I .output_register_mode = "none";
defparam \INPUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N28
cycloneii_lcell_comb \inst4[21]~10 (
// Equation(s):
// \inst4[21]~10_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [21])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [21])))

	.dataa(\INPUT_SELECT~combout ),
	.datab(vcc),
	.datac(\INPUT_A~combout [21]),
	.datad(\INPUT_B~combout [21]),
	.cin(gnd),
	.combout(\inst4[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[21]~10 .lut_mask = 16'hF5A0;
defparam \inst4[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N4
cycloneii_lcell_comb \inst10|inst5~1 (
// Equation(s):
// \inst10|inst5~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[21]~10_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst10|inst5~1_combout )))

	.dataa(vcc),
	.datab(\inst4[21]~10_combout ),
	.datac(\inst10|inst5~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst10|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst5~1 .lut_mask = 16'hCCF0;
defparam \inst10|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N24
cycloneii_lcell_comb \inst10|inst5~3 (
// Equation(s):
// \inst10|inst5~3_combout  = \PARALLEL_LOAD~combout [21] $ (\inst10|inst5~1_combout )

	.dataa(vcc),
	.datab(\PARALLEL_LOAD~combout [21]),
	.datac(\inst10|inst5~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|inst5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst5~3 .lut_mask = 16'h3C3C;
defparam \inst10|inst5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y26_N25
cycloneii_lcell_ff \inst10|inst5~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst10|inst5~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst5~_emulated_regout ));

// Location: LCCOMB_X15_Y26_N18
cycloneii_lcell_comb \inst10|inst5~2 (
// Equation(s):
// \inst10|inst5~2_combout  = (\LOAD~combout  & (((\inst4[21]~10_combout )))) # (!\LOAD~combout  & (\inst10|inst5~_emulated_regout  $ ((\inst10|inst5~1_combout ))))

	.dataa(\inst10|inst5~_emulated_regout ),
	.datab(\inst10|inst5~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst4[21]~10_combout ),
	.cin(gnd),
	.combout(\inst10|inst5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst5~2 .lut_mask = 16'hF606;
defparam \inst10|inst5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[20]));
// synopsys translate_off
defparam \INPUT_B[20]~I .input_async_reset = "none";
defparam \INPUT_B[20]~I .input_power_up = "low";
defparam \INPUT_B[20]~I .input_register_mode = "none";
defparam \INPUT_B[20]~I .input_sync_reset = "none";
defparam \INPUT_B[20]~I .oe_async_reset = "none";
defparam \INPUT_B[20]~I .oe_power_up = "low";
defparam \INPUT_B[20]~I .oe_register_mode = "none";
defparam \INPUT_B[20]~I .oe_sync_reset = "none";
defparam \INPUT_B[20]~I .operation_mode = "input";
defparam \INPUT_B[20]~I .output_async_reset = "none";
defparam \INPUT_B[20]~I .output_power_up = "low";
defparam \INPUT_B[20]~I .output_register_mode = "none";
defparam \INPUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[20]));
// synopsys translate_off
defparam \INPUT_A[20]~I .input_async_reset = "none";
defparam \INPUT_A[20]~I .input_power_up = "low";
defparam \INPUT_A[20]~I .input_register_mode = "none";
defparam \INPUT_A[20]~I .input_sync_reset = "none";
defparam \INPUT_A[20]~I .oe_async_reset = "none";
defparam \INPUT_A[20]~I .oe_power_up = "low";
defparam \INPUT_A[20]~I .oe_register_mode = "none";
defparam \INPUT_A[20]~I .oe_sync_reset = "none";
defparam \INPUT_A[20]~I .operation_mode = "input";
defparam \INPUT_A[20]~I .output_async_reset = "none";
defparam \INPUT_A[20]~I .output_power_up = "low";
defparam \INPUT_A[20]~I .output_register_mode = "none";
defparam \INPUT_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N30
cycloneii_lcell_comb \inst4[20]~11 (
// Equation(s):
// \inst4[20]~11_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [20]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [20]))

	.dataa(\INPUT_SELECT~combout ),
	.datab(vcc),
	.datac(\INPUT_B~combout [20]),
	.datad(\INPUT_A~combout [20]),
	.cin(gnd),
	.combout(\inst4[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[20]~11 .lut_mask = 16'hFA50;
defparam \inst4[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N6
cycloneii_lcell_comb \inst10|inst9~1 (
// Equation(s):
// \inst10|inst9~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4[20]~11_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst10|inst9~1_combout ))

	.dataa(\inst10|inst9~1_combout ),
	.datab(\inst4[20]~11_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst10|inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst9~1 .lut_mask = 16'hCCAA;
defparam \inst10|inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[20]));
// synopsys translate_off
defparam \PARALLEL_LOAD[20]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[20]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[20]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[20]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[20]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[20]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[20]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[20]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[20]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[20]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[20]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[20]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N12
cycloneii_lcell_comb \inst10|inst9~3 (
// Equation(s):
// \inst10|inst9~3_combout  = \inst10|inst9~1_combout  $ (\PARALLEL_LOAD~combout [20])

	.dataa(\inst10|inst9~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\PARALLEL_LOAD~combout [20]),
	.cin(gnd),
	.combout(\inst10|inst9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst9~3 .lut_mask = 16'h55AA;
defparam \inst10|inst9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y26_N13
cycloneii_lcell_ff \inst10|inst9~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst10|inst9~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst9~_emulated_regout ));

// Location: LCCOMB_X15_Y26_N14
cycloneii_lcell_comb \inst10|inst9~2 (
// Equation(s):
// \inst10|inst9~2_combout  = (\LOAD~combout  & (((\inst4[20]~11_combout )))) # (!\LOAD~combout  & (\inst10|inst9~1_combout  $ (((\inst10|inst9~_emulated_regout )))))

	.dataa(\inst10|inst9~1_combout ),
	.datab(\inst4[20]~11_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst10|inst9~_emulated_regout ),
	.cin(gnd),
	.combout(\inst10|inst9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst9~2 .lut_mask = 16'hC5CA;
defparam \inst10|inst9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[19]));
// synopsys translate_off
defparam \INPUT_A[19]~I .input_async_reset = "none";
defparam \INPUT_A[19]~I .input_power_up = "low";
defparam \INPUT_A[19]~I .input_register_mode = "none";
defparam \INPUT_A[19]~I .input_sync_reset = "none";
defparam \INPUT_A[19]~I .oe_async_reset = "none";
defparam \INPUT_A[19]~I .oe_power_up = "low";
defparam \INPUT_A[19]~I .oe_register_mode = "none";
defparam \INPUT_A[19]~I .oe_sync_reset = "none";
defparam \INPUT_A[19]~I .operation_mode = "input";
defparam \INPUT_A[19]~I .output_async_reset = "none";
defparam \INPUT_A[19]~I .output_power_up = "low";
defparam \INPUT_A[19]~I .output_register_mode = "none";
defparam \INPUT_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[19]));
// synopsys translate_off
defparam \INPUT_B[19]~I .input_async_reset = "none";
defparam \INPUT_B[19]~I .input_power_up = "low";
defparam \INPUT_B[19]~I .input_register_mode = "none";
defparam \INPUT_B[19]~I .input_sync_reset = "none";
defparam \INPUT_B[19]~I .oe_async_reset = "none";
defparam \INPUT_B[19]~I .oe_power_up = "low";
defparam \INPUT_B[19]~I .oe_register_mode = "none";
defparam \INPUT_B[19]~I .oe_sync_reset = "none";
defparam \INPUT_B[19]~I .operation_mode = "input";
defparam \INPUT_B[19]~I .output_async_reset = "none";
defparam \INPUT_B[19]~I .output_power_up = "low";
defparam \INPUT_B[19]~I .output_register_mode = "none";
defparam \INPUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N16
cycloneii_lcell_comb \inst4[19]~12 (
// Equation(s):
// \inst4[19]~12_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [19])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [19])))

	.dataa(\INPUT_SELECT~combout ),
	.datab(vcc),
	.datac(\INPUT_A~combout [19]),
	.datad(\INPUT_B~combout [19]),
	.cin(gnd),
	.combout(\inst4[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[19]~12 .lut_mask = 16'hF5A0;
defparam \inst4[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N24
cycloneii_lcell_comb \inst10|inst14~1 (
// Equation(s):
// \inst10|inst14~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[19]~12_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst10|inst14~1_combout )))

	.dataa(\inst4[19]~12_combout ),
	.datab(vcc),
	.datac(\inst10|inst14~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst10|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst14~1 .lut_mask = 16'hAAF0;
defparam \inst10|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[19]));
// synopsys translate_off
defparam \PARALLEL_LOAD[19]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[19]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[19]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[19]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[19]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[19]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[19]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[19]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[19]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[19]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[19]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[19]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N0
cycloneii_lcell_comb \inst10|inst14~3 (
// Equation(s):
// \inst10|inst14~3_combout  = \inst10|inst14~1_combout  $ (\PARALLEL_LOAD~combout [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|inst14~1_combout ),
	.datad(\PARALLEL_LOAD~combout [19]),
	.cin(gnd),
	.combout(\inst10|inst14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst14~3 .lut_mask = 16'h0FF0;
defparam \inst10|inst14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y6_N1
cycloneii_lcell_ff \inst10|inst14~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst10|inst14~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14~_emulated_regout ));

// Location: LCCOMB_X49_Y6_N2
cycloneii_lcell_comb \inst10|inst14~2 (
// Equation(s):
// \inst10|inst14~2_combout  = (\LOAD~combout  & (\inst4[19]~12_combout )) # (!\LOAD~combout  & ((\inst10|inst14~1_combout  $ (\inst10|inst14~_emulated_regout ))))

	.dataa(\inst4[19]~12_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst10|inst14~1_combout ),
	.datad(\inst10|inst14~_emulated_regout ),
	.cin(gnd),
	.combout(\inst10|inst14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst14~2 .lut_mask = 16'h8BB8;
defparam \inst10|inst14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[18]));
// synopsys translate_off
defparam \INPUT_B[18]~I .input_async_reset = "none";
defparam \INPUT_B[18]~I .input_power_up = "low";
defparam \INPUT_B[18]~I .input_register_mode = "none";
defparam \INPUT_B[18]~I .input_sync_reset = "none";
defparam \INPUT_B[18]~I .oe_async_reset = "none";
defparam \INPUT_B[18]~I .oe_power_up = "low";
defparam \INPUT_B[18]~I .oe_register_mode = "none";
defparam \INPUT_B[18]~I .oe_sync_reset = "none";
defparam \INPUT_B[18]~I .operation_mode = "input";
defparam \INPUT_B[18]~I .output_async_reset = "none";
defparam \INPUT_B[18]~I .output_power_up = "low";
defparam \INPUT_B[18]~I .output_register_mode = "none";
defparam \INPUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[18]));
// synopsys translate_off
defparam \INPUT_A[18]~I .input_async_reset = "none";
defparam \INPUT_A[18]~I .input_power_up = "low";
defparam \INPUT_A[18]~I .input_register_mode = "none";
defparam \INPUT_A[18]~I .input_sync_reset = "none";
defparam \INPUT_A[18]~I .oe_async_reset = "none";
defparam \INPUT_A[18]~I .oe_power_up = "low";
defparam \INPUT_A[18]~I .oe_register_mode = "none";
defparam \INPUT_A[18]~I .oe_sync_reset = "none";
defparam \INPUT_A[18]~I .operation_mode = "input";
defparam \INPUT_A[18]~I .output_async_reset = "none";
defparam \INPUT_A[18]~I .output_power_up = "low";
defparam \INPUT_A[18]~I .output_register_mode = "none";
defparam \INPUT_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N10
cycloneii_lcell_comb \inst4[18]~13 (
// Equation(s):
// \inst4[18]~13_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [18]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [18]))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_B~combout [18]),
	.datac(vcc),
	.datad(\INPUT_A~combout [18]),
	.cin(gnd),
	.combout(\inst4[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[18]~13 .lut_mask = 16'hEE44;
defparam \inst4[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N26
cycloneii_lcell_comb \inst10|inst17~1 (
// Equation(s):
// \inst10|inst17~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[18]~13_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst10|inst17~1_combout )))

	.dataa(\inst4[18]~13_combout ),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst10|inst17~1_combout ),
	.cin(gnd),
	.combout(\inst10|inst17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst17~1 .lut_mask = 16'hAFA0;
defparam \inst10|inst17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[18]));
// synopsys translate_off
defparam \PARALLEL_LOAD[18]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[18]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[18]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[18]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[18]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[18]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[18]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[18]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[18]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[18]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[18]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[18]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N12
cycloneii_lcell_comb \inst10|inst17~3 (
// Equation(s):
// \inst10|inst17~3_combout  = \inst10|inst17~1_combout  $ (\PARALLEL_LOAD~combout [18])

	.dataa(vcc),
	.datab(\inst10|inst17~1_combout ),
	.datac(\PARALLEL_LOAD~combout [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|inst17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst17~3 .lut_mask = 16'h3C3C;
defparam \inst10|inst17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y6_N13
cycloneii_lcell_ff \inst10|inst17~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst10|inst17~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst17~_emulated_regout ));

// Location: LCCOMB_X49_Y6_N14
cycloneii_lcell_comb \inst10|inst17~2 (
// Equation(s):
// \inst10|inst17~2_combout  = (\LOAD~combout  & (\inst4[18]~13_combout )) # (!\LOAD~combout  & ((\inst10|inst17~1_combout  $ (\inst10|inst17~_emulated_regout ))))

	.dataa(\inst4[18]~13_combout ),
	.datab(\inst10|inst17~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst10|inst17~_emulated_regout ),
	.cin(gnd),
	.combout(\inst10|inst17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst17~2 .lut_mask = 16'hA3AC;
defparam \inst10|inst17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[17]));
// synopsys translate_off
defparam \INPUT_B[17]~I .input_async_reset = "none";
defparam \INPUT_B[17]~I .input_power_up = "low";
defparam \INPUT_B[17]~I .input_register_mode = "none";
defparam \INPUT_B[17]~I .input_sync_reset = "none";
defparam \INPUT_B[17]~I .oe_async_reset = "none";
defparam \INPUT_B[17]~I .oe_power_up = "low";
defparam \INPUT_B[17]~I .oe_register_mode = "none";
defparam \INPUT_B[17]~I .oe_sync_reset = "none";
defparam \INPUT_B[17]~I .operation_mode = "input";
defparam \INPUT_B[17]~I .output_async_reset = "none";
defparam \INPUT_B[17]~I .output_power_up = "low";
defparam \INPUT_B[17]~I .output_register_mode = "none";
defparam \INPUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[17]));
// synopsys translate_off
defparam \INPUT_A[17]~I .input_async_reset = "none";
defparam \INPUT_A[17]~I .input_power_up = "low";
defparam \INPUT_A[17]~I .input_register_mode = "none";
defparam \INPUT_A[17]~I .input_sync_reset = "none";
defparam \INPUT_A[17]~I .oe_async_reset = "none";
defparam \INPUT_A[17]~I .oe_power_up = "low";
defparam \INPUT_A[17]~I .oe_register_mode = "none";
defparam \INPUT_A[17]~I .oe_sync_reset = "none";
defparam \INPUT_A[17]~I .operation_mode = "input";
defparam \INPUT_A[17]~I .output_async_reset = "none";
defparam \INPUT_A[17]~I .output_power_up = "low";
defparam \INPUT_A[17]~I .output_register_mode = "none";
defparam \INPUT_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N20
cycloneii_lcell_comb \inst4[17]~14 (
// Equation(s):
// \inst4[17]~14_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [17]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [17]))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_B~combout [17]),
	.datac(\INPUT_A~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[17]~14 .lut_mask = 16'hE4E4;
defparam \inst4[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N4
cycloneii_lcell_comb \inst10|inst21~1 (
// Equation(s):
// \inst10|inst21~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[17]~14_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst10|inst21~1_combout )))

	.dataa(\inst4[17]~14_combout ),
	.datab(vcc),
	.datac(\inst10|inst21~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst10|inst21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst21~1 .lut_mask = 16'hAAF0;
defparam \inst10|inst21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[17]));
// synopsys translate_off
defparam \PARALLEL_LOAD[17]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[17]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[17]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[17]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[17]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[17]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[17]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[17]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[17]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[17]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[17]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[17]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N8
cycloneii_lcell_comb \inst10|inst21~3 (
// Equation(s):
// \inst10|inst21~3_combout  = \inst10|inst21~1_combout  $ (\PARALLEL_LOAD~combout [17])

	.dataa(vcc),
	.datab(\inst10|inst21~1_combout ),
	.datac(\PARALLEL_LOAD~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|inst21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst21~3 .lut_mask = 16'h3C3C;
defparam \inst10|inst21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y6_N9
cycloneii_lcell_ff \inst10|inst21~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst10|inst21~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst21~_emulated_regout ));

// Location: LCCOMB_X49_Y6_N18
cycloneii_lcell_comb \inst10|inst21~2 (
// Equation(s):
// \inst10|inst21~2_combout  = (\LOAD~combout  & (\inst4[17]~14_combout )) # (!\LOAD~combout  & ((\inst10|inst21~1_combout  $ (\inst10|inst21~_emulated_regout ))))

	.dataa(\inst4[17]~14_combout ),
	.datab(\inst10|inst21~1_combout ),
	.datac(\inst10|inst21~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst10|inst21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst21~2 .lut_mask = 16'hAA3C;
defparam \inst10|inst21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[16]));
// synopsys translate_off
defparam \INPUT_A[16]~I .input_async_reset = "none";
defparam \INPUT_A[16]~I .input_power_up = "low";
defparam \INPUT_A[16]~I .input_register_mode = "none";
defparam \INPUT_A[16]~I .input_sync_reset = "none";
defparam \INPUT_A[16]~I .oe_async_reset = "none";
defparam \INPUT_A[16]~I .oe_power_up = "low";
defparam \INPUT_A[16]~I .oe_register_mode = "none";
defparam \INPUT_A[16]~I .oe_sync_reset = "none";
defparam \INPUT_A[16]~I .operation_mode = "input";
defparam \INPUT_A[16]~I .output_async_reset = "none";
defparam \INPUT_A[16]~I .output_power_up = "low";
defparam \INPUT_A[16]~I .output_register_mode = "none";
defparam \INPUT_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[16]));
// synopsys translate_off
defparam \INPUT_B[16]~I .input_async_reset = "none";
defparam \INPUT_B[16]~I .input_power_up = "low";
defparam \INPUT_B[16]~I .input_register_mode = "none";
defparam \INPUT_B[16]~I .input_sync_reset = "none";
defparam \INPUT_B[16]~I .oe_async_reset = "none";
defparam \INPUT_B[16]~I .oe_power_up = "low";
defparam \INPUT_B[16]~I .oe_register_mode = "none";
defparam \INPUT_B[16]~I .oe_sync_reset = "none";
defparam \INPUT_B[16]~I .operation_mode = "input";
defparam \INPUT_B[16]~I .output_async_reset = "none";
defparam \INPUT_B[16]~I .output_power_up = "low";
defparam \INPUT_B[16]~I .output_register_mode = "none";
defparam \INPUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N8
cycloneii_lcell_comb \inst4[16]~15 (
// Equation(s):
// \inst4[16]~15_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [16])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [16])))

	.dataa(vcc),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [16]),
	.datad(\INPUT_B~combout [16]),
	.cin(gnd),
	.combout(\inst4[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[16]~15 .lut_mask = 16'hF3C0;
defparam \inst4[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N24
cycloneii_lcell_comb \inst10|inst26~1 (
// Equation(s):
// \inst10|inst26~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[16]~15_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst10|inst26~1_combout )))

	.dataa(vcc),
	.datab(\inst4[16]~15_combout ),
	.datac(\inst10|inst26~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst10|inst26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst26~1 .lut_mask = 16'hCCF0;
defparam \inst10|inst26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[16]));
// synopsys translate_off
defparam \PARALLEL_LOAD[16]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[16]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[16]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[16]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[16]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[16]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[16]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[16]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[16]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[16]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[16]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[16]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N0
cycloneii_lcell_comb \inst10|inst26~3 (
// Equation(s):
// \inst10|inst26~3_combout  = \PARALLEL_LOAD~combout [16] $ (\inst10|inst26~1_combout )

	.dataa(vcc),
	.datab(\PARALLEL_LOAD~combout [16]),
	.datac(\inst10|inst26~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|inst26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst26~3 .lut_mask = 16'h3C3C;
defparam \inst10|inst26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N1
cycloneii_lcell_ff \inst10|inst26~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst10|inst26~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst26~_emulated_regout ));

// Location: LCCOMB_X49_Y8_N26
cycloneii_lcell_comb \inst10|inst26~2 (
// Equation(s):
// \inst10|inst26~2_combout  = (\LOAD~combout  & (((\inst4[16]~15_combout )))) # (!\LOAD~combout  & (\inst10|inst26~1_combout  $ (((\inst10|inst26~_emulated_regout )))))

	.dataa(\inst10|inst26~1_combout ),
	.datab(\inst4[16]~15_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst10|inst26~_emulated_regout ),
	.cin(gnd),
	.combout(\inst10|inst26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst26~2 .lut_mask = 16'hC5CA;
defparam \inst10|inst26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[15]));
// synopsys translate_off
defparam \INPUT_B[15]~I .input_async_reset = "none";
defparam \INPUT_B[15]~I .input_power_up = "low";
defparam \INPUT_B[15]~I .input_register_mode = "none";
defparam \INPUT_B[15]~I .input_sync_reset = "none";
defparam \INPUT_B[15]~I .oe_async_reset = "none";
defparam \INPUT_B[15]~I .oe_power_up = "low";
defparam \INPUT_B[15]~I .oe_register_mode = "none";
defparam \INPUT_B[15]~I .oe_sync_reset = "none";
defparam \INPUT_B[15]~I .operation_mode = "input";
defparam \INPUT_B[15]~I .output_async_reset = "none";
defparam \INPUT_B[15]~I .output_power_up = "low";
defparam \INPUT_B[15]~I .output_register_mode = "none";
defparam \INPUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[15]));
// synopsys translate_off
defparam \INPUT_A[15]~I .input_async_reset = "none";
defparam \INPUT_A[15]~I .input_power_up = "low";
defparam \INPUT_A[15]~I .input_register_mode = "none";
defparam \INPUT_A[15]~I .input_sync_reset = "none";
defparam \INPUT_A[15]~I .oe_async_reset = "none";
defparam \INPUT_A[15]~I .oe_power_up = "low";
defparam \INPUT_A[15]~I .oe_register_mode = "none";
defparam \INPUT_A[15]~I .oe_sync_reset = "none";
defparam \INPUT_A[15]~I .operation_mode = "input";
defparam \INPUT_A[15]~I .output_async_reset = "none";
defparam \INPUT_A[15]~I .output_power_up = "low";
defparam \INPUT_A[15]~I .output_register_mode = "none";
defparam \INPUT_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N6
cycloneii_lcell_comb \inst4[15]~16 (
// Equation(s):
// \inst4[15]~16_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [15]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [15]))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_B~combout [15]),
	.datac(\INPUT_A~combout [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[15]~16 .lut_mask = 16'hE4E4;
defparam \inst4[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N30
cycloneii_lcell_comb \inst8|inst~1 (
// Equation(s):
// \inst8|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[15]~16_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst8|inst~1_combout )))

	.dataa(\inst4[15]~16_combout ),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst8|inst~1_combout ),
	.cin(gnd),
	.combout(\inst8|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst~1 .lut_mask = 16'hAFA0;
defparam \inst8|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[15]));
// synopsys translate_off
defparam \PARALLEL_LOAD[15]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[15]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[15]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[15]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[15]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[15]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[15]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[15]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[15]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[15]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[15]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[15]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N28
cycloneii_lcell_comb \inst8|inst~3 (
// Equation(s):
// \inst8|inst~3_combout  = \inst8|inst~1_combout  $ (\PARALLEL_LOAD~combout [15])

	.dataa(vcc),
	.datab(\inst8|inst~1_combout ),
	.datac(\PARALLEL_LOAD~combout [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst~3 .lut_mask = 16'h3C3C;
defparam \inst8|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y6_N29
cycloneii_lcell_ff \inst8|inst~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst8|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y6_N22
cycloneii_lcell_comb \inst8|inst~2 (
// Equation(s):
// \inst8|inst~2_combout  = (\LOAD~combout  & (\inst4[15]~16_combout )) # (!\LOAD~combout  & ((\inst8|inst~1_combout  $ (\inst8|inst~_emulated_regout ))))

	.dataa(\inst4[15]~16_combout ),
	.datab(\inst8|inst~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst8|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst8|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst~2 .lut_mask = 16'hA3AC;
defparam \inst8|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[14]));
// synopsys translate_off
defparam \INPUT_A[14]~I .input_async_reset = "none";
defparam \INPUT_A[14]~I .input_power_up = "low";
defparam \INPUT_A[14]~I .input_register_mode = "none";
defparam \INPUT_A[14]~I .input_sync_reset = "none";
defparam \INPUT_A[14]~I .oe_async_reset = "none";
defparam \INPUT_A[14]~I .oe_power_up = "low";
defparam \INPUT_A[14]~I .oe_register_mode = "none";
defparam \INPUT_A[14]~I .oe_sync_reset = "none";
defparam \INPUT_A[14]~I .operation_mode = "input";
defparam \INPUT_A[14]~I .output_async_reset = "none";
defparam \INPUT_A[14]~I .output_power_up = "low";
defparam \INPUT_A[14]~I .output_register_mode = "none";
defparam \INPUT_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[14]));
// synopsys translate_off
defparam \INPUT_B[14]~I .input_async_reset = "none";
defparam \INPUT_B[14]~I .input_power_up = "low";
defparam \INPUT_B[14]~I .input_register_mode = "none";
defparam \INPUT_B[14]~I .input_sync_reset = "none";
defparam \INPUT_B[14]~I .oe_async_reset = "none";
defparam \INPUT_B[14]~I .oe_power_up = "low";
defparam \INPUT_B[14]~I .oe_register_mode = "none";
defparam \INPUT_B[14]~I .oe_sync_reset = "none";
defparam \INPUT_B[14]~I .operation_mode = "input";
defparam \INPUT_B[14]~I .output_async_reset = "none";
defparam \INPUT_B[14]~I .output_power_up = "low";
defparam \INPUT_B[14]~I .output_register_mode = "none";
defparam \INPUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N18
cycloneii_lcell_comb \inst4[14]~17 (
// Equation(s):
// \inst4[14]~17_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [14])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [14])))

	.dataa(vcc),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [14]),
	.datad(\INPUT_B~combout [14]),
	.cin(gnd),
	.combout(\inst4[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[14]~17 .lut_mask = 16'hF3C0;
defparam \inst4[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N10
cycloneii_lcell_comb \inst8|inst29~1 (
// Equation(s):
// \inst8|inst29~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[14]~17_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst8|inst29~1_combout )))

	.dataa(vcc),
	.datab(\inst4[14]~17_combout ),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst8|inst29~1_combout ),
	.cin(gnd),
	.combout(\inst8|inst29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst29~1 .lut_mask = 16'hCFC0;
defparam \inst8|inst29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[14]));
// synopsys translate_off
defparam \PARALLEL_LOAD[14]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[14]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[14]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[14]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[14]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[14]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[14]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[14]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[14]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[14]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[14]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[14]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N12
cycloneii_lcell_comb \inst8|inst29~3 (
// Equation(s):
// \inst8|inst29~3_combout  = \inst8|inst29~1_combout  $ (\PARALLEL_LOAD~combout [14])

	.dataa(\inst8|inst29~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL_LOAD~combout [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|inst29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst29~3 .lut_mask = 16'h5A5A;
defparam \inst8|inst29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N13
cycloneii_lcell_ff \inst8|inst29~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst8|inst29~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst29~_emulated_regout ));

// Location: LCCOMB_X49_Y8_N14
cycloneii_lcell_comb \inst8|inst29~2 (
// Equation(s):
// \inst8|inst29~2_combout  = (\LOAD~combout  & (((\inst4[14]~17_combout )))) # (!\LOAD~combout  & (\inst8|inst29~1_combout  $ (((\inst8|inst29~_emulated_regout )))))

	.dataa(\inst8|inst29~1_combout ),
	.datab(\inst4[14]~17_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst8|inst29~_emulated_regout ),
	.cin(gnd),
	.combout(\inst8|inst29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst29~2 .lut_mask = 16'hC5CA;
defparam \inst8|inst29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[13]));
// synopsys translate_off
defparam \INPUT_A[13]~I .input_async_reset = "none";
defparam \INPUT_A[13]~I .input_power_up = "low";
defparam \INPUT_A[13]~I .input_register_mode = "none";
defparam \INPUT_A[13]~I .input_sync_reset = "none";
defparam \INPUT_A[13]~I .oe_async_reset = "none";
defparam \INPUT_A[13]~I .oe_power_up = "low";
defparam \INPUT_A[13]~I .oe_register_mode = "none";
defparam \INPUT_A[13]~I .oe_sync_reset = "none";
defparam \INPUT_A[13]~I .operation_mode = "input";
defparam \INPUT_A[13]~I .output_async_reset = "none";
defparam \INPUT_A[13]~I .output_power_up = "low";
defparam \INPUT_A[13]~I .output_register_mode = "none";
defparam \INPUT_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[13]));
// synopsys translate_off
defparam \INPUT_B[13]~I .input_async_reset = "none";
defparam \INPUT_B[13]~I .input_power_up = "low";
defparam \INPUT_B[13]~I .input_register_mode = "none";
defparam \INPUT_B[13]~I .input_sync_reset = "none";
defparam \INPUT_B[13]~I .oe_async_reset = "none";
defparam \INPUT_B[13]~I .oe_power_up = "low";
defparam \INPUT_B[13]~I .oe_register_mode = "none";
defparam \INPUT_B[13]~I .oe_sync_reset = "none";
defparam \INPUT_B[13]~I .operation_mode = "input";
defparam \INPUT_B[13]~I .output_async_reset = "none";
defparam \INPUT_B[13]~I .output_power_up = "low";
defparam \INPUT_B[13]~I .output_register_mode = "none";
defparam \INPUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N20
cycloneii_lcell_comb \inst4[13]~18 (
// Equation(s):
// \inst4[13]~18_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [13])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [13])))

	.dataa(vcc),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [13]),
	.datad(\INPUT_B~combout [13]),
	.cin(gnd),
	.combout(\inst4[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[13]~18 .lut_mask = 16'hF3C0;
defparam \inst4[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N4
cycloneii_lcell_comb \inst8|inst5~1 (
// Equation(s):
// \inst8|inst5~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[13]~18_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst8|inst5~1_combout )))

	.dataa(\inst4[13]~18_combout ),
	.datab(vcc),
	.datac(\inst8|inst5~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst8|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst5~1 .lut_mask = 16'hAAF0;
defparam \inst8|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[13]));
// synopsys translate_off
defparam \PARALLEL_LOAD[13]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[13]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[13]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[13]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[13]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[13]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[13]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[13]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[13]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[13]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[13]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[13]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N16
cycloneii_lcell_comb \inst8|inst5~3 (
// Equation(s):
// \inst8|inst5~3_combout  = \inst8|inst5~1_combout  $ (\PARALLEL_LOAD~combout [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|inst5~1_combout ),
	.datad(\PARALLEL_LOAD~combout [13]),
	.cin(gnd),
	.combout(\inst8|inst5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst5~3 .lut_mask = 16'h0FF0;
defparam \inst8|inst5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N17
cycloneii_lcell_ff \inst8|inst5~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst8|inst5~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst5~_emulated_regout ));

// Location: LCCOMB_X49_Y8_N2
cycloneii_lcell_comb \inst8|inst5~2 (
// Equation(s):
// \inst8|inst5~2_combout  = (\LOAD~combout  & (\inst4[13]~18_combout )) # (!\LOAD~combout  & ((\inst8|inst5~1_combout  $ (\inst8|inst5~_emulated_regout ))))

	.dataa(\inst4[13]~18_combout ),
	.datab(\inst8|inst5~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst8|inst5~_emulated_regout ),
	.cin(gnd),
	.combout(\inst8|inst5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst5~2 .lut_mask = 16'hA3AC;
defparam \inst8|inst5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[12]));
// synopsys translate_off
defparam \INPUT_A[12]~I .input_async_reset = "none";
defparam \INPUT_A[12]~I .input_power_up = "low";
defparam \INPUT_A[12]~I .input_register_mode = "none";
defparam \INPUT_A[12]~I .input_sync_reset = "none";
defparam \INPUT_A[12]~I .oe_async_reset = "none";
defparam \INPUT_A[12]~I .oe_power_up = "low";
defparam \INPUT_A[12]~I .oe_register_mode = "none";
defparam \INPUT_A[12]~I .oe_sync_reset = "none";
defparam \INPUT_A[12]~I .operation_mode = "input";
defparam \INPUT_A[12]~I .output_async_reset = "none";
defparam \INPUT_A[12]~I .output_power_up = "low";
defparam \INPUT_A[12]~I .output_register_mode = "none";
defparam \INPUT_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N6
cycloneii_lcell_comb \inst4[12]~19 (
// Equation(s):
// \inst4[12]~19_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [12]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [12]))

	.dataa(\INPUT_B~combout [12]),
	.datab(\INPUT_SELECT~combout ),
	.datac(vcc),
	.datad(\INPUT_A~combout [12]),
	.cin(gnd),
	.combout(\inst4[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[12]~19 .lut_mask = 16'hEE22;
defparam \inst4[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N30
cycloneii_lcell_comb \inst8|inst9~1 (
// Equation(s):
// \inst8|inst9~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[12]~19_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst8|inst9~1_combout )))

	.dataa(\inst4[12]~19_combout ),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst8|inst9~1_combout ),
	.cin(gnd),
	.combout(\inst8|inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst9~1 .lut_mask = 16'hAFA0;
defparam \inst8|inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[12]));
// synopsys translate_off
defparam \PARALLEL_LOAD[12]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[12]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[12]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[12]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[12]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[12]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[12]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[12]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[12]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[12]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[12]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[12]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N28
cycloneii_lcell_comb \inst8|inst9~3 (
// Equation(s):
// \inst8|inst9~3_combout  = \inst8|inst9~1_combout  $ (\PARALLEL_LOAD~combout [12])

	.dataa(vcc),
	.datab(\inst8|inst9~1_combout ),
	.datac(vcc),
	.datad(\PARALLEL_LOAD~combout [12]),
	.cin(gnd),
	.combout(\inst8|inst9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst9~3 .lut_mask = 16'h33CC;
defparam \inst8|inst9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N29
cycloneii_lcell_ff \inst8|inst9~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst8|inst9~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst9~_emulated_regout ));

// Location: LCCOMB_X49_Y8_N22
cycloneii_lcell_comb \inst8|inst9~2 (
// Equation(s):
// \inst8|inst9~2_combout  = (\LOAD~combout  & (\inst4[12]~19_combout )) # (!\LOAD~combout  & ((\inst8|inst9~1_combout  $ (\inst8|inst9~_emulated_regout ))))

	.dataa(\inst4[12]~19_combout ),
	.datab(\inst8|inst9~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst8|inst9~_emulated_regout ),
	.cin(gnd),
	.combout(\inst8|inst9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst9~2 .lut_mask = 16'hA3AC;
defparam \inst8|inst9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[11]));
// synopsys translate_off
defparam \INPUT_B[11]~I .input_async_reset = "none";
defparam \INPUT_B[11]~I .input_power_up = "low";
defparam \INPUT_B[11]~I .input_register_mode = "none";
defparam \INPUT_B[11]~I .input_sync_reset = "none";
defparam \INPUT_B[11]~I .oe_async_reset = "none";
defparam \INPUT_B[11]~I .oe_power_up = "low";
defparam \INPUT_B[11]~I .oe_register_mode = "none";
defparam \INPUT_B[11]~I .oe_sync_reset = "none";
defparam \INPUT_B[11]~I .operation_mode = "input";
defparam \INPUT_B[11]~I .output_async_reset = "none";
defparam \INPUT_B[11]~I .output_power_up = "low";
defparam \INPUT_B[11]~I .output_register_mode = "none";
defparam \INPUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
cycloneii_lcell_comb \inst4[11]~20 (
// Equation(s):
// \inst4[11]~20_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [11])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [11])))

	.dataa(\INPUT_A~combout [11]),
	.datab(vcc),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [11]),
	.cin(gnd),
	.combout(\inst4[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[11]~20 .lut_mask = 16'hAFA0;
defparam \inst4[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
cycloneii_lcell_comb \inst8|inst14~1 (
// Equation(s):
// \inst8|inst14~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[11]~20_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst8|inst14~1_combout )))

	.dataa(vcc),
	.datab(\inst4[11]~20_combout ),
	.datac(\inst8|inst14~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst8|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst14~1 .lut_mask = 16'hCCF0;
defparam \inst8|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[11]));
// synopsys translate_off
defparam \PARALLEL_LOAD[11]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[11]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[11]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[11]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[11]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[11]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[11]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[11]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[11]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[11]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[11]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[11]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
cycloneii_lcell_comb \inst8|inst14~3 (
// Equation(s):
// \inst8|inst14~3_combout  = \PARALLEL_LOAD~combout [11] $ (\inst8|inst14~1_combout )

	.dataa(vcc),
	.datab(\PARALLEL_LOAD~combout [11]),
	.datac(\inst8|inst14~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|inst14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst14~3 .lut_mask = 16'h3C3C;
defparam \inst8|inst14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N1
cycloneii_lcell_ff \inst8|inst14~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst8|inst14~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst14~_emulated_regout ));

// Location: LCCOMB_X49_Y24_N2
cycloneii_lcell_comb \inst8|inst14~2 (
// Equation(s):
// \inst8|inst14~2_combout  = (\LOAD~combout  & (\inst4[11]~20_combout )) # (!\LOAD~combout  & ((\inst8|inst14~1_combout  $ (\inst8|inst14~_emulated_regout ))))

	.dataa(\LOAD~combout ),
	.datab(\inst4[11]~20_combout ),
	.datac(\inst8|inst14~1_combout ),
	.datad(\inst8|inst14~_emulated_regout ),
	.cin(gnd),
	.combout(\inst8|inst14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst14~2 .lut_mask = 16'h8DD8;
defparam \inst8|inst14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[10]));
// synopsys translate_off
defparam \INPUT_B[10]~I .input_async_reset = "none";
defparam \INPUT_B[10]~I .input_power_up = "low";
defparam \INPUT_B[10]~I .input_register_mode = "none";
defparam \INPUT_B[10]~I .input_sync_reset = "none";
defparam \INPUT_B[10]~I .oe_async_reset = "none";
defparam \INPUT_B[10]~I .oe_power_up = "low";
defparam \INPUT_B[10]~I .oe_register_mode = "none";
defparam \INPUT_B[10]~I .oe_sync_reset = "none";
defparam \INPUT_B[10]~I .operation_mode = "input";
defparam \INPUT_B[10]~I .output_async_reset = "none";
defparam \INPUT_B[10]~I .output_power_up = "low";
defparam \INPUT_B[10]~I .output_register_mode = "none";
defparam \INPUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[10]));
// synopsys translate_off
defparam \INPUT_A[10]~I .input_async_reset = "none";
defparam \INPUT_A[10]~I .input_power_up = "low";
defparam \INPUT_A[10]~I .input_register_mode = "none";
defparam \INPUT_A[10]~I .input_sync_reset = "none";
defparam \INPUT_A[10]~I .oe_async_reset = "none";
defparam \INPUT_A[10]~I .oe_power_up = "low";
defparam \INPUT_A[10]~I .oe_register_mode = "none";
defparam \INPUT_A[10]~I .oe_sync_reset = "none";
defparam \INPUT_A[10]~I .operation_mode = "input";
defparam \INPUT_A[10]~I .output_async_reset = "none";
defparam \INPUT_A[10]~I .output_power_up = "low";
defparam \INPUT_A[10]~I .output_register_mode = "none";
defparam \INPUT_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
cycloneii_lcell_comb \inst4[10]~21 (
// Equation(s):
// \inst4[10]~21_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [10]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [10]))

	.dataa(vcc),
	.datab(\INPUT_B~combout [10]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [10]),
	.cin(gnd),
	.combout(\inst4[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[10]~21 .lut_mask = 16'hFC0C;
defparam \inst4[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
cycloneii_lcell_comb \inst8|inst17~1 (
// Equation(s):
// \inst8|inst17~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[10]~21_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst8|inst17~1_combout )))

	.dataa(vcc),
	.datab(\inst4[10]~21_combout ),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst8|inst17~1_combout ),
	.cin(gnd),
	.combout(\inst8|inst17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst17~1 .lut_mask = 16'hCFC0;
defparam \inst8|inst17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[10]));
// synopsys translate_off
defparam \PARALLEL_LOAD[10]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[10]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[10]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[10]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[10]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[10]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[10]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[10]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[10]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[10]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[10]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[10]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
cycloneii_lcell_comb \inst8|inst17~3 (
// Equation(s):
// \inst8|inst17~3_combout  = \inst8|inst17~1_combout  $ (\PARALLEL_LOAD~combout [10])

	.dataa(\inst8|inst17~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL_LOAD~combout [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|inst17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst17~3 .lut_mask = 16'h5A5A;
defparam \inst8|inst17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N13
cycloneii_lcell_ff \inst8|inst17~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst8|inst17~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst17~_emulated_regout ));

// Location: LCCOMB_X49_Y24_N22
cycloneii_lcell_comb \inst8|inst17~2 (
// Equation(s):
// \inst8|inst17~2_combout  = (\LOAD~combout  & (((\inst4[10]~21_combout )))) # (!\LOAD~combout  & (\inst8|inst17~1_combout  $ (((\inst8|inst17~_emulated_regout )))))

	.dataa(\inst8|inst17~1_combout ),
	.datab(\inst4[10]~21_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst8|inst17~_emulated_regout ),
	.cin(gnd),
	.combout(\inst8|inst17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst17~2 .lut_mask = 16'hC5CA;
defparam \inst8|inst17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
cycloneii_lcell_comb \inst8|inst21~1 (
// Equation(s):
// \inst8|inst21~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[9]~22_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst8|inst21~1_combout )))

	.dataa(\inst4[9]~22_combout ),
	.datab(vcc),
	.datac(\inst8|inst21~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst8|inst21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst21~1 .lut_mask = 16'hAAF0;
defparam \inst8|inst21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[9]));
// synopsys translate_off
defparam \PARALLEL_LOAD[9]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[9]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[9]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[9]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[9]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[9]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[9]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[9]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[9]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[9]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[9]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[9]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
cycloneii_lcell_comb \inst8|inst21~3 (
// Equation(s):
// \inst8|inst21~3_combout  = \inst8|inst21~1_combout  $ (\PARALLEL_LOAD~combout [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|inst21~1_combout ),
	.datad(\PARALLEL_LOAD~combout [9]),
	.cin(gnd),
	.combout(\inst8|inst21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst21~3 .lut_mask = 16'h0FF0;
defparam \inst8|inst21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N17
cycloneii_lcell_ff \inst8|inst21~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst8|inst21~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst21~_emulated_regout ));

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[9]));
// synopsys translate_off
defparam \INPUT_B[9]~I .input_async_reset = "none";
defparam \INPUT_B[9]~I .input_power_up = "low";
defparam \INPUT_B[9]~I .input_register_mode = "none";
defparam \INPUT_B[9]~I .input_sync_reset = "none";
defparam \INPUT_B[9]~I .oe_async_reset = "none";
defparam \INPUT_B[9]~I .oe_power_up = "low";
defparam \INPUT_B[9]~I .oe_register_mode = "none";
defparam \INPUT_B[9]~I .oe_sync_reset = "none";
defparam \INPUT_B[9]~I .operation_mode = "input";
defparam \INPUT_B[9]~I .output_async_reset = "none";
defparam \INPUT_B[9]~I .output_power_up = "low";
defparam \INPUT_B[9]~I .output_register_mode = "none";
defparam \INPUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
cycloneii_lcell_comb \inst4[9]~22 (
// Equation(s):
// \inst4[9]~22_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [9])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [9])))

	.dataa(\INPUT_A~combout [9]),
	.datab(\INPUT_B~combout [9]),
	.datac(\INPUT_SELECT~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[9]~22 .lut_mask = 16'hACAC;
defparam \inst4[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
cycloneii_lcell_comb \inst8|inst21~2 (
// Equation(s):
// \inst8|inst21~2_combout  = (\LOAD~combout  & (((\inst4[9]~22_combout )))) # (!\LOAD~combout  & (\inst8|inst21~_emulated_regout  $ ((\inst8|inst21~1_combout ))))

	.dataa(\inst8|inst21~_emulated_regout ),
	.datab(\inst8|inst21~1_combout ),
	.datac(\inst4[9]~22_combout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst8|inst21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst21~2 .lut_mask = 16'hF066;
defparam \inst8|inst21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[8]));
// synopsys translate_off
defparam \INPUT_B[8]~I .input_async_reset = "none";
defparam \INPUT_B[8]~I .input_power_up = "low";
defparam \INPUT_B[8]~I .input_register_mode = "none";
defparam \INPUT_B[8]~I .input_sync_reset = "none";
defparam \INPUT_B[8]~I .oe_async_reset = "none";
defparam \INPUT_B[8]~I .oe_power_up = "low";
defparam \INPUT_B[8]~I .oe_register_mode = "none";
defparam \INPUT_B[8]~I .oe_sync_reset = "none";
defparam \INPUT_B[8]~I .operation_mode = "input";
defparam \INPUT_B[8]~I .output_async_reset = "none";
defparam \INPUT_B[8]~I .output_power_up = "low";
defparam \INPUT_B[8]~I .output_register_mode = "none";
defparam \INPUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneii_lcell_comb \inst4[8]~23 (
// Equation(s):
// \inst4[8]~23_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [8])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [8])))

	.dataa(\INPUT_A~combout [8]),
	.datab(\INPUT_B~combout [8]),
	.datac(\INPUT_SELECT~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[8]~23 .lut_mask = 16'hACAC;
defparam \inst4[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
cycloneii_lcell_comb \inst8|inst26~1 (
// Equation(s):
// \inst8|inst26~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4[8]~23_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst8|inst26~1_combout ))

	.dataa(vcc),
	.datab(\inst8|inst26~1_combout ),
	.datac(\inst4[8]~23_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst8|inst26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst26~1 .lut_mask = 16'hF0CC;
defparam \inst8|inst26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[8]));
// synopsys translate_off
defparam \PARALLEL_LOAD[8]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[8]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[8]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[8]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[8]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[8]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[8]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[8]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[8]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[8]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[8]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[8]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
cycloneii_lcell_comb \inst8|inst26~3 (
// Equation(s):
// \inst8|inst26~3_combout  = \inst8|inst26~1_combout  $ (\PARALLEL_LOAD~combout [8])

	.dataa(vcc),
	.datab(\inst8|inst26~1_combout ),
	.datac(vcc),
	.datad(\PARALLEL_LOAD~combout [8]),
	.cin(gnd),
	.combout(\inst8|inst26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst26~3 .lut_mask = 16'h33CC;
defparam \inst8|inst26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N29
cycloneii_lcell_ff \inst8|inst26~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst8|inst26~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst26~_emulated_regout ));

// Location: LCCOMB_X49_Y24_N6
cycloneii_lcell_comb \inst8|inst26~2 (
// Equation(s):
// \inst8|inst26~2_combout  = (\LOAD~combout  & (((\inst4[8]~23_combout )))) # (!\LOAD~combout  & (\inst8|inst26~1_combout  $ (((\inst8|inst26~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst8|inst26~1_combout ),
	.datac(\inst4[8]~23_combout ),
	.datad(\inst8|inst26~_emulated_regout ),
	.cin(gnd),
	.combout(\inst8|inst26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst26~2 .lut_mask = 16'hB1E4;
defparam \inst8|inst26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[7]));
// synopsys translate_off
defparam \INPUT_B[7]~I .input_async_reset = "none";
defparam \INPUT_B[7]~I .input_power_up = "low";
defparam \INPUT_B[7]~I .input_register_mode = "none";
defparam \INPUT_B[7]~I .input_sync_reset = "none";
defparam \INPUT_B[7]~I .oe_async_reset = "none";
defparam \INPUT_B[7]~I .oe_power_up = "low";
defparam \INPUT_B[7]~I .oe_register_mode = "none";
defparam \INPUT_B[7]~I .oe_sync_reset = "none";
defparam \INPUT_B[7]~I .operation_mode = "input";
defparam \INPUT_B[7]~I .output_async_reset = "none";
defparam \INPUT_B[7]~I .output_power_up = "low";
defparam \INPUT_B[7]~I .output_register_mode = "none";
defparam \INPUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[7]));
// synopsys translate_off
defparam \INPUT_A[7]~I .input_async_reset = "none";
defparam \INPUT_A[7]~I .input_power_up = "low";
defparam \INPUT_A[7]~I .input_register_mode = "none";
defparam \INPUT_A[7]~I .input_sync_reset = "none";
defparam \INPUT_A[7]~I .oe_async_reset = "none";
defparam \INPUT_A[7]~I .oe_power_up = "low";
defparam \INPUT_A[7]~I .oe_register_mode = "none";
defparam \INPUT_A[7]~I .oe_sync_reset = "none";
defparam \INPUT_A[7]~I .operation_mode = "input";
defparam \INPUT_A[7]~I .output_async_reset = "none";
defparam \INPUT_A[7]~I .output_power_up = "low";
defparam \INPUT_A[7]~I .output_register_mode = "none";
defparam \INPUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneii_lcell_comb \inst4[7]~24 (
// Equation(s):
// \inst4[7]~24_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [7]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [7]))

	.dataa(vcc),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [7]),
	.datad(\INPUT_A~combout [7]),
	.cin(gnd),
	.combout(\inst4[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[7]~24 .lut_mask = 16'hFC30;
defparam \inst4[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneii_lcell_comb \inst|inst~1 (
// Equation(s):
// \inst|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[7]~24_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst~1_combout )))

	.dataa(vcc),
	.datab(\inst4[7]~24_combout ),
	.datac(\inst|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~1 .lut_mask = 16'hCCF0;
defparam \inst|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[7]));
// synopsys translate_off
defparam \PARALLEL_LOAD[7]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[7]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[7]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[7]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[7]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[7]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[7]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[7]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[7]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[7]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[7]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[7]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneii_lcell_comb \inst|inst~3 (
// Equation(s):
// \inst|inst~3_combout  = \inst|inst~1_combout  $ (\PARALLEL_LOAD~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst~1_combout ),
	.datad(\PARALLEL_LOAD~combout [7]),
	.cin(gnd),
	.combout(\inst|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~3 .lut_mask = 16'h0FF0;
defparam \inst|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N1
cycloneii_lcell_ff \inst|inst~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst~_emulated_regout ));

// Location: LCCOMB_X36_Y26_N10
cycloneii_lcell_comb \inst|inst~2 (
// Equation(s):
// \inst|inst~2_combout  = (\LOAD~combout  & (((\inst4[7]~24_combout )))) # (!\LOAD~combout  & (\inst|inst~1_combout  $ (((\inst|inst~_emulated_regout )))))

	.dataa(\inst|inst~1_combout ),
	.datab(\inst4[7]~24_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~2 .lut_mask = 16'hC5CA;
defparam \inst|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[6]));
// synopsys translate_off
defparam \INPUT_B[6]~I .input_async_reset = "none";
defparam \INPUT_B[6]~I .input_power_up = "low";
defparam \INPUT_B[6]~I .input_register_mode = "none";
defparam \INPUT_B[6]~I .input_sync_reset = "none";
defparam \INPUT_B[6]~I .oe_async_reset = "none";
defparam \INPUT_B[6]~I .oe_power_up = "low";
defparam \INPUT_B[6]~I .oe_register_mode = "none";
defparam \INPUT_B[6]~I .oe_sync_reset = "none";
defparam \INPUT_B[6]~I .operation_mode = "input";
defparam \INPUT_B[6]~I .output_async_reset = "none";
defparam \INPUT_B[6]~I .output_power_up = "low";
defparam \INPUT_B[6]~I .output_register_mode = "none";
defparam \INPUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[6]));
// synopsys translate_off
defparam \INPUT_A[6]~I .input_async_reset = "none";
defparam \INPUT_A[6]~I .input_power_up = "low";
defparam \INPUT_A[6]~I .input_register_mode = "none";
defparam \INPUT_A[6]~I .input_sync_reset = "none";
defparam \INPUT_A[6]~I .oe_async_reset = "none";
defparam \INPUT_A[6]~I .oe_power_up = "low";
defparam \INPUT_A[6]~I .oe_register_mode = "none";
defparam \INPUT_A[6]~I .oe_sync_reset = "none";
defparam \INPUT_A[6]~I .operation_mode = "input";
defparam \INPUT_A[6]~I .output_async_reset = "none";
defparam \INPUT_A[6]~I .output_power_up = "low";
defparam \INPUT_A[6]~I .output_register_mode = "none";
defparam \INPUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneii_lcell_comb \inst4[6]~25 (
// Equation(s):
// \inst4[6]~25_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [6]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [6]))

	.dataa(vcc),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [6]),
	.datad(\INPUT_A~combout [6]),
	.cin(gnd),
	.combout(\inst4[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[6]~25 .lut_mask = 16'hFC30;
defparam \inst4[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneii_lcell_comb \inst|inst29~1 (
// Equation(s):
// \inst|inst29~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[6]~25_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst29~1_combout )))

	.dataa(vcc),
	.datab(\inst4[6]~25_combout ),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst29~1_combout ),
	.cin(gnd),
	.combout(\inst|inst29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst29~1 .lut_mask = 16'hCFC0;
defparam \inst|inst29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[6]));
// synopsys translate_off
defparam \PARALLEL_LOAD[6]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[6]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[6]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[6]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[6]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[6]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[6]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[6]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[6]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[6]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[6]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[6]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneii_lcell_comb \inst|inst29~3 (
// Equation(s):
// \inst|inst29~3_combout  = \inst|inst29~1_combout  $ (\PARALLEL_LOAD~combout [6])

	.dataa(vcc),
	.datab(\inst|inst29~1_combout ),
	.datac(\PARALLEL_LOAD~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst29~3 .lut_mask = 16'h3C3C;
defparam \inst|inst29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N13
cycloneii_lcell_ff \inst|inst29~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst|inst29~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst29~_emulated_regout ));

// Location: LCCOMB_X36_Y26_N22
cycloneii_lcell_comb \inst|inst29~2 (
// Equation(s):
// \inst|inst29~2_combout  = (\LOAD~combout  & (((\inst4[6]~25_combout )))) # (!\LOAD~combout  & (\inst|inst29~_emulated_regout  $ ((\inst|inst29~1_combout ))))

	.dataa(\inst|inst29~_emulated_regout ),
	.datab(\inst|inst29~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst4[6]~25_combout ),
	.cin(gnd),
	.combout(\inst|inst29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst29~2 .lut_mask = 16'hF606;
defparam \inst|inst29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[5]));
// synopsys translate_off
defparam \INPUT_A[5]~I .input_async_reset = "none";
defparam \INPUT_A[5]~I .input_power_up = "low";
defparam \INPUT_A[5]~I .input_register_mode = "none";
defparam \INPUT_A[5]~I .input_sync_reset = "none";
defparam \INPUT_A[5]~I .oe_async_reset = "none";
defparam \INPUT_A[5]~I .oe_power_up = "low";
defparam \INPUT_A[5]~I .oe_register_mode = "none";
defparam \INPUT_A[5]~I .oe_sync_reset = "none";
defparam \INPUT_A[5]~I .operation_mode = "input";
defparam \INPUT_A[5]~I .output_async_reset = "none";
defparam \INPUT_A[5]~I .output_power_up = "low";
defparam \INPUT_A[5]~I .output_register_mode = "none";
defparam \INPUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneii_lcell_comb \inst4[5]~26 (
// Equation(s):
// \inst4[5]~26_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [5]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [5]))

	.dataa(\INPUT_B~combout [5]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[5]~26 .lut_mask = 16'hE2E2;
defparam \inst4[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneii_lcell_comb \inst|inst5~1 (
// Equation(s):
// \inst|inst5~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[5]~26_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst5~1_combout )))

	.dataa(\inst4[5]~26_combout ),
	.datab(vcc),
	.datac(\inst|inst5~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5~1 .lut_mask = 16'hAAF0;
defparam \inst|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[5]));
// synopsys translate_off
defparam \PARALLEL_LOAD[5]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[5]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[5]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[5]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[5]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[5]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[5]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[5]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[5]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[5]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[5]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[5]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneii_lcell_comb \inst|inst5~3 (
// Equation(s):
// \inst|inst5~3_combout  = \inst|inst5~1_combout  $ (\PARALLEL_LOAD~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst5~1_combout ),
	.datad(\PARALLEL_LOAD~combout [5]),
	.cin(gnd),
	.combout(\inst|inst5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5~3 .lut_mask = 16'h0FF0;
defparam \inst|inst5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N17
cycloneii_lcell_ff \inst|inst5~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst|inst5~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5~_emulated_regout ));

// Location: LCCOMB_X36_Y26_N18
cycloneii_lcell_comb \inst|inst5~2 (
// Equation(s):
// \inst|inst5~2_combout  = (\LOAD~combout  & (\inst4[5]~26_combout )) # (!\LOAD~combout  & ((\inst|inst5~1_combout  $ (\inst|inst5~_emulated_regout ))))

	.dataa(\inst4[5]~26_combout ),
	.datab(\inst|inst5~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst|inst5~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5~2 .lut_mask = 16'hA3AC;
defparam \inst|inst5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[4]));
// synopsys translate_off
defparam \INPUT_B[4]~I .input_async_reset = "none";
defparam \INPUT_B[4]~I .input_power_up = "low";
defparam \INPUT_B[4]~I .input_register_mode = "none";
defparam \INPUT_B[4]~I .input_sync_reset = "none";
defparam \INPUT_B[4]~I .oe_async_reset = "none";
defparam \INPUT_B[4]~I .oe_power_up = "low";
defparam \INPUT_B[4]~I .oe_register_mode = "none";
defparam \INPUT_B[4]~I .oe_sync_reset = "none";
defparam \INPUT_B[4]~I .operation_mode = "input";
defparam \INPUT_B[4]~I .output_async_reset = "none";
defparam \INPUT_B[4]~I .output_power_up = "low";
defparam \INPUT_B[4]~I .output_register_mode = "none";
defparam \INPUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[4]));
// synopsys translate_off
defparam \INPUT_A[4]~I .input_async_reset = "none";
defparam \INPUT_A[4]~I .input_power_up = "low";
defparam \INPUT_A[4]~I .input_register_mode = "none";
defparam \INPUT_A[4]~I .input_sync_reset = "none";
defparam \INPUT_A[4]~I .oe_async_reset = "none";
defparam \INPUT_A[4]~I .oe_power_up = "low";
defparam \INPUT_A[4]~I .oe_register_mode = "none";
defparam \INPUT_A[4]~I .oe_sync_reset = "none";
defparam \INPUT_A[4]~I .operation_mode = "input";
defparam \INPUT_A[4]~I .output_async_reset = "none";
defparam \INPUT_A[4]~I .output_power_up = "low";
defparam \INPUT_A[4]~I .output_register_mode = "none";
defparam \INPUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneii_lcell_comb \inst4[4]~27 (
// Equation(s):
// \inst4[4]~27_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [4]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [4]))

	.dataa(vcc),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [4]),
	.datad(\INPUT_A~combout [4]),
	.cin(gnd),
	.combout(\inst4[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[4]~27 .lut_mask = 16'hFC30;
defparam \inst4[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneii_lcell_comb \inst|inst9~1 (
// Equation(s):
// \inst|inst9~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4[4]~27_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst9~1_combout ))

	.dataa(vcc),
	.datab(\inst|inst9~1_combout ),
	.datac(\inst4[4]~27_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9~1 .lut_mask = 16'hF0CC;
defparam \inst|inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[4]));
// synopsys translate_off
defparam \PARALLEL_LOAD[4]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[4]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[4]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[4]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[4]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[4]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[4]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[4]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[4]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[4]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[4]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[4]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneii_lcell_comb \inst|inst9~3 (
// Equation(s):
// \inst|inst9~3_combout  = \inst|inst9~1_combout  $ (\PARALLEL_LOAD~combout [4])

	.dataa(vcc),
	.datab(\inst|inst9~1_combout ),
	.datac(vcc),
	.datad(\PARALLEL_LOAD~combout [4]),
	.cin(gnd),
	.combout(\inst|inst9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9~3 .lut_mask = 16'h33CC;
defparam \inst|inst9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N29
cycloneii_lcell_ff \inst|inst9~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst|inst9~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst9~_emulated_regout ));

// Location: LCCOMB_X36_Y26_N6
cycloneii_lcell_comb \inst|inst9~2 (
// Equation(s):
// \inst|inst9~2_combout  = (\LOAD~combout  & (((\inst4[4]~27_combout )))) # (!\LOAD~combout  & (\inst|inst9~1_combout  $ (((\inst|inst9~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst|inst9~1_combout ),
	.datac(\inst4[4]~27_combout ),
	.datad(\inst|inst9~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9~2 .lut_mask = 16'hB1E4;
defparam \inst|inst9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N24
cycloneii_lcell_comb \inst|inst14~1 (
// Equation(s):
// \inst|inst14~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[3]~28_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst14~1_combout )))

	.dataa(\inst4[3]~28_combout ),
	.datab(vcc),
	.datac(\inst|inst14~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14~1 .lut_mask = 16'hAAF0;
defparam \inst|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[3]));
// synopsys translate_off
defparam \INPUT_A[3]~I .input_async_reset = "none";
defparam \INPUT_A[3]~I .input_power_up = "low";
defparam \INPUT_A[3]~I .input_register_mode = "none";
defparam \INPUT_A[3]~I .input_sync_reset = "none";
defparam \INPUT_A[3]~I .oe_async_reset = "none";
defparam \INPUT_A[3]~I .oe_power_up = "low";
defparam \INPUT_A[3]~I .oe_register_mode = "none";
defparam \INPUT_A[3]~I .oe_sync_reset = "none";
defparam \INPUT_A[3]~I .operation_mode = "input";
defparam \INPUT_A[3]~I .output_async_reset = "none";
defparam \INPUT_A[3]~I .output_power_up = "low";
defparam \INPUT_A[3]~I .output_register_mode = "none";
defparam \INPUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[3]));
// synopsys translate_off
defparam \INPUT_B[3]~I .input_async_reset = "none";
defparam \INPUT_B[3]~I .input_power_up = "low";
defparam \INPUT_B[3]~I .input_register_mode = "none";
defparam \INPUT_B[3]~I .input_sync_reset = "none";
defparam \INPUT_B[3]~I .oe_async_reset = "none";
defparam \INPUT_B[3]~I .oe_power_up = "low";
defparam \INPUT_B[3]~I .oe_register_mode = "none";
defparam \INPUT_B[3]~I .oe_sync_reset = "none";
defparam \INPUT_B[3]~I .operation_mode = "input";
defparam \INPUT_B[3]~I .output_async_reset = "none";
defparam \INPUT_B[3]~I .output_power_up = "low";
defparam \INPUT_B[3]~I .output_register_mode = "none";
defparam \INPUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N16
cycloneii_lcell_comb \inst4[3]~28 (
// Equation(s):
// \inst4[3]~28_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [3])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [3])))

	.dataa(vcc),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [3]),
	.datad(\INPUT_B~combout [3]),
	.cin(gnd),
	.combout(\inst4[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[3]~28 .lut_mask = 16'hF3C0;
defparam \inst4[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[3]));
// synopsys translate_off
defparam \PARALLEL_LOAD[3]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[3]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[3]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[3]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[3]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[3]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[3]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[3]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[3]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[3]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[3]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[3]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N0
cycloneii_lcell_comb \inst|inst14~3 (
// Equation(s):
// \inst|inst14~3_combout  = \inst|inst14~1_combout  $ (\PARALLEL_LOAD~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst14~1_combout ),
	.datad(\PARALLEL_LOAD~combout [3]),
	.cin(gnd),
	.combout(\inst|inst14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14~3 .lut_mask = 16'h0FF0;
defparam \inst|inst14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y1_N1
cycloneii_lcell_ff \inst|inst14~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst|inst14~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst14~_emulated_regout ));

// Location: LCCOMB_X29_Y1_N18
cycloneii_lcell_comb \inst|inst14~2 (
// Equation(s):
// \inst|inst14~2_combout  = (\LOAD~combout  & (((\inst4[3]~28_combout )))) # (!\LOAD~combout  & (\inst|inst14~1_combout  $ (((\inst|inst14~_emulated_regout )))))

	.dataa(\inst|inst14~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst4[3]~28_combout ),
	.datad(\inst|inst14~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14~2 .lut_mask = 16'hD1E2;
defparam \inst|inst14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[2]));
// synopsys translate_off
defparam \INPUT_B[2]~I .input_async_reset = "none";
defparam \INPUT_B[2]~I .input_power_up = "low";
defparam \INPUT_B[2]~I .input_register_mode = "none";
defparam \INPUT_B[2]~I .input_sync_reset = "none";
defparam \INPUT_B[2]~I .oe_async_reset = "none";
defparam \INPUT_B[2]~I .oe_power_up = "low";
defparam \INPUT_B[2]~I .oe_register_mode = "none";
defparam \INPUT_B[2]~I .oe_sync_reset = "none";
defparam \INPUT_B[2]~I .operation_mode = "input";
defparam \INPUT_B[2]~I .output_async_reset = "none";
defparam \INPUT_B[2]~I .output_power_up = "low";
defparam \INPUT_B[2]~I .output_register_mode = "none";
defparam \INPUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[2]));
// synopsys translate_off
defparam \INPUT_A[2]~I .input_async_reset = "none";
defparam \INPUT_A[2]~I .input_power_up = "low";
defparam \INPUT_A[2]~I .input_register_mode = "none";
defparam \INPUT_A[2]~I .input_sync_reset = "none";
defparam \INPUT_A[2]~I .oe_async_reset = "none";
defparam \INPUT_A[2]~I .oe_power_up = "low";
defparam \INPUT_A[2]~I .oe_register_mode = "none";
defparam \INPUT_A[2]~I .oe_sync_reset = "none";
defparam \INPUT_A[2]~I .operation_mode = "input";
defparam \INPUT_A[2]~I .output_async_reset = "none";
defparam \INPUT_A[2]~I .output_power_up = "low";
defparam \INPUT_A[2]~I .output_register_mode = "none";
defparam \INPUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N2
cycloneii_lcell_comb \inst4[2]~29 (
// Equation(s):
// \inst4[2]~29_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [2]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [2]))

	.dataa(vcc),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [2]),
	.datad(\INPUT_A~combout [2]),
	.cin(gnd),
	.combout(\inst4[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[2]~29 .lut_mask = 16'hFC30;
defparam \inst4[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N26
cycloneii_lcell_comb \inst|inst17~1 (
// Equation(s):
// \inst|inst17~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[2]~29_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst17~1_combout )))

	.dataa(vcc),
	.datab(\inst4[2]~29_combout ),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst17~1_combout ),
	.cin(gnd),
	.combout(\inst|inst17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst17~1 .lut_mask = 16'hCFC0;
defparam \inst|inst17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[2]));
// synopsys translate_off
defparam \PARALLEL_LOAD[2]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[2]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[2]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[2]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[2]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[2]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[2]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[2]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[2]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[2]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[2]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[2]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N12
cycloneii_lcell_comb \inst|inst17~3 (
// Equation(s):
// \inst|inst17~3_combout  = \inst|inst17~1_combout  $ (\PARALLEL_LOAD~combout [2])

	.dataa(vcc),
	.datab(\inst|inst17~1_combout ),
	.datac(vcc),
	.datad(\PARALLEL_LOAD~combout [2]),
	.cin(gnd),
	.combout(\inst|inst17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst17~3 .lut_mask = 16'h33CC;
defparam \inst|inst17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y1_N13
cycloneii_lcell_ff \inst|inst17~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst|inst17~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst17~_emulated_regout ));

// Location: LCCOMB_X29_Y1_N6
cycloneii_lcell_comb \inst|inst17~2 (
// Equation(s):
// \inst|inst17~2_combout  = (\LOAD~combout  & (((\inst4[2]~29_combout )))) # (!\LOAD~combout  & (\inst|inst17~_emulated_regout  $ ((\inst|inst17~1_combout ))))

	.dataa(\inst|inst17~_emulated_regout ),
	.datab(\inst|inst17~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst4[2]~29_combout ),
	.cin(gnd),
	.combout(\inst|inst17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst17~2 .lut_mask = 16'hF606;
defparam \inst|inst17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[1]));
// synopsys translate_off
defparam \INPUT_A[1]~I .input_async_reset = "none";
defparam \INPUT_A[1]~I .input_power_up = "low";
defparam \INPUT_A[1]~I .input_register_mode = "none";
defparam \INPUT_A[1]~I .input_sync_reset = "none";
defparam \INPUT_A[1]~I .oe_async_reset = "none";
defparam \INPUT_A[1]~I .oe_power_up = "low";
defparam \INPUT_A[1]~I .oe_register_mode = "none";
defparam \INPUT_A[1]~I .oe_sync_reset = "none";
defparam \INPUT_A[1]~I .operation_mode = "input";
defparam \INPUT_A[1]~I .output_async_reset = "none";
defparam \INPUT_A[1]~I .output_power_up = "low";
defparam \INPUT_A[1]~I .output_register_mode = "none";
defparam \INPUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N20
cycloneii_lcell_comb \inst4[1]~30 (
// Equation(s):
// \inst4[1]~30_combout  = (\INPUT_SELECT~combout  & ((\INPUT_A~combout [1]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [1]))

	.dataa(\INPUT_B~combout [1]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[1]~30 .lut_mask = 16'hE2E2;
defparam \inst4[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N4
cycloneii_lcell_comb \inst|inst21~1 (
// Equation(s):
// \inst|inst21~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[1]~30_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst21~1_combout )))

	.dataa(\inst4[1]~30_combout ),
	.datab(vcc),
	.datac(\inst|inst21~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21~1 .lut_mask = 16'hAAF0;
defparam \inst|inst21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[1]));
// synopsys translate_off
defparam \PARALLEL_LOAD[1]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[1]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[1]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[1]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[1]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[1]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[1]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[1]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[1]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[1]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[1]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[1]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N8
cycloneii_lcell_comb \inst|inst21~3 (
// Equation(s):
// \inst|inst21~3_combout  = \inst|inst21~1_combout  $ (\PARALLEL_LOAD~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst21~1_combout ),
	.datad(\PARALLEL_LOAD~combout [1]),
	.cin(gnd),
	.combout(\inst|inst21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21~3 .lut_mask = 16'h0FF0;
defparam \inst|inst21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y1_N9
cycloneii_lcell_ff \inst|inst21~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst|inst21~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst21~_emulated_regout ));

// Location: LCCOMB_X29_Y1_N10
cycloneii_lcell_comb \inst|inst21~2 (
// Equation(s):
// \inst|inst21~2_combout  = (\LOAD~combout  & (\inst4[1]~30_combout )) # (!\LOAD~combout  & ((\inst|inst21~1_combout  $ (\inst|inst21~_emulated_regout ))))

	.dataa(\inst4[1]~30_combout ),
	.datab(\inst|inst21~1_combout ),
	.datac(\inst|inst21~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst|inst21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21~2 .lut_mask = 16'hAA3C;
defparam \inst|inst21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[0]));
// synopsys translate_off
defparam \INPUT_A[0]~I .input_async_reset = "none";
defparam \INPUT_A[0]~I .input_power_up = "low";
defparam \INPUT_A[0]~I .input_register_mode = "none";
defparam \INPUT_A[0]~I .input_sync_reset = "none";
defparam \INPUT_A[0]~I .oe_async_reset = "none";
defparam \INPUT_A[0]~I .oe_power_up = "low";
defparam \INPUT_A[0]~I .oe_register_mode = "none";
defparam \INPUT_A[0]~I .oe_sync_reset = "none";
defparam \INPUT_A[0]~I .operation_mode = "input";
defparam \INPUT_A[0]~I .output_async_reset = "none";
defparam \INPUT_A[0]~I .output_power_up = "low";
defparam \INPUT_A[0]~I .output_register_mode = "none";
defparam \INPUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[0]));
// synopsys translate_off
defparam \INPUT_B[0]~I .input_async_reset = "none";
defparam \INPUT_B[0]~I .input_power_up = "low";
defparam \INPUT_B[0]~I .input_register_mode = "none";
defparam \INPUT_B[0]~I .input_sync_reset = "none";
defparam \INPUT_B[0]~I .oe_async_reset = "none";
defparam \INPUT_B[0]~I .oe_power_up = "low";
defparam \INPUT_B[0]~I .oe_register_mode = "none";
defparam \INPUT_B[0]~I .oe_sync_reset = "none";
defparam \INPUT_B[0]~I .operation_mode = "input";
defparam \INPUT_B[0]~I .output_async_reset = "none";
defparam \INPUT_B[0]~I .output_power_up = "low";
defparam \INPUT_B[0]~I .output_register_mode = "none";
defparam \INPUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N30
cycloneii_lcell_comb \inst4[0]~31 (
// Equation(s):
// \inst4[0]~31_combout  = (\INPUT_SELECT~combout  & (\INPUT_A~combout [0])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [0])))

	.dataa(vcc),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [0]),
	.datad(\INPUT_B~combout [0]),
	.cin(gnd),
	.combout(\inst4[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4[0]~31 .lut_mask = 16'hF3C0;
defparam \inst4[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N14
cycloneii_lcell_comb \inst|inst26~1 (
// Equation(s):
// \inst|inst26~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4[0]~31_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst26~1_combout )))

	.dataa(vcc),
	.datab(\inst4[0]~31_combout ),
	.datac(\inst|inst26~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst26~1 .lut_mask = 16'hCCF0;
defparam \inst|inst26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL_LOAD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL_LOAD~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL_LOAD[0]));
// synopsys translate_off
defparam \PARALLEL_LOAD[0]~I .input_async_reset = "none";
defparam \PARALLEL_LOAD[0]~I .input_power_up = "low";
defparam \PARALLEL_LOAD[0]~I .input_register_mode = "none";
defparam \PARALLEL_LOAD[0]~I .input_sync_reset = "none";
defparam \PARALLEL_LOAD[0]~I .oe_async_reset = "none";
defparam \PARALLEL_LOAD[0]~I .oe_power_up = "low";
defparam \PARALLEL_LOAD[0]~I .oe_register_mode = "none";
defparam \PARALLEL_LOAD[0]~I .oe_sync_reset = "none";
defparam \PARALLEL_LOAD[0]~I .operation_mode = "input";
defparam \PARALLEL_LOAD[0]~I .output_async_reset = "none";
defparam \PARALLEL_LOAD[0]~I .output_power_up = "low";
defparam \PARALLEL_LOAD[0]~I .output_register_mode = "none";
defparam \PARALLEL_LOAD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N28
cycloneii_lcell_comb \inst|inst26~3 (
// Equation(s):
// \inst|inst26~3_combout  = \inst|inst26~1_combout  $ (\PARALLEL_LOAD~combout [0])

	.dataa(vcc),
	.datab(\inst|inst26~1_combout ),
	.datac(\PARALLEL_LOAD~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst26~3 .lut_mask = 16'h3C3C;
defparam \inst|inst26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y1_N29
cycloneii_lcell_ff \inst|inst26~_emulated (
	.clk(\inst1~clkctrl_outclk ),
	.datain(\inst|inst26~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst26~_emulated_regout ));

// Location: LCCOMB_X29_Y1_N22
cycloneii_lcell_comb \inst|inst26~2 (
// Equation(s):
// \inst|inst26~2_combout  = (\LOAD~combout  & (\inst4[0]~31_combout )) # (!\LOAD~combout  & ((\inst|inst26~1_combout  $ (\inst|inst26~_emulated_regout ))))

	.dataa(\LOAD~combout ),
	.datab(\inst4[0]~31_combout ),
	.datac(\inst|inst26~1_combout ),
	.datad(\inst|inst26~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst26~2 .lut_mask = 16'h8DD8;
defparam \inst|inst26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUTPUT_B_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUTPUT_B_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B_EN));
// synopsys translate_off
defparam \OUTPUT_B_EN~I .input_async_reset = "none";
defparam \OUTPUT_B_EN~I .input_power_up = "low";
defparam \OUTPUT_B_EN~I .input_register_mode = "none";
defparam \OUTPUT_B_EN~I .input_sync_reset = "none";
defparam \OUTPUT_B_EN~I .oe_async_reset = "none";
defparam \OUTPUT_B_EN~I .oe_power_up = "low";
defparam \OUTPUT_B_EN~I .oe_register_mode = "none";
defparam \OUTPUT_B_EN~I .oe_sync_reset = "none";
defparam \OUTPUT_B_EN~I .operation_mode = "input";
defparam \OUTPUT_B_EN~I .output_async_reset = "none";
defparam \OUTPUT_B_EN~I .output_power_up = "low";
defparam \OUTPUT_B_EN~I .output_register_mode = "none";
defparam \OUTPUT_B_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[31]~I (
	.datain(\inst2|inst~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[31]));
// synopsys translate_off
defparam \OUTPUT_A[31]~I .input_async_reset = "none";
defparam \OUTPUT_A[31]~I .input_power_up = "low";
defparam \OUTPUT_A[31]~I .input_register_mode = "none";
defparam \OUTPUT_A[31]~I .input_sync_reset = "none";
defparam \OUTPUT_A[31]~I .oe_async_reset = "none";
defparam \OUTPUT_A[31]~I .oe_power_up = "low";
defparam \OUTPUT_A[31]~I .oe_register_mode = "none";
defparam \OUTPUT_A[31]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[31]~I .operation_mode = "output";
defparam \OUTPUT_A[31]~I .output_async_reset = "none";
defparam \OUTPUT_A[31]~I .output_power_up = "low";
defparam \OUTPUT_A[31]~I .output_register_mode = "none";
defparam \OUTPUT_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[30]~I (
	.datain(\inst2|inst29~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[30]));
// synopsys translate_off
defparam \OUTPUT_A[30]~I .input_async_reset = "none";
defparam \OUTPUT_A[30]~I .input_power_up = "low";
defparam \OUTPUT_A[30]~I .input_register_mode = "none";
defparam \OUTPUT_A[30]~I .input_sync_reset = "none";
defparam \OUTPUT_A[30]~I .oe_async_reset = "none";
defparam \OUTPUT_A[30]~I .oe_power_up = "low";
defparam \OUTPUT_A[30]~I .oe_register_mode = "none";
defparam \OUTPUT_A[30]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[30]~I .operation_mode = "output";
defparam \OUTPUT_A[30]~I .output_async_reset = "none";
defparam \OUTPUT_A[30]~I .output_power_up = "low";
defparam \OUTPUT_A[30]~I .output_register_mode = "none";
defparam \OUTPUT_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[29]~I (
	.datain(\inst2|inst5~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[29]));
// synopsys translate_off
defparam \OUTPUT_A[29]~I .input_async_reset = "none";
defparam \OUTPUT_A[29]~I .input_power_up = "low";
defparam \OUTPUT_A[29]~I .input_register_mode = "none";
defparam \OUTPUT_A[29]~I .input_sync_reset = "none";
defparam \OUTPUT_A[29]~I .oe_async_reset = "none";
defparam \OUTPUT_A[29]~I .oe_power_up = "low";
defparam \OUTPUT_A[29]~I .oe_register_mode = "none";
defparam \OUTPUT_A[29]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[29]~I .operation_mode = "output";
defparam \OUTPUT_A[29]~I .output_async_reset = "none";
defparam \OUTPUT_A[29]~I .output_power_up = "low";
defparam \OUTPUT_A[29]~I .output_register_mode = "none";
defparam \OUTPUT_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[28]~I (
	.datain(\inst2|inst9~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[28]));
// synopsys translate_off
defparam \OUTPUT_A[28]~I .input_async_reset = "none";
defparam \OUTPUT_A[28]~I .input_power_up = "low";
defparam \OUTPUT_A[28]~I .input_register_mode = "none";
defparam \OUTPUT_A[28]~I .input_sync_reset = "none";
defparam \OUTPUT_A[28]~I .oe_async_reset = "none";
defparam \OUTPUT_A[28]~I .oe_power_up = "low";
defparam \OUTPUT_A[28]~I .oe_register_mode = "none";
defparam \OUTPUT_A[28]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[28]~I .operation_mode = "output";
defparam \OUTPUT_A[28]~I .output_async_reset = "none";
defparam \OUTPUT_A[28]~I .output_power_up = "low";
defparam \OUTPUT_A[28]~I .output_register_mode = "none";
defparam \OUTPUT_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[27]~I (
	.datain(\inst2|inst14~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[27]));
// synopsys translate_off
defparam \OUTPUT_A[27]~I .input_async_reset = "none";
defparam \OUTPUT_A[27]~I .input_power_up = "low";
defparam \OUTPUT_A[27]~I .input_register_mode = "none";
defparam \OUTPUT_A[27]~I .input_sync_reset = "none";
defparam \OUTPUT_A[27]~I .oe_async_reset = "none";
defparam \OUTPUT_A[27]~I .oe_power_up = "low";
defparam \OUTPUT_A[27]~I .oe_register_mode = "none";
defparam \OUTPUT_A[27]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[27]~I .operation_mode = "output";
defparam \OUTPUT_A[27]~I .output_async_reset = "none";
defparam \OUTPUT_A[27]~I .output_power_up = "low";
defparam \OUTPUT_A[27]~I .output_register_mode = "none";
defparam \OUTPUT_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[26]~I (
	.datain(\inst2|inst17~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[26]));
// synopsys translate_off
defparam \OUTPUT_A[26]~I .input_async_reset = "none";
defparam \OUTPUT_A[26]~I .input_power_up = "low";
defparam \OUTPUT_A[26]~I .input_register_mode = "none";
defparam \OUTPUT_A[26]~I .input_sync_reset = "none";
defparam \OUTPUT_A[26]~I .oe_async_reset = "none";
defparam \OUTPUT_A[26]~I .oe_power_up = "low";
defparam \OUTPUT_A[26]~I .oe_register_mode = "none";
defparam \OUTPUT_A[26]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[26]~I .operation_mode = "output";
defparam \OUTPUT_A[26]~I .output_async_reset = "none";
defparam \OUTPUT_A[26]~I .output_power_up = "low";
defparam \OUTPUT_A[26]~I .output_register_mode = "none";
defparam \OUTPUT_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[25]~I (
	.datain(\inst2|inst21~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[25]));
// synopsys translate_off
defparam \OUTPUT_A[25]~I .input_async_reset = "none";
defparam \OUTPUT_A[25]~I .input_power_up = "low";
defparam \OUTPUT_A[25]~I .input_register_mode = "none";
defparam \OUTPUT_A[25]~I .input_sync_reset = "none";
defparam \OUTPUT_A[25]~I .oe_async_reset = "none";
defparam \OUTPUT_A[25]~I .oe_power_up = "low";
defparam \OUTPUT_A[25]~I .oe_register_mode = "none";
defparam \OUTPUT_A[25]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[25]~I .operation_mode = "output";
defparam \OUTPUT_A[25]~I .output_async_reset = "none";
defparam \OUTPUT_A[25]~I .output_power_up = "low";
defparam \OUTPUT_A[25]~I .output_register_mode = "none";
defparam \OUTPUT_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[24]~I (
	.datain(\inst2|inst26~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[24]));
// synopsys translate_off
defparam \OUTPUT_A[24]~I .input_async_reset = "none";
defparam \OUTPUT_A[24]~I .input_power_up = "low";
defparam \OUTPUT_A[24]~I .input_register_mode = "none";
defparam \OUTPUT_A[24]~I .input_sync_reset = "none";
defparam \OUTPUT_A[24]~I .oe_async_reset = "none";
defparam \OUTPUT_A[24]~I .oe_power_up = "low";
defparam \OUTPUT_A[24]~I .oe_register_mode = "none";
defparam \OUTPUT_A[24]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[24]~I .operation_mode = "output";
defparam \OUTPUT_A[24]~I .output_async_reset = "none";
defparam \OUTPUT_A[24]~I .output_power_up = "low";
defparam \OUTPUT_A[24]~I .output_register_mode = "none";
defparam \OUTPUT_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[23]~I (
	.datain(\inst10|inst~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[23]));
// synopsys translate_off
defparam \OUTPUT_A[23]~I .input_async_reset = "none";
defparam \OUTPUT_A[23]~I .input_power_up = "low";
defparam \OUTPUT_A[23]~I .input_register_mode = "none";
defparam \OUTPUT_A[23]~I .input_sync_reset = "none";
defparam \OUTPUT_A[23]~I .oe_async_reset = "none";
defparam \OUTPUT_A[23]~I .oe_power_up = "low";
defparam \OUTPUT_A[23]~I .oe_register_mode = "none";
defparam \OUTPUT_A[23]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[23]~I .operation_mode = "output";
defparam \OUTPUT_A[23]~I .output_async_reset = "none";
defparam \OUTPUT_A[23]~I .output_power_up = "low";
defparam \OUTPUT_A[23]~I .output_register_mode = "none";
defparam \OUTPUT_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[22]~I (
	.datain(\inst10|inst29~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[22]));
// synopsys translate_off
defparam \OUTPUT_A[22]~I .input_async_reset = "none";
defparam \OUTPUT_A[22]~I .input_power_up = "low";
defparam \OUTPUT_A[22]~I .input_register_mode = "none";
defparam \OUTPUT_A[22]~I .input_sync_reset = "none";
defparam \OUTPUT_A[22]~I .oe_async_reset = "none";
defparam \OUTPUT_A[22]~I .oe_power_up = "low";
defparam \OUTPUT_A[22]~I .oe_register_mode = "none";
defparam \OUTPUT_A[22]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[22]~I .operation_mode = "output";
defparam \OUTPUT_A[22]~I .output_async_reset = "none";
defparam \OUTPUT_A[22]~I .output_power_up = "low";
defparam \OUTPUT_A[22]~I .output_register_mode = "none";
defparam \OUTPUT_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[21]~I (
	.datain(\inst10|inst5~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[21]));
// synopsys translate_off
defparam \OUTPUT_A[21]~I .input_async_reset = "none";
defparam \OUTPUT_A[21]~I .input_power_up = "low";
defparam \OUTPUT_A[21]~I .input_register_mode = "none";
defparam \OUTPUT_A[21]~I .input_sync_reset = "none";
defparam \OUTPUT_A[21]~I .oe_async_reset = "none";
defparam \OUTPUT_A[21]~I .oe_power_up = "low";
defparam \OUTPUT_A[21]~I .oe_register_mode = "none";
defparam \OUTPUT_A[21]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[21]~I .operation_mode = "output";
defparam \OUTPUT_A[21]~I .output_async_reset = "none";
defparam \OUTPUT_A[21]~I .output_power_up = "low";
defparam \OUTPUT_A[21]~I .output_register_mode = "none";
defparam \OUTPUT_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[20]~I (
	.datain(\inst10|inst9~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[20]));
// synopsys translate_off
defparam \OUTPUT_A[20]~I .input_async_reset = "none";
defparam \OUTPUT_A[20]~I .input_power_up = "low";
defparam \OUTPUT_A[20]~I .input_register_mode = "none";
defparam \OUTPUT_A[20]~I .input_sync_reset = "none";
defparam \OUTPUT_A[20]~I .oe_async_reset = "none";
defparam \OUTPUT_A[20]~I .oe_power_up = "low";
defparam \OUTPUT_A[20]~I .oe_register_mode = "none";
defparam \OUTPUT_A[20]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[20]~I .operation_mode = "output";
defparam \OUTPUT_A[20]~I .output_async_reset = "none";
defparam \OUTPUT_A[20]~I .output_power_up = "low";
defparam \OUTPUT_A[20]~I .output_register_mode = "none";
defparam \OUTPUT_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[19]~I (
	.datain(\inst10|inst14~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[19]));
// synopsys translate_off
defparam \OUTPUT_A[19]~I .input_async_reset = "none";
defparam \OUTPUT_A[19]~I .input_power_up = "low";
defparam \OUTPUT_A[19]~I .input_register_mode = "none";
defparam \OUTPUT_A[19]~I .input_sync_reset = "none";
defparam \OUTPUT_A[19]~I .oe_async_reset = "none";
defparam \OUTPUT_A[19]~I .oe_power_up = "low";
defparam \OUTPUT_A[19]~I .oe_register_mode = "none";
defparam \OUTPUT_A[19]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[19]~I .operation_mode = "output";
defparam \OUTPUT_A[19]~I .output_async_reset = "none";
defparam \OUTPUT_A[19]~I .output_power_up = "low";
defparam \OUTPUT_A[19]~I .output_register_mode = "none";
defparam \OUTPUT_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[18]~I (
	.datain(\inst10|inst17~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[18]));
// synopsys translate_off
defparam \OUTPUT_A[18]~I .input_async_reset = "none";
defparam \OUTPUT_A[18]~I .input_power_up = "low";
defparam \OUTPUT_A[18]~I .input_register_mode = "none";
defparam \OUTPUT_A[18]~I .input_sync_reset = "none";
defparam \OUTPUT_A[18]~I .oe_async_reset = "none";
defparam \OUTPUT_A[18]~I .oe_power_up = "low";
defparam \OUTPUT_A[18]~I .oe_register_mode = "none";
defparam \OUTPUT_A[18]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[18]~I .operation_mode = "output";
defparam \OUTPUT_A[18]~I .output_async_reset = "none";
defparam \OUTPUT_A[18]~I .output_power_up = "low";
defparam \OUTPUT_A[18]~I .output_register_mode = "none";
defparam \OUTPUT_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[17]~I (
	.datain(\inst10|inst21~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[17]));
// synopsys translate_off
defparam \OUTPUT_A[17]~I .input_async_reset = "none";
defparam \OUTPUT_A[17]~I .input_power_up = "low";
defparam \OUTPUT_A[17]~I .input_register_mode = "none";
defparam \OUTPUT_A[17]~I .input_sync_reset = "none";
defparam \OUTPUT_A[17]~I .oe_async_reset = "none";
defparam \OUTPUT_A[17]~I .oe_power_up = "low";
defparam \OUTPUT_A[17]~I .oe_register_mode = "none";
defparam \OUTPUT_A[17]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[17]~I .operation_mode = "output";
defparam \OUTPUT_A[17]~I .output_async_reset = "none";
defparam \OUTPUT_A[17]~I .output_power_up = "low";
defparam \OUTPUT_A[17]~I .output_register_mode = "none";
defparam \OUTPUT_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[16]~I (
	.datain(\inst10|inst26~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[16]));
// synopsys translate_off
defparam \OUTPUT_A[16]~I .input_async_reset = "none";
defparam \OUTPUT_A[16]~I .input_power_up = "low";
defparam \OUTPUT_A[16]~I .input_register_mode = "none";
defparam \OUTPUT_A[16]~I .input_sync_reset = "none";
defparam \OUTPUT_A[16]~I .oe_async_reset = "none";
defparam \OUTPUT_A[16]~I .oe_power_up = "low";
defparam \OUTPUT_A[16]~I .oe_register_mode = "none";
defparam \OUTPUT_A[16]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[16]~I .operation_mode = "output";
defparam \OUTPUT_A[16]~I .output_async_reset = "none";
defparam \OUTPUT_A[16]~I .output_power_up = "low";
defparam \OUTPUT_A[16]~I .output_register_mode = "none";
defparam \OUTPUT_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[15]~I (
	.datain(\inst8|inst~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[15]));
// synopsys translate_off
defparam \OUTPUT_A[15]~I .input_async_reset = "none";
defparam \OUTPUT_A[15]~I .input_power_up = "low";
defparam \OUTPUT_A[15]~I .input_register_mode = "none";
defparam \OUTPUT_A[15]~I .input_sync_reset = "none";
defparam \OUTPUT_A[15]~I .oe_async_reset = "none";
defparam \OUTPUT_A[15]~I .oe_power_up = "low";
defparam \OUTPUT_A[15]~I .oe_register_mode = "none";
defparam \OUTPUT_A[15]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[15]~I .operation_mode = "output";
defparam \OUTPUT_A[15]~I .output_async_reset = "none";
defparam \OUTPUT_A[15]~I .output_power_up = "low";
defparam \OUTPUT_A[15]~I .output_register_mode = "none";
defparam \OUTPUT_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[14]~I (
	.datain(\inst8|inst29~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[14]));
// synopsys translate_off
defparam \OUTPUT_A[14]~I .input_async_reset = "none";
defparam \OUTPUT_A[14]~I .input_power_up = "low";
defparam \OUTPUT_A[14]~I .input_register_mode = "none";
defparam \OUTPUT_A[14]~I .input_sync_reset = "none";
defparam \OUTPUT_A[14]~I .oe_async_reset = "none";
defparam \OUTPUT_A[14]~I .oe_power_up = "low";
defparam \OUTPUT_A[14]~I .oe_register_mode = "none";
defparam \OUTPUT_A[14]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[14]~I .operation_mode = "output";
defparam \OUTPUT_A[14]~I .output_async_reset = "none";
defparam \OUTPUT_A[14]~I .output_power_up = "low";
defparam \OUTPUT_A[14]~I .output_register_mode = "none";
defparam \OUTPUT_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[13]~I (
	.datain(\inst8|inst5~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[13]));
// synopsys translate_off
defparam \OUTPUT_A[13]~I .input_async_reset = "none";
defparam \OUTPUT_A[13]~I .input_power_up = "low";
defparam \OUTPUT_A[13]~I .input_register_mode = "none";
defparam \OUTPUT_A[13]~I .input_sync_reset = "none";
defparam \OUTPUT_A[13]~I .oe_async_reset = "none";
defparam \OUTPUT_A[13]~I .oe_power_up = "low";
defparam \OUTPUT_A[13]~I .oe_register_mode = "none";
defparam \OUTPUT_A[13]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[13]~I .operation_mode = "output";
defparam \OUTPUT_A[13]~I .output_async_reset = "none";
defparam \OUTPUT_A[13]~I .output_power_up = "low";
defparam \OUTPUT_A[13]~I .output_register_mode = "none";
defparam \OUTPUT_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[12]~I (
	.datain(\inst8|inst9~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[12]));
// synopsys translate_off
defparam \OUTPUT_A[12]~I .input_async_reset = "none";
defparam \OUTPUT_A[12]~I .input_power_up = "low";
defparam \OUTPUT_A[12]~I .input_register_mode = "none";
defparam \OUTPUT_A[12]~I .input_sync_reset = "none";
defparam \OUTPUT_A[12]~I .oe_async_reset = "none";
defparam \OUTPUT_A[12]~I .oe_power_up = "low";
defparam \OUTPUT_A[12]~I .oe_register_mode = "none";
defparam \OUTPUT_A[12]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[12]~I .operation_mode = "output";
defparam \OUTPUT_A[12]~I .output_async_reset = "none";
defparam \OUTPUT_A[12]~I .output_power_up = "low";
defparam \OUTPUT_A[12]~I .output_register_mode = "none";
defparam \OUTPUT_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[11]~I (
	.datain(\inst8|inst14~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[11]));
// synopsys translate_off
defparam \OUTPUT_A[11]~I .input_async_reset = "none";
defparam \OUTPUT_A[11]~I .input_power_up = "low";
defparam \OUTPUT_A[11]~I .input_register_mode = "none";
defparam \OUTPUT_A[11]~I .input_sync_reset = "none";
defparam \OUTPUT_A[11]~I .oe_async_reset = "none";
defparam \OUTPUT_A[11]~I .oe_power_up = "low";
defparam \OUTPUT_A[11]~I .oe_register_mode = "none";
defparam \OUTPUT_A[11]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[11]~I .operation_mode = "output";
defparam \OUTPUT_A[11]~I .output_async_reset = "none";
defparam \OUTPUT_A[11]~I .output_power_up = "low";
defparam \OUTPUT_A[11]~I .output_register_mode = "none";
defparam \OUTPUT_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[10]~I (
	.datain(\inst8|inst17~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[10]));
// synopsys translate_off
defparam \OUTPUT_A[10]~I .input_async_reset = "none";
defparam \OUTPUT_A[10]~I .input_power_up = "low";
defparam \OUTPUT_A[10]~I .input_register_mode = "none";
defparam \OUTPUT_A[10]~I .input_sync_reset = "none";
defparam \OUTPUT_A[10]~I .oe_async_reset = "none";
defparam \OUTPUT_A[10]~I .oe_power_up = "low";
defparam \OUTPUT_A[10]~I .oe_register_mode = "none";
defparam \OUTPUT_A[10]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[10]~I .operation_mode = "output";
defparam \OUTPUT_A[10]~I .output_async_reset = "none";
defparam \OUTPUT_A[10]~I .output_power_up = "low";
defparam \OUTPUT_A[10]~I .output_register_mode = "none";
defparam \OUTPUT_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[9]~I (
	.datain(\inst8|inst21~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[9]));
// synopsys translate_off
defparam \OUTPUT_A[9]~I .input_async_reset = "none";
defparam \OUTPUT_A[9]~I .input_power_up = "low";
defparam \OUTPUT_A[9]~I .input_register_mode = "none";
defparam \OUTPUT_A[9]~I .input_sync_reset = "none";
defparam \OUTPUT_A[9]~I .oe_async_reset = "none";
defparam \OUTPUT_A[9]~I .oe_power_up = "low";
defparam \OUTPUT_A[9]~I .oe_register_mode = "none";
defparam \OUTPUT_A[9]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[9]~I .operation_mode = "output";
defparam \OUTPUT_A[9]~I .output_async_reset = "none";
defparam \OUTPUT_A[9]~I .output_power_up = "low";
defparam \OUTPUT_A[9]~I .output_register_mode = "none";
defparam \OUTPUT_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[8]~I (
	.datain(\inst8|inst26~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[8]));
// synopsys translate_off
defparam \OUTPUT_A[8]~I .input_async_reset = "none";
defparam \OUTPUT_A[8]~I .input_power_up = "low";
defparam \OUTPUT_A[8]~I .input_register_mode = "none";
defparam \OUTPUT_A[8]~I .input_sync_reset = "none";
defparam \OUTPUT_A[8]~I .oe_async_reset = "none";
defparam \OUTPUT_A[8]~I .oe_power_up = "low";
defparam \OUTPUT_A[8]~I .oe_register_mode = "none";
defparam \OUTPUT_A[8]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[8]~I .operation_mode = "output";
defparam \OUTPUT_A[8]~I .output_async_reset = "none";
defparam \OUTPUT_A[8]~I .output_power_up = "low";
defparam \OUTPUT_A[8]~I .output_register_mode = "none";
defparam \OUTPUT_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[7]~I (
	.datain(\inst|inst~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[7]));
// synopsys translate_off
defparam \OUTPUT_A[7]~I .input_async_reset = "none";
defparam \OUTPUT_A[7]~I .input_power_up = "low";
defparam \OUTPUT_A[7]~I .input_register_mode = "none";
defparam \OUTPUT_A[7]~I .input_sync_reset = "none";
defparam \OUTPUT_A[7]~I .oe_async_reset = "none";
defparam \OUTPUT_A[7]~I .oe_power_up = "low";
defparam \OUTPUT_A[7]~I .oe_register_mode = "none";
defparam \OUTPUT_A[7]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[7]~I .operation_mode = "output";
defparam \OUTPUT_A[7]~I .output_async_reset = "none";
defparam \OUTPUT_A[7]~I .output_power_up = "low";
defparam \OUTPUT_A[7]~I .output_register_mode = "none";
defparam \OUTPUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[6]~I (
	.datain(\inst|inst29~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[6]));
// synopsys translate_off
defparam \OUTPUT_A[6]~I .input_async_reset = "none";
defparam \OUTPUT_A[6]~I .input_power_up = "low";
defparam \OUTPUT_A[6]~I .input_register_mode = "none";
defparam \OUTPUT_A[6]~I .input_sync_reset = "none";
defparam \OUTPUT_A[6]~I .oe_async_reset = "none";
defparam \OUTPUT_A[6]~I .oe_power_up = "low";
defparam \OUTPUT_A[6]~I .oe_register_mode = "none";
defparam \OUTPUT_A[6]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[6]~I .operation_mode = "output";
defparam \OUTPUT_A[6]~I .output_async_reset = "none";
defparam \OUTPUT_A[6]~I .output_power_up = "low";
defparam \OUTPUT_A[6]~I .output_register_mode = "none";
defparam \OUTPUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[5]~I (
	.datain(\inst|inst5~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[5]));
// synopsys translate_off
defparam \OUTPUT_A[5]~I .input_async_reset = "none";
defparam \OUTPUT_A[5]~I .input_power_up = "low";
defparam \OUTPUT_A[5]~I .input_register_mode = "none";
defparam \OUTPUT_A[5]~I .input_sync_reset = "none";
defparam \OUTPUT_A[5]~I .oe_async_reset = "none";
defparam \OUTPUT_A[5]~I .oe_power_up = "low";
defparam \OUTPUT_A[5]~I .oe_register_mode = "none";
defparam \OUTPUT_A[5]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[5]~I .operation_mode = "output";
defparam \OUTPUT_A[5]~I .output_async_reset = "none";
defparam \OUTPUT_A[5]~I .output_power_up = "low";
defparam \OUTPUT_A[5]~I .output_register_mode = "none";
defparam \OUTPUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[4]~I (
	.datain(\inst|inst9~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[4]));
// synopsys translate_off
defparam \OUTPUT_A[4]~I .input_async_reset = "none";
defparam \OUTPUT_A[4]~I .input_power_up = "low";
defparam \OUTPUT_A[4]~I .input_register_mode = "none";
defparam \OUTPUT_A[4]~I .input_sync_reset = "none";
defparam \OUTPUT_A[4]~I .oe_async_reset = "none";
defparam \OUTPUT_A[4]~I .oe_power_up = "low";
defparam \OUTPUT_A[4]~I .oe_register_mode = "none";
defparam \OUTPUT_A[4]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[4]~I .operation_mode = "output";
defparam \OUTPUT_A[4]~I .output_async_reset = "none";
defparam \OUTPUT_A[4]~I .output_power_up = "low";
defparam \OUTPUT_A[4]~I .output_register_mode = "none";
defparam \OUTPUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[3]~I (
	.datain(\inst|inst14~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[3]));
// synopsys translate_off
defparam \OUTPUT_A[3]~I .input_async_reset = "none";
defparam \OUTPUT_A[3]~I .input_power_up = "low";
defparam \OUTPUT_A[3]~I .input_register_mode = "none";
defparam \OUTPUT_A[3]~I .input_sync_reset = "none";
defparam \OUTPUT_A[3]~I .oe_async_reset = "none";
defparam \OUTPUT_A[3]~I .oe_power_up = "low";
defparam \OUTPUT_A[3]~I .oe_register_mode = "none";
defparam \OUTPUT_A[3]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[3]~I .operation_mode = "output";
defparam \OUTPUT_A[3]~I .output_async_reset = "none";
defparam \OUTPUT_A[3]~I .output_power_up = "low";
defparam \OUTPUT_A[3]~I .output_register_mode = "none";
defparam \OUTPUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[2]~I (
	.datain(\inst|inst17~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[2]));
// synopsys translate_off
defparam \OUTPUT_A[2]~I .input_async_reset = "none";
defparam \OUTPUT_A[2]~I .input_power_up = "low";
defparam \OUTPUT_A[2]~I .input_register_mode = "none";
defparam \OUTPUT_A[2]~I .input_sync_reset = "none";
defparam \OUTPUT_A[2]~I .oe_async_reset = "none";
defparam \OUTPUT_A[2]~I .oe_power_up = "low";
defparam \OUTPUT_A[2]~I .oe_register_mode = "none";
defparam \OUTPUT_A[2]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[2]~I .operation_mode = "output";
defparam \OUTPUT_A[2]~I .output_async_reset = "none";
defparam \OUTPUT_A[2]~I .output_power_up = "low";
defparam \OUTPUT_A[2]~I .output_register_mode = "none";
defparam \OUTPUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[1]~I (
	.datain(\inst|inst21~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[1]));
// synopsys translate_off
defparam \OUTPUT_A[1]~I .input_async_reset = "none";
defparam \OUTPUT_A[1]~I .input_power_up = "low";
defparam \OUTPUT_A[1]~I .input_register_mode = "none";
defparam \OUTPUT_A[1]~I .input_sync_reset = "none";
defparam \OUTPUT_A[1]~I .oe_async_reset = "none";
defparam \OUTPUT_A[1]~I .oe_power_up = "low";
defparam \OUTPUT_A[1]~I .oe_register_mode = "none";
defparam \OUTPUT_A[1]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[1]~I .operation_mode = "output";
defparam \OUTPUT_A[1]~I .output_async_reset = "none";
defparam \OUTPUT_A[1]~I .output_power_up = "low";
defparam \OUTPUT_A[1]~I .output_register_mode = "none";
defparam \OUTPUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[0]~I (
	.datain(\inst|inst26~2_combout ),
	.oe(\OUTPUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[0]));
// synopsys translate_off
defparam \OUTPUT_A[0]~I .input_async_reset = "none";
defparam \OUTPUT_A[0]~I .input_power_up = "low";
defparam \OUTPUT_A[0]~I .input_register_mode = "none";
defparam \OUTPUT_A[0]~I .input_sync_reset = "none";
defparam \OUTPUT_A[0]~I .oe_async_reset = "none";
defparam \OUTPUT_A[0]~I .oe_power_up = "low";
defparam \OUTPUT_A[0]~I .oe_register_mode = "none";
defparam \OUTPUT_A[0]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[0]~I .operation_mode = "output";
defparam \OUTPUT_A[0]~I .output_async_reset = "none";
defparam \OUTPUT_A[0]~I .output_power_up = "low";
defparam \OUTPUT_A[0]~I .output_register_mode = "none";
defparam \OUTPUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[31]~I (
	.datain(\inst2|inst~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[31]));
// synopsys translate_off
defparam \OUTPUT_B[31]~I .input_async_reset = "none";
defparam \OUTPUT_B[31]~I .input_power_up = "low";
defparam \OUTPUT_B[31]~I .input_register_mode = "none";
defparam \OUTPUT_B[31]~I .input_sync_reset = "none";
defparam \OUTPUT_B[31]~I .oe_async_reset = "none";
defparam \OUTPUT_B[31]~I .oe_power_up = "low";
defparam \OUTPUT_B[31]~I .oe_register_mode = "none";
defparam \OUTPUT_B[31]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[31]~I .operation_mode = "output";
defparam \OUTPUT_B[31]~I .output_async_reset = "none";
defparam \OUTPUT_B[31]~I .output_power_up = "low";
defparam \OUTPUT_B[31]~I .output_register_mode = "none";
defparam \OUTPUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[30]~I (
	.datain(\inst2|inst29~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[30]));
// synopsys translate_off
defparam \OUTPUT_B[30]~I .input_async_reset = "none";
defparam \OUTPUT_B[30]~I .input_power_up = "low";
defparam \OUTPUT_B[30]~I .input_register_mode = "none";
defparam \OUTPUT_B[30]~I .input_sync_reset = "none";
defparam \OUTPUT_B[30]~I .oe_async_reset = "none";
defparam \OUTPUT_B[30]~I .oe_power_up = "low";
defparam \OUTPUT_B[30]~I .oe_register_mode = "none";
defparam \OUTPUT_B[30]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[30]~I .operation_mode = "output";
defparam \OUTPUT_B[30]~I .output_async_reset = "none";
defparam \OUTPUT_B[30]~I .output_power_up = "low";
defparam \OUTPUT_B[30]~I .output_register_mode = "none";
defparam \OUTPUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[29]~I (
	.datain(\inst2|inst5~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[29]));
// synopsys translate_off
defparam \OUTPUT_B[29]~I .input_async_reset = "none";
defparam \OUTPUT_B[29]~I .input_power_up = "low";
defparam \OUTPUT_B[29]~I .input_register_mode = "none";
defparam \OUTPUT_B[29]~I .input_sync_reset = "none";
defparam \OUTPUT_B[29]~I .oe_async_reset = "none";
defparam \OUTPUT_B[29]~I .oe_power_up = "low";
defparam \OUTPUT_B[29]~I .oe_register_mode = "none";
defparam \OUTPUT_B[29]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[29]~I .operation_mode = "output";
defparam \OUTPUT_B[29]~I .output_async_reset = "none";
defparam \OUTPUT_B[29]~I .output_power_up = "low";
defparam \OUTPUT_B[29]~I .output_register_mode = "none";
defparam \OUTPUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[28]~I (
	.datain(\inst2|inst9~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[28]));
// synopsys translate_off
defparam \OUTPUT_B[28]~I .input_async_reset = "none";
defparam \OUTPUT_B[28]~I .input_power_up = "low";
defparam \OUTPUT_B[28]~I .input_register_mode = "none";
defparam \OUTPUT_B[28]~I .input_sync_reset = "none";
defparam \OUTPUT_B[28]~I .oe_async_reset = "none";
defparam \OUTPUT_B[28]~I .oe_power_up = "low";
defparam \OUTPUT_B[28]~I .oe_register_mode = "none";
defparam \OUTPUT_B[28]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[28]~I .operation_mode = "output";
defparam \OUTPUT_B[28]~I .output_async_reset = "none";
defparam \OUTPUT_B[28]~I .output_power_up = "low";
defparam \OUTPUT_B[28]~I .output_register_mode = "none";
defparam \OUTPUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[27]~I (
	.datain(\inst2|inst14~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[27]));
// synopsys translate_off
defparam \OUTPUT_B[27]~I .input_async_reset = "none";
defparam \OUTPUT_B[27]~I .input_power_up = "low";
defparam \OUTPUT_B[27]~I .input_register_mode = "none";
defparam \OUTPUT_B[27]~I .input_sync_reset = "none";
defparam \OUTPUT_B[27]~I .oe_async_reset = "none";
defparam \OUTPUT_B[27]~I .oe_power_up = "low";
defparam \OUTPUT_B[27]~I .oe_register_mode = "none";
defparam \OUTPUT_B[27]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[27]~I .operation_mode = "output";
defparam \OUTPUT_B[27]~I .output_async_reset = "none";
defparam \OUTPUT_B[27]~I .output_power_up = "low";
defparam \OUTPUT_B[27]~I .output_register_mode = "none";
defparam \OUTPUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[26]~I (
	.datain(\inst2|inst17~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[26]));
// synopsys translate_off
defparam \OUTPUT_B[26]~I .input_async_reset = "none";
defparam \OUTPUT_B[26]~I .input_power_up = "low";
defparam \OUTPUT_B[26]~I .input_register_mode = "none";
defparam \OUTPUT_B[26]~I .input_sync_reset = "none";
defparam \OUTPUT_B[26]~I .oe_async_reset = "none";
defparam \OUTPUT_B[26]~I .oe_power_up = "low";
defparam \OUTPUT_B[26]~I .oe_register_mode = "none";
defparam \OUTPUT_B[26]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[26]~I .operation_mode = "output";
defparam \OUTPUT_B[26]~I .output_async_reset = "none";
defparam \OUTPUT_B[26]~I .output_power_up = "low";
defparam \OUTPUT_B[26]~I .output_register_mode = "none";
defparam \OUTPUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[25]~I (
	.datain(\inst2|inst21~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[25]));
// synopsys translate_off
defparam \OUTPUT_B[25]~I .input_async_reset = "none";
defparam \OUTPUT_B[25]~I .input_power_up = "low";
defparam \OUTPUT_B[25]~I .input_register_mode = "none";
defparam \OUTPUT_B[25]~I .input_sync_reset = "none";
defparam \OUTPUT_B[25]~I .oe_async_reset = "none";
defparam \OUTPUT_B[25]~I .oe_power_up = "low";
defparam \OUTPUT_B[25]~I .oe_register_mode = "none";
defparam \OUTPUT_B[25]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[25]~I .operation_mode = "output";
defparam \OUTPUT_B[25]~I .output_async_reset = "none";
defparam \OUTPUT_B[25]~I .output_power_up = "low";
defparam \OUTPUT_B[25]~I .output_register_mode = "none";
defparam \OUTPUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[24]~I (
	.datain(\inst2|inst26~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[24]));
// synopsys translate_off
defparam \OUTPUT_B[24]~I .input_async_reset = "none";
defparam \OUTPUT_B[24]~I .input_power_up = "low";
defparam \OUTPUT_B[24]~I .input_register_mode = "none";
defparam \OUTPUT_B[24]~I .input_sync_reset = "none";
defparam \OUTPUT_B[24]~I .oe_async_reset = "none";
defparam \OUTPUT_B[24]~I .oe_power_up = "low";
defparam \OUTPUT_B[24]~I .oe_register_mode = "none";
defparam \OUTPUT_B[24]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[24]~I .operation_mode = "output";
defparam \OUTPUT_B[24]~I .output_async_reset = "none";
defparam \OUTPUT_B[24]~I .output_power_up = "low";
defparam \OUTPUT_B[24]~I .output_register_mode = "none";
defparam \OUTPUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[23]~I (
	.datain(\inst10|inst~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[23]));
// synopsys translate_off
defparam \OUTPUT_B[23]~I .input_async_reset = "none";
defparam \OUTPUT_B[23]~I .input_power_up = "low";
defparam \OUTPUT_B[23]~I .input_register_mode = "none";
defparam \OUTPUT_B[23]~I .input_sync_reset = "none";
defparam \OUTPUT_B[23]~I .oe_async_reset = "none";
defparam \OUTPUT_B[23]~I .oe_power_up = "low";
defparam \OUTPUT_B[23]~I .oe_register_mode = "none";
defparam \OUTPUT_B[23]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[23]~I .operation_mode = "output";
defparam \OUTPUT_B[23]~I .output_async_reset = "none";
defparam \OUTPUT_B[23]~I .output_power_up = "low";
defparam \OUTPUT_B[23]~I .output_register_mode = "none";
defparam \OUTPUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[22]~I (
	.datain(\inst10|inst29~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[22]));
// synopsys translate_off
defparam \OUTPUT_B[22]~I .input_async_reset = "none";
defparam \OUTPUT_B[22]~I .input_power_up = "low";
defparam \OUTPUT_B[22]~I .input_register_mode = "none";
defparam \OUTPUT_B[22]~I .input_sync_reset = "none";
defparam \OUTPUT_B[22]~I .oe_async_reset = "none";
defparam \OUTPUT_B[22]~I .oe_power_up = "low";
defparam \OUTPUT_B[22]~I .oe_register_mode = "none";
defparam \OUTPUT_B[22]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[22]~I .operation_mode = "output";
defparam \OUTPUT_B[22]~I .output_async_reset = "none";
defparam \OUTPUT_B[22]~I .output_power_up = "low";
defparam \OUTPUT_B[22]~I .output_register_mode = "none";
defparam \OUTPUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[21]~I (
	.datain(\inst10|inst5~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[21]));
// synopsys translate_off
defparam \OUTPUT_B[21]~I .input_async_reset = "none";
defparam \OUTPUT_B[21]~I .input_power_up = "low";
defparam \OUTPUT_B[21]~I .input_register_mode = "none";
defparam \OUTPUT_B[21]~I .input_sync_reset = "none";
defparam \OUTPUT_B[21]~I .oe_async_reset = "none";
defparam \OUTPUT_B[21]~I .oe_power_up = "low";
defparam \OUTPUT_B[21]~I .oe_register_mode = "none";
defparam \OUTPUT_B[21]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[21]~I .operation_mode = "output";
defparam \OUTPUT_B[21]~I .output_async_reset = "none";
defparam \OUTPUT_B[21]~I .output_power_up = "low";
defparam \OUTPUT_B[21]~I .output_register_mode = "none";
defparam \OUTPUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[20]~I (
	.datain(\inst10|inst9~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[20]));
// synopsys translate_off
defparam \OUTPUT_B[20]~I .input_async_reset = "none";
defparam \OUTPUT_B[20]~I .input_power_up = "low";
defparam \OUTPUT_B[20]~I .input_register_mode = "none";
defparam \OUTPUT_B[20]~I .input_sync_reset = "none";
defparam \OUTPUT_B[20]~I .oe_async_reset = "none";
defparam \OUTPUT_B[20]~I .oe_power_up = "low";
defparam \OUTPUT_B[20]~I .oe_register_mode = "none";
defparam \OUTPUT_B[20]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[20]~I .operation_mode = "output";
defparam \OUTPUT_B[20]~I .output_async_reset = "none";
defparam \OUTPUT_B[20]~I .output_power_up = "low";
defparam \OUTPUT_B[20]~I .output_register_mode = "none";
defparam \OUTPUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[19]~I (
	.datain(\inst10|inst14~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[19]));
// synopsys translate_off
defparam \OUTPUT_B[19]~I .input_async_reset = "none";
defparam \OUTPUT_B[19]~I .input_power_up = "low";
defparam \OUTPUT_B[19]~I .input_register_mode = "none";
defparam \OUTPUT_B[19]~I .input_sync_reset = "none";
defparam \OUTPUT_B[19]~I .oe_async_reset = "none";
defparam \OUTPUT_B[19]~I .oe_power_up = "low";
defparam \OUTPUT_B[19]~I .oe_register_mode = "none";
defparam \OUTPUT_B[19]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[19]~I .operation_mode = "output";
defparam \OUTPUT_B[19]~I .output_async_reset = "none";
defparam \OUTPUT_B[19]~I .output_power_up = "low";
defparam \OUTPUT_B[19]~I .output_register_mode = "none";
defparam \OUTPUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[18]~I (
	.datain(\inst10|inst17~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[18]));
// synopsys translate_off
defparam \OUTPUT_B[18]~I .input_async_reset = "none";
defparam \OUTPUT_B[18]~I .input_power_up = "low";
defparam \OUTPUT_B[18]~I .input_register_mode = "none";
defparam \OUTPUT_B[18]~I .input_sync_reset = "none";
defparam \OUTPUT_B[18]~I .oe_async_reset = "none";
defparam \OUTPUT_B[18]~I .oe_power_up = "low";
defparam \OUTPUT_B[18]~I .oe_register_mode = "none";
defparam \OUTPUT_B[18]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[18]~I .operation_mode = "output";
defparam \OUTPUT_B[18]~I .output_async_reset = "none";
defparam \OUTPUT_B[18]~I .output_power_up = "low";
defparam \OUTPUT_B[18]~I .output_register_mode = "none";
defparam \OUTPUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[17]~I (
	.datain(\inst10|inst21~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[17]));
// synopsys translate_off
defparam \OUTPUT_B[17]~I .input_async_reset = "none";
defparam \OUTPUT_B[17]~I .input_power_up = "low";
defparam \OUTPUT_B[17]~I .input_register_mode = "none";
defparam \OUTPUT_B[17]~I .input_sync_reset = "none";
defparam \OUTPUT_B[17]~I .oe_async_reset = "none";
defparam \OUTPUT_B[17]~I .oe_power_up = "low";
defparam \OUTPUT_B[17]~I .oe_register_mode = "none";
defparam \OUTPUT_B[17]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[17]~I .operation_mode = "output";
defparam \OUTPUT_B[17]~I .output_async_reset = "none";
defparam \OUTPUT_B[17]~I .output_power_up = "low";
defparam \OUTPUT_B[17]~I .output_register_mode = "none";
defparam \OUTPUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[16]~I (
	.datain(\inst10|inst26~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[16]));
// synopsys translate_off
defparam \OUTPUT_B[16]~I .input_async_reset = "none";
defparam \OUTPUT_B[16]~I .input_power_up = "low";
defparam \OUTPUT_B[16]~I .input_register_mode = "none";
defparam \OUTPUT_B[16]~I .input_sync_reset = "none";
defparam \OUTPUT_B[16]~I .oe_async_reset = "none";
defparam \OUTPUT_B[16]~I .oe_power_up = "low";
defparam \OUTPUT_B[16]~I .oe_register_mode = "none";
defparam \OUTPUT_B[16]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[16]~I .operation_mode = "output";
defparam \OUTPUT_B[16]~I .output_async_reset = "none";
defparam \OUTPUT_B[16]~I .output_power_up = "low";
defparam \OUTPUT_B[16]~I .output_register_mode = "none";
defparam \OUTPUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[15]~I (
	.datain(\inst8|inst~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[15]));
// synopsys translate_off
defparam \OUTPUT_B[15]~I .input_async_reset = "none";
defparam \OUTPUT_B[15]~I .input_power_up = "low";
defparam \OUTPUT_B[15]~I .input_register_mode = "none";
defparam \OUTPUT_B[15]~I .input_sync_reset = "none";
defparam \OUTPUT_B[15]~I .oe_async_reset = "none";
defparam \OUTPUT_B[15]~I .oe_power_up = "low";
defparam \OUTPUT_B[15]~I .oe_register_mode = "none";
defparam \OUTPUT_B[15]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[15]~I .operation_mode = "output";
defparam \OUTPUT_B[15]~I .output_async_reset = "none";
defparam \OUTPUT_B[15]~I .output_power_up = "low";
defparam \OUTPUT_B[15]~I .output_register_mode = "none";
defparam \OUTPUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[14]~I (
	.datain(\inst8|inst29~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[14]));
// synopsys translate_off
defparam \OUTPUT_B[14]~I .input_async_reset = "none";
defparam \OUTPUT_B[14]~I .input_power_up = "low";
defparam \OUTPUT_B[14]~I .input_register_mode = "none";
defparam \OUTPUT_B[14]~I .input_sync_reset = "none";
defparam \OUTPUT_B[14]~I .oe_async_reset = "none";
defparam \OUTPUT_B[14]~I .oe_power_up = "low";
defparam \OUTPUT_B[14]~I .oe_register_mode = "none";
defparam \OUTPUT_B[14]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[14]~I .operation_mode = "output";
defparam \OUTPUT_B[14]~I .output_async_reset = "none";
defparam \OUTPUT_B[14]~I .output_power_up = "low";
defparam \OUTPUT_B[14]~I .output_register_mode = "none";
defparam \OUTPUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[13]~I (
	.datain(\inst8|inst5~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[13]));
// synopsys translate_off
defparam \OUTPUT_B[13]~I .input_async_reset = "none";
defparam \OUTPUT_B[13]~I .input_power_up = "low";
defparam \OUTPUT_B[13]~I .input_register_mode = "none";
defparam \OUTPUT_B[13]~I .input_sync_reset = "none";
defparam \OUTPUT_B[13]~I .oe_async_reset = "none";
defparam \OUTPUT_B[13]~I .oe_power_up = "low";
defparam \OUTPUT_B[13]~I .oe_register_mode = "none";
defparam \OUTPUT_B[13]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[13]~I .operation_mode = "output";
defparam \OUTPUT_B[13]~I .output_async_reset = "none";
defparam \OUTPUT_B[13]~I .output_power_up = "low";
defparam \OUTPUT_B[13]~I .output_register_mode = "none";
defparam \OUTPUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[12]~I (
	.datain(\inst8|inst9~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[12]));
// synopsys translate_off
defparam \OUTPUT_B[12]~I .input_async_reset = "none";
defparam \OUTPUT_B[12]~I .input_power_up = "low";
defparam \OUTPUT_B[12]~I .input_register_mode = "none";
defparam \OUTPUT_B[12]~I .input_sync_reset = "none";
defparam \OUTPUT_B[12]~I .oe_async_reset = "none";
defparam \OUTPUT_B[12]~I .oe_power_up = "low";
defparam \OUTPUT_B[12]~I .oe_register_mode = "none";
defparam \OUTPUT_B[12]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[12]~I .operation_mode = "output";
defparam \OUTPUT_B[12]~I .output_async_reset = "none";
defparam \OUTPUT_B[12]~I .output_power_up = "low";
defparam \OUTPUT_B[12]~I .output_register_mode = "none";
defparam \OUTPUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[11]~I (
	.datain(\inst8|inst14~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[11]));
// synopsys translate_off
defparam \OUTPUT_B[11]~I .input_async_reset = "none";
defparam \OUTPUT_B[11]~I .input_power_up = "low";
defparam \OUTPUT_B[11]~I .input_register_mode = "none";
defparam \OUTPUT_B[11]~I .input_sync_reset = "none";
defparam \OUTPUT_B[11]~I .oe_async_reset = "none";
defparam \OUTPUT_B[11]~I .oe_power_up = "low";
defparam \OUTPUT_B[11]~I .oe_register_mode = "none";
defparam \OUTPUT_B[11]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[11]~I .operation_mode = "output";
defparam \OUTPUT_B[11]~I .output_async_reset = "none";
defparam \OUTPUT_B[11]~I .output_power_up = "low";
defparam \OUTPUT_B[11]~I .output_register_mode = "none";
defparam \OUTPUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[10]~I (
	.datain(\inst8|inst17~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[10]));
// synopsys translate_off
defparam \OUTPUT_B[10]~I .input_async_reset = "none";
defparam \OUTPUT_B[10]~I .input_power_up = "low";
defparam \OUTPUT_B[10]~I .input_register_mode = "none";
defparam \OUTPUT_B[10]~I .input_sync_reset = "none";
defparam \OUTPUT_B[10]~I .oe_async_reset = "none";
defparam \OUTPUT_B[10]~I .oe_power_up = "low";
defparam \OUTPUT_B[10]~I .oe_register_mode = "none";
defparam \OUTPUT_B[10]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[10]~I .operation_mode = "output";
defparam \OUTPUT_B[10]~I .output_async_reset = "none";
defparam \OUTPUT_B[10]~I .output_power_up = "low";
defparam \OUTPUT_B[10]~I .output_register_mode = "none";
defparam \OUTPUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[9]~I (
	.datain(\inst8|inst21~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[9]));
// synopsys translate_off
defparam \OUTPUT_B[9]~I .input_async_reset = "none";
defparam \OUTPUT_B[9]~I .input_power_up = "low";
defparam \OUTPUT_B[9]~I .input_register_mode = "none";
defparam \OUTPUT_B[9]~I .input_sync_reset = "none";
defparam \OUTPUT_B[9]~I .oe_async_reset = "none";
defparam \OUTPUT_B[9]~I .oe_power_up = "low";
defparam \OUTPUT_B[9]~I .oe_register_mode = "none";
defparam \OUTPUT_B[9]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[9]~I .operation_mode = "output";
defparam \OUTPUT_B[9]~I .output_async_reset = "none";
defparam \OUTPUT_B[9]~I .output_power_up = "low";
defparam \OUTPUT_B[9]~I .output_register_mode = "none";
defparam \OUTPUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[8]~I (
	.datain(\inst8|inst26~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[8]));
// synopsys translate_off
defparam \OUTPUT_B[8]~I .input_async_reset = "none";
defparam \OUTPUT_B[8]~I .input_power_up = "low";
defparam \OUTPUT_B[8]~I .input_register_mode = "none";
defparam \OUTPUT_B[8]~I .input_sync_reset = "none";
defparam \OUTPUT_B[8]~I .oe_async_reset = "none";
defparam \OUTPUT_B[8]~I .oe_power_up = "low";
defparam \OUTPUT_B[8]~I .oe_register_mode = "none";
defparam \OUTPUT_B[8]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[8]~I .operation_mode = "output";
defparam \OUTPUT_B[8]~I .output_async_reset = "none";
defparam \OUTPUT_B[8]~I .output_power_up = "low";
defparam \OUTPUT_B[8]~I .output_register_mode = "none";
defparam \OUTPUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[7]~I (
	.datain(\inst|inst~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[7]));
// synopsys translate_off
defparam \OUTPUT_B[7]~I .input_async_reset = "none";
defparam \OUTPUT_B[7]~I .input_power_up = "low";
defparam \OUTPUT_B[7]~I .input_register_mode = "none";
defparam \OUTPUT_B[7]~I .input_sync_reset = "none";
defparam \OUTPUT_B[7]~I .oe_async_reset = "none";
defparam \OUTPUT_B[7]~I .oe_power_up = "low";
defparam \OUTPUT_B[7]~I .oe_register_mode = "none";
defparam \OUTPUT_B[7]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[7]~I .operation_mode = "output";
defparam \OUTPUT_B[7]~I .output_async_reset = "none";
defparam \OUTPUT_B[7]~I .output_power_up = "low";
defparam \OUTPUT_B[7]~I .output_register_mode = "none";
defparam \OUTPUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[6]~I (
	.datain(\inst|inst29~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[6]));
// synopsys translate_off
defparam \OUTPUT_B[6]~I .input_async_reset = "none";
defparam \OUTPUT_B[6]~I .input_power_up = "low";
defparam \OUTPUT_B[6]~I .input_register_mode = "none";
defparam \OUTPUT_B[6]~I .input_sync_reset = "none";
defparam \OUTPUT_B[6]~I .oe_async_reset = "none";
defparam \OUTPUT_B[6]~I .oe_power_up = "low";
defparam \OUTPUT_B[6]~I .oe_register_mode = "none";
defparam \OUTPUT_B[6]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[6]~I .operation_mode = "output";
defparam \OUTPUT_B[6]~I .output_async_reset = "none";
defparam \OUTPUT_B[6]~I .output_power_up = "low";
defparam \OUTPUT_B[6]~I .output_register_mode = "none";
defparam \OUTPUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[5]~I (
	.datain(\inst|inst5~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[5]));
// synopsys translate_off
defparam \OUTPUT_B[5]~I .input_async_reset = "none";
defparam \OUTPUT_B[5]~I .input_power_up = "low";
defparam \OUTPUT_B[5]~I .input_register_mode = "none";
defparam \OUTPUT_B[5]~I .input_sync_reset = "none";
defparam \OUTPUT_B[5]~I .oe_async_reset = "none";
defparam \OUTPUT_B[5]~I .oe_power_up = "low";
defparam \OUTPUT_B[5]~I .oe_register_mode = "none";
defparam \OUTPUT_B[5]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[5]~I .operation_mode = "output";
defparam \OUTPUT_B[5]~I .output_async_reset = "none";
defparam \OUTPUT_B[5]~I .output_power_up = "low";
defparam \OUTPUT_B[5]~I .output_register_mode = "none";
defparam \OUTPUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[4]~I (
	.datain(\inst|inst9~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[4]));
// synopsys translate_off
defparam \OUTPUT_B[4]~I .input_async_reset = "none";
defparam \OUTPUT_B[4]~I .input_power_up = "low";
defparam \OUTPUT_B[4]~I .input_register_mode = "none";
defparam \OUTPUT_B[4]~I .input_sync_reset = "none";
defparam \OUTPUT_B[4]~I .oe_async_reset = "none";
defparam \OUTPUT_B[4]~I .oe_power_up = "low";
defparam \OUTPUT_B[4]~I .oe_register_mode = "none";
defparam \OUTPUT_B[4]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[4]~I .operation_mode = "output";
defparam \OUTPUT_B[4]~I .output_async_reset = "none";
defparam \OUTPUT_B[4]~I .output_power_up = "low";
defparam \OUTPUT_B[4]~I .output_register_mode = "none";
defparam \OUTPUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[3]~I (
	.datain(\inst|inst14~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[3]));
// synopsys translate_off
defparam \OUTPUT_B[3]~I .input_async_reset = "none";
defparam \OUTPUT_B[3]~I .input_power_up = "low";
defparam \OUTPUT_B[3]~I .input_register_mode = "none";
defparam \OUTPUT_B[3]~I .input_sync_reset = "none";
defparam \OUTPUT_B[3]~I .oe_async_reset = "none";
defparam \OUTPUT_B[3]~I .oe_power_up = "low";
defparam \OUTPUT_B[3]~I .oe_register_mode = "none";
defparam \OUTPUT_B[3]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[3]~I .operation_mode = "output";
defparam \OUTPUT_B[3]~I .output_async_reset = "none";
defparam \OUTPUT_B[3]~I .output_power_up = "low";
defparam \OUTPUT_B[3]~I .output_register_mode = "none";
defparam \OUTPUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[2]~I (
	.datain(\inst|inst17~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[2]));
// synopsys translate_off
defparam \OUTPUT_B[2]~I .input_async_reset = "none";
defparam \OUTPUT_B[2]~I .input_power_up = "low";
defparam \OUTPUT_B[2]~I .input_register_mode = "none";
defparam \OUTPUT_B[2]~I .input_sync_reset = "none";
defparam \OUTPUT_B[2]~I .oe_async_reset = "none";
defparam \OUTPUT_B[2]~I .oe_power_up = "low";
defparam \OUTPUT_B[2]~I .oe_register_mode = "none";
defparam \OUTPUT_B[2]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[2]~I .operation_mode = "output";
defparam \OUTPUT_B[2]~I .output_async_reset = "none";
defparam \OUTPUT_B[2]~I .output_power_up = "low";
defparam \OUTPUT_B[2]~I .output_register_mode = "none";
defparam \OUTPUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[1]~I (
	.datain(\inst|inst21~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[1]));
// synopsys translate_off
defparam \OUTPUT_B[1]~I .input_async_reset = "none";
defparam \OUTPUT_B[1]~I .input_power_up = "low";
defparam \OUTPUT_B[1]~I .input_register_mode = "none";
defparam \OUTPUT_B[1]~I .input_sync_reset = "none";
defparam \OUTPUT_B[1]~I .oe_async_reset = "none";
defparam \OUTPUT_B[1]~I .oe_power_up = "low";
defparam \OUTPUT_B[1]~I .oe_register_mode = "none";
defparam \OUTPUT_B[1]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[1]~I .operation_mode = "output";
defparam \OUTPUT_B[1]~I .output_async_reset = "none";
defparam \OUTPUT_B[1]~I .output_power_up = "low";
defparam \OUTPUT_B[1]~I .output_register_mode = "none";
defparam \OUTPUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[0]~I (
	.datain(\inst|inst26~2_combout ),
	.oe(\OUTPUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[0]));
// synopsys translate_off
defparam \OUTPUT_B[0]~I .input_async_reset = "none";
defparam \OUTPUT_B[0]~I .input_power_up = "low";
defparam \OUTPUT_B[0]~I .input_register_mode = "none";
defparam \OUTPUT_B[0]~I .input_sync_reset = "none";
defparam \OUTPUT_B[0]~I .oe_async_reset = "none";
defparam \OUTPUT_B[0]~I .oe_power_up = "low";
defparam \OUTPUT_B[0]~I .oe_register_mode = "none";
defparam \OUTPUT_B[0]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[0]~I .operation_mode = "output";
defparam \OUTPUT_B[0]~I .output_async_reset = "none";
defparam \OUTPUT_B[0]~I .output_power_up = "low";
defparam \OUTPUT_B[0]~I .output_register_mode = "none";
defparam \OUTPUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
