







.version 5.0
.target sm_50
.address_size 64








.entry _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E(
.param .align 8 .b8 _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0[72]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .b32 %r<61>;
.reg .f64 %fd<25>;
.reg .b64 %rd<42>;

	.shared .align 8 .b8 _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24088_36_non_const_xi[272];

	.shared .align 8 .b8 _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj[272];

ld.param.v2.u32 {%r40, %r41}, [_Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+56];
ld.param.v2.u32 {%r42, %r43}, [_Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+40];
ld.param.u32 %r39, [_Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+64];
ld.param.f64 %fd4, [_Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+32];
ld.param.u64 %rd6, [_Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+24];
ld.param.u64 %rd4, [_Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+8];
ld.param.u64 %rd3, [_Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0];
ld.param.u64 %rd5, [_Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+16];
cvta.to.global.u64 %rd1, %rd5;
setp.eq.s32	%p1, %r44, 0;
@%p1 bra BB0_2;

cvta.to.global.u64 %rd7, %rd6;
ld.global.f64 %fd24, [%rd7];
bra.uni BB0_3;

BB0_2:
mov.f64 %fd24, %fd4;

BB0_3:
mov.u32 %r3, %tid.x;
and.b32 %r4, %r3, 31;
shr.s32 %r60, %r3, 5;
mov.u32 %r46, %ctaid.y;
shl.b32 %r6, %r46, 5;
mov.u32 %r47, %ctaid.x;
shl.b32 %r7, %r47, 5;
setp.lt.s32	%p2, %r3, 32;
@%p2 bra BB0_7;
bra.uni BB0_4;

BB0_7:
add.s32 %r10, %r7, %r3;
setp.ge.s32	%p6, %r10, %r42;
@%p6 bra BB0_9;

cvta.to.global.u64 %rd14, %rd3;
mov.u32 %r53, 1;
sub.s32 %r54, %r53, %r42;
mul.lo.s32 %r55, %r54, %r40;
setp.gt.s32	%p7, %r40, -1;
selp.b32	%r56, 0, %r55, %p7;
mad.lo.s32 %r57, %r10, %r40, %r56;
mul.wide.s32 %rd15, %r57, 8;
add.s64 %rd16, %rd14, %rd15;
ld.global.f64 %fd6, [%rd16];
mul.f64 %fd7, %fd24, %fd6;
mul.wide.s32 %rd17, %r3, 8;
mov.u64 %rd18, _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24088_36_non_const_xi;
add.s64 %rd19, %rd18, %rd17;
st.shared.f64 [%rd19], %fd7;
bra.uni BB0_9;

BB0_4:
setp.gt.s32	%p3, %r3, 63;
@%p3 bra BB0_9;

add.s32 %r8, %r3, -32;
add.s32 %r9, %r8, %r6;
setp.ge.s32	%p4, %r9, %r43;
@%p4 bra BB0_9;

cvta.to.global.u64 %rd8, %rd4;
mov.u32 %r48, 1;
sub.s32 %r49, %r48, %r43;
mul.lo.s32 %r50, %r49, %r41;
setp.gt.s32	%p5, %r41, -1;
selp.b32	%r51, 0, %r50, %p5;
mad.lo.s32 %r52, %r9, %r41, %r51;
mul.wide.s32 %rd9, %r52, 8;
add.s64 %rd10, %rd8, %rd9;
ld.global.f64 %fd5, [%rd10];
mul.wide.s32 %rd11, %r8, 8;
mov.u64 %rd12, _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd13, %rd12, %rd11;
st.shared.f64 [%rd13], %fd5;

BB0_9:
bar.sync 0;
add.s32 %r58, %r6, %r60;
add.s32 %r12, %r7, %r4;
setp.ge.s32	%p8, %r12, %r42;
@%p8 bra BB0_18;

mad.lo.s32 %r59, %r58, %r39, %r12;
mul.wide.u32 %rd20, %r4, 8;
mov.u64 %rd21, _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24088_36_non_const_xi;
add.s64 %rd2, %rd21, %rd20;
shl.b32 %r14, %r39, 3;
setp.ge.s32	%p9, %r58, %r43;
@%p9 bra BB0_12;

ld.shared.f64 %fd8, [%rd2];
mul.wide.s32 %rd22, %r60, 8;
mov.u64 %rd23, _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd24, %rd23, %rd22;
ld.shared.f64 %fd9, [%rd24];
mul.wide.s32 %rd25, %r59, 8;
add.s64 %rd26, %rd1, %rd25;
ld.global.f64 %fd10, [%rd26];
fma.rn.f64 %fd11, %fd8, %fd9, %fd10;
st.global.f64 [%rd26], %fd11;
add.s32 %r59, %r59, %r14;
add.s32 %r60, %r60, 8;
add.s32 %r58, %r58, 8;

BB0_12:
setp.ge.s32	%p10, %r58, %r43;
@%p10 bra BB0_14;

ld.shared.f64 %fd12, [%rd2];
mul.wide.s32 %rd27, %r60, 8;
mov.u64 %rd28, _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd29, %rd28, %rd27;
ld.shared.f64 %fd13, [%rd29];
mul.wide.s32 %rd30, %r59, 8;
add.s64 %rd31, %rd1, %rd30;
ld.global.f64 %fd14, [%rd31];
fma.rn.f64 %fd15, %fd12, %fd13, %fd14;
st.global.f64 [%rd31], %fd15;
add.s32 %r59, %r59, %r14;
add.s32 %r60, %r60, 8;
add.s32 %r58, %r58, 8;

BB0_14:
setp.ge.s32	%p11, %r58, %r43;
@%p11 bra BB0_16;

ld.shared.f64 %fd16, [%rd2];
mul.wide.s32 %rd32, %r60, 8;
mov.u64 %rd33, _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd34, %rd33, %rd32;
ld.shared.f64 %fd17, [%rd34];
mul.wide.s32 %rd35, %r59, 8;
add.s64 %rd36, %rd1, %rd35;
ld.global.f64 %fd18, [%rd36];
fma.rn.f64 %fd19, %fd16, %fd17, %fd18;
st.global.f64 [%rd36], %fd19;
add.s32 %r59, %r59, %r14;
add.s32 %r60, %r60, 8;
add.s32 %r58, %r58, 8;

BB0_16:
setp.ge.s32	%p12, %r58, %r43;
@%p12 bra BB0_18;

ld.shared.f64 %fd20, [%rd2];
mul.wide.s32 %rd37, %r60, 8;
mov.u64 %rd38, _Z10ger_kernelIddLi256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd39, %rd38, %rd37;
ld.shared.f64 %fd21, [%rd39];
mul.wide.s32 %rd40, %r59, 8;
add.s64 %rd41, %rd1, %rd40;
ld.global.f64 %fd22, [%rd41];
fma.rn.f64 %fd23, %fd20, %fd21, %fd22;
st.global.f64 [%rd41], %fd23;

BB0_18:
ret;
}

.entry _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E(
.param .align 16 .b8 _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0[80]
)
{
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .b32 %r<63>;
.reg .f64 %fd<98>;
.reg .b64 %rd<46>;

	.shared .align 16 .b8 _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24088_36_non_const_xi[544];

	.shared .align 16 .b8 _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj[544];

ld.param.v4.u32 {%r40, %r41, %r42, %r43}, [_Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+64];
ld.param.v4.u32 {%r44, %r45, %r46, %r47}, [_Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+48];
ld.param.v2.u64 {%rd7, %rd8}, [_Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+16];
ld.param.v2.u64 {%rd9, %rd10}, [_Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0];
ld.param.f64 %fd12, [_Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+40];
ld.param.f64 %fd11, [_Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E_param_0+32];
cvta.to.global.u64 %rd1, %rd7;
setp.eq.s32	%p1, %r44, 0;
@%p1 bra BB1_2;

cvta.to.global.u64 %rd11, %rd8;
ld.global.v2.f64 {%fd13, %fd14}, [%rd11];
mov.f64 %fd97, %fd14;
mov.f64 %fd96, %fd13;
bra.uni BB1_3;

BB1_2:
mov.f64 %fd96, %fd11;
mov.f64 %fd97, %fd12;

BB1_3:
mov.u32 %r3, %tid.x;
and.b32 %r4, %r3, 31;
shr.s32 %r62, %r3, 5;
mov.u32 %r48, %ctaid.y;
shl.b32 %r6, %r48, 5;
mov.u32 %r49, %ctaid.x;
shl.b32 %r7, %r49, 5;
setp.lt.s32	%p2, %r3, 32;
@%p2 bra BB1_7;
bra.uni BB1_4;

BB1_7:
add.s32 %r10, %r7, %r3;
setp.ge.s32	%p6, %r10, %r46;
@%p6 bra BB1_11;

setp.eq.s32	%p7, %r45, 0;
@%p7 bra BB1_10;

neg.f64 %fd97, %fd97;

BB1_10:
cvta.to.global.u64 %rd18, %rd9;
mov.u32 %r55, 1;
sub.s32 %r56, %r55, %r46;
mul.lo.s32 %r57, %r56, %r40;
setp.gt.s32	%p8, %r40, -1;
selp.b32	%r58, 0, %r57, %p8;
mad.lo.s32 %r59, %r10, %r40, %r58;
mul.wide.s32 %rd19, %r59, 16;
add.s64 %rd20, %rd18, %rd19;
ld.global.v2.f64 {%fd19, %fd20}, [%rd20];
mul.f64 %fd23, %fd96, %fd19;
mul.f64 %fd24, %fd97, %fd20;
mul.f64 %fd25, %fd97, %fd19;
mul.wide.s32 %rd21, %r3, 16;
mov.u64 %rd22, _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24088_36_non_const_xi;
add.s64 %rd23, %rd22, %rd21;
fma.rn.f64 %fd26, %fd96, %fd20, %fd25;
sub.f64 %fd27, %fd23, %fd24;
st.shared.v2.f64 [%rd23], {%fd27, %fd26};
bra.uni BB1_11;

BB1_4:
setp.gt.s32	%p3, %r3, 63;
@%p3 bra BB1_11;

add.s32 %r8, %r3, -32;
add.s32 %r9, %r8, %r6;
setp.ge.s32	%p4, %r9, %r47;
@%p4 bra BB1_11;

cvta.to.global.u64 %rd12, %rd10;
mov.u32 %r50, 1;
sub.s32 %r51, %r50, %r47;
mul.lo.s32 %r52, %r51, %r41;
setp.gt.s32	%p5, %r41, -1;
selp.b32	%r53, 0, %r52, %p5;
mul.wide.s32 %rd13, %r8, 16;
mov.u64 %rd14, _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd15, %rd14, %rd13;
mad.lo.s32 %r54, %r9, %r41, %r53;
mul.wide.s32 %rd16, %r54, 16;
add.s64 %rd17, %rd12, %rd16;
ld.global.v2.f64 {%fd15, %fd16}, [%rd17];
st.shared.v2.f64 [%rd15], {%fd15, %fd16};

BB1_11:
bar.sync 0;
add.s32 %r60, %r6, %r62;
add.s32 %r12, %r7, %r4;
setp.ge.s32	%p9, %r12, %r46;
@%p9 bra BB1_20;

mad.lo.s32 %r61, %r60, %r42, %r12;
mul.wide.u32 %rd24, %r4, 16;
mov.u64 %rd25, _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24088_36_non_const_xi;
add.s64 %rd2, %rd25, %rd24;
shl.b32 %r14, %r42, 3;
setp.ge.s32	%p10, %r60, %r47;
@%p10 bra BB1_14;

mul.wide.s32 %rd26, %r61, 16;
add.s64 %rd27, %rd1, %rd26;
mul.wide.s32 %rd28, %r62, 16;
mov.u64 %rd29, _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd30, %rd29, %rd28;
ld.shared.v2.f64 {%fd28, %fd29}, [%rd30];
ld.shared.v2.f64 {%fd32, %fd33}, [%rd2];
ld.global.v2.f64 {%fd36, %fd37}, [%rd27];
fma.rn.f64 %fd40, %fd32, %fd28, %fd36;
fma.rn.f64 %fd41, %fd32, %fd29, %fd37;
mul.f64 %fd42, %fd33, %fd29;
fma.rn.f64 %fd43, %fd33, %fd28, %fd41;
sub.f64 %fd44, %fd40, %fd42;
st.global.v2.f64 [%rd27], {%fd44, %fd43};
add.s32 %r61, %r61, %r14;
add.s32 %r62, %r62, 8;
add.s32 %r60, %r60, 8;

BB1_14:
setp.ge.s32	%p11, %r60, %r47;
@%p11 bra BB1_16;

mul.wide.s32 %rd31, %r61, 16;
add.s64 %rd32, %rd1, %rd31;
mul.wide.s32 %rd33, %r62, 16;
mov.u64 %rd34, _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd35, %rd34, %rd33;
ld.shared.v2.f64 {%fd45, %fd46}, [%rd35];
ld.shared.v2.f64 {%fd49, %fd50}, [%rd2];
ld.global.v2.f64 {%fd53, %fd54}, [%rd32];
fma.rn.f64 %fd57, %fd49, %fd45, %fd53;
fma.rn.f64 %fd58, %fd49, %fd46, %fd54;
mul.f64 %fd59, %fd50, %fd46;
fma.rn.f64 %fd60, %fd50, %fd45, %fd58;
sub.f64 %fd61, %fd57, %fd59;
st.global.v2.f64 [%rd32], {%fd61, %fd60};
add.s32 %r61, %r61, %r14;
add.s32 %r62, %r62, 8;
add.s32 %r60, %r60, 8;

BB1_16:
setp.ge.s32	%p12, %r60, %r47;
@%p12 bra BB1_18;

mul.wide.s32 %rd36, %r61, 16;
add.s64 %rd37, %rd1, %rd36;
mul.wide.s32 %rd38, %r62, 16;
mov.u64 %rd39, _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd40, %rd39, %rd38;
ld.shared.v2.f64 {%fd62, %fd63}, [%rd40];
ld.shared.v2.f64 {%fd66, %fd67}, [%rd2];
ld.global.v2.f64 {%fd70, %fd71}, [%rd37];
fma.rn.f64 %fd74, %fd66, %fd62, %fd70;
fma.rn.f64 %fd75, %fd66, %fd63, %fd71;
mul.f64 %fd76, %fd67, %fd63;
fma.rn.f64 %fd77, %fd67, %fd62, %fd75;
sub.f64 %fd78, %fd74, %fd76;
st.global.v2.f64 [%rd37], {%fd78, %fd77};
add.s32 %r61, %r61, %r14;
add.s32 %r62, %r62, 8;
add.s32 %r60, %r60, 8;

BB1_18:
setp.ge.s32	%p13, %r60, %r47;
@%p13 bra BB1_20;

mul.wide.s32 %rd41, %r61, 16;
add.s64 %rd42, %rd1, %rd41;
mul.wide.s32 %rd43, %r62, 16;
mov.u64 %rd44, _Z10ger_kernelI7double2S0_Li256ELi5ELb0EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd45, %rd44, %rd43;
ld.shared.v2.f64 {%fd79, %fd80}, [%rd45];
ld.shared.v2.f64 {%fd83, %fd84}, [%rd2];
ld.global.v2.f64 {%fd87, %fd88}, [%rd42];
fma.rn.f64 %fd91, %fd83, %fd79, %fd87;
fma.rn.f64 %fd92, %fd83, %fd80, %fd88;
mul.f64 %fd93, %fd84, %fd80;
fma.rn.f64 %fd94, %fd84, %fd79, %fd92;
sub.f64 %fd95, %fd91, %fd93;
st.global.v2.f64 [%rd42], {%fd95, %fd94};

BB1_20:
ret;
}

.entry _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E(
.param .align 16 .b8 _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E_param_0[80]
)
{
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .b32 %r<63>;
.reg .f64 %fd<99>;
.reg .b64 %rd<46>;

	.shared .align 16 .b8 _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24088_36_non_const_xi[544];

	.shared .align 16 .b8 _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj[544];

ld.param.v4.u32 {%r40, %r41, %r42, %r43}, [_Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E_param_0+64];
ld.param.v4.u32 {%r44, %r45, %r46, %r47}, [_Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E_param_0+48];
ld.param.v2.u64 {%rd7, %rd8}, [_Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E_param_0+16];
ld.param.v2.u64 {%rd9, %rd10}, [_Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E_param_0];
ld.param.f64 %fd12, [_Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E_param_0+40];
ld.param.f64 %fd11, [_Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E_param_0+32];
cvta.to.global.u64 %rd1, %rd7;
setp.eq.s32	%p1, %r44, 0;
@%p1 bra BB2_2;

cvta.to.global.u64 %rd11, %rd8;
ld.global.v2.f64 {%fd13, %fd14}, [%rd11];
mov.f64 %fd98, %fd14;
mov.f64 %fd97, %fd13;
bra.uni BB2_3;

BB2_2:
mov.f64 %fd97, %fd11;
mov.f64 %fd98, %fd12;

BB2_3:
mov.u32 %r3, %tid.x;
and.b32 %r4, %r3, 31;
shr.s32 %r62, %r3, 5;
mov.u32 %r48, %ctaid.y;
shl.b32 %r6, %r48, 5;
mov.u32 %r49, %ctaid.x;
shl.b32 %r7, %r49, 5;
setp.lt.s32	%p2, %r3, 32;
@%p2 bra BB2_7;
bra.uni BB2_4;

BB2_7:
add.s32 %r10, %r7, %r3;
setp.ge.s32	%p6, %r10, %r46;
@%p6 bra BB2_11;

setp.eq.s32	%p7, %r45, 0;
@%p7 bra BB2_10;

neg.f64 %fd98, %fd98;

BB2_10:
cvta.to.global.u64 %rd18, %rd9;
mov.u32 %r55, 1;
sub.s32 %r56, %r55, %r46;
mul.lo.s32 %r57, %r56, %r40;
setp.gt.s32	%p8, %r40, -1;
selp.b32	%r58, 0, %r57, %p8;
mad.lo.s32 %r59, %r10, %r40, %r58;
mul.wide.s32 %rd19, %r59, 16;
add.s64 %rd20, %rd18, %rd19;
ld.global.v2.f64 {%fd20, %fd21}, [%rd20];
mul.f64 %fd24, %fd97, %fd20;
mul.f64 %fd25, %fd98, %fd21;
mul.f64 %fd26, %fd98, %fd20;
mul.wide.s32 %rd21, %r3, 16;
mov.u64 %rd22, _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24088_36_non_const_xi;
add.s64 %rd23, %rd22, %rd21;
fma.rn.f64 %fd27, %fd97, %fd21, %fd26;
sub.f64 %fd28, %fd24, %fd25;
st.shared.v2.f64 [%rd23], {%fd28, %fd27};
bra.uni BB2_11;

BB2_4:
setp.gt.s32	%p3, %r3, 63;
@%p3 bra BB2_11;

add.s32 %r8, %r3, -32;
add.s32 %r9, %r8, %r6;
setp.ge.s32	%p4, %r9, %r47;
@%p4 bra BB2_11;

cvta.to.global.u64 %rd12, %rd10;
mov.u32 %r50, 1;
sub.s32 %r51, %r50, %r47;
mul.lo.s32 %r52, %r51, %r41;
setp.gt.s32	%p5, %r41, -1;
selp.b32	%r53, 0, %r52, %p5;
mad.lo.s32 %r54, %r9, %r41, %r53;
mul.wide.s32 %rd13, %r54, 16;
add.s64 %rd14, %rd12, %rd13;
ld.global.v2.f64 {%fd15, %fd16}, [%rd14];
mul.wide.s32 %rd15, %r8, 16;
mov.u64 %rd16, _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd17, %rd16, %rd15;
neg.f64 %fd19, %fd16;
st.shared.v2.f64 [%rd17], {%fd15, %fd19};

BB2_11:
bar.sync 0;
add.s32 %r60, %r6, %r62;
add.s32 %r12, %r7, %r4;
setp.ge.s32	%p9, %r12, %r46;
@%p9 bra BB2_20;

mad.lo.s32 %r61, %r60, %r42, %r12;
mul.wide.u32 %rd24, %r4, 16;
mov.u64 %rd25, _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24088_36_non_const_xi;
add.s64 %rd2, %rd25, %rd24;
shl.b32 %r14, %r42, 3;
setp.ge.s32	%p10, %r60, %r47;
@%p10 bra BB2_14;

mul.wide.s32 %rd26, %r61, 16;
add.s64 %rd27, %rd1, %rd26;
mul.wide.s32 %rd28, %r62, 16;
mov.u64 %rd29, _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd30, %rd29, %rd28;
ld.shared.v2.f64 {%fd29, %fd30}, [%rd30];
ld.shared.v2.f64 {%fd33, %fd34}, [%rd2];
ld.global.v2.f64 {%fd37, %fd38}, [%rd27];
fma.rn.f64 %fd41, %fd33, %fd29, %fd37;
fma.rn.f64 %fd42, %fd33, %fd30, %fd38;
mul.f64 %fd43, %fd34, %fd30;
fma.rn.f64 %fd44, %fd34, %fd29, %fd42;
sub.f64 %fd45, %fd41, %fd43;
st.global.v2.f64 [%rd27], {%fd45, %fd44};
add.s32 %r61, %r61, %r14;
add.s32 %r62, %r62, 8;
add.s32 %r60, %r60, 8;

BB2_14:
setp.ge.s32	%p11, %r60, %r47;
@%p11 bra BB2_16;

mul.wide.s32 %rd31, %r61, 16;
add.s64 %rd32, %rd1, %rd31;
mul.wide.s32 %rd33, %r62, 16;
mov.u64 %rd34, _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd35, %rd34, %rd33;
ld.shared.v2.f64 {%fd46, %fd47}, [%rd35];
ld.shared.v2.f64 {%fd50, %fd51}, [%rd2];
ld.global.v2.f64 {%fd54, %fd55}, [%rd32];
fma.rn.f64 %fd58, %fd50, %fd46, %fd54;
fma.rn.f64 %fd59, %fd50, %fd47, %fd55;
mul.f64 %fd60, %fd51, %fd47;
fma.rn.f64 %fd61, %fd51, %fd46, %fd59;
sub.f64 %fd62, %fd58, %fd60;
st.global.v2.f64 [%rd32], {%fd62, %fd61};
add.s32 %r61, %r61, %r14;
add.s32 %r62, %r62, 8;
add.s32 %r60, %r60, 8;

BB2_16:
setp.ge.s32	%p12, %r60, %r47;
@%p12 bra BB2_18;

mul.wide.s32 %rd36, %r61, 16;
add.s64 %rd37, %rd1, %rd36;
mul.wide.s32 %rd38, %r62, 16;
mov.u64 %rd39, _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd40, %rd39, %rd38;
ld.shared.v2.f64 {%fd63, %fd64}, [%rd40];
ld.shared.v2.f64 {%fd67, %fd68}, [%rd2];
ld.global.v2.f64 {%fd71, %fd72}, [%rd37];
fma.rn.f64 %fd75, %fd67, %fd63, %fd71;
fma.rn.f64 %fd76, %fd67, %fd64, %fd72;
mul.f64 %fd77, %fd68, %fd64;
fma.rn.f64 %fd78, %fd68, %fd63, %fd76;
sub.f64 %fd79, %fd75, %fd77;
st.global.v2.f64 [%rd37], {%fd79, %fd78};
add.s32 %r61, %r61, %r14;
add.s32 %r62, %r62, 8;
add.s32 %r60, %r60, 8;

BB2_18:
setp.ge.s32	%p13, %r60, %r47;
@%p13 bra BB2_20;

mul.wide.s32 %rd41, %r61, 16;
add.s64 %rd42, %rd1, %rd41;
mul.wide.s32 %rd43, %r62, 16;
mov.u64 %rd44, _Z10ger_kernelI7double2S0_Li256ELi5ELb1EEv15cublasGerParamsIT_T0_E$__cuda_local_var_24089_36_non_const_yj;
add.s64 %rd45, %rd44, %rd43;
ld.shared.v2.f64 {%fd80, %fd81}, [%rd45];
ld.shared.v2.f64 {%fd84, %fd85}, [%rd2];
ld.global.v2.f64 {%fd88, %fd89}, [%rd42];
fma.rn.f64 %fd92, %fd84, %fd80, %fd88;
fma.rn.f64 %fd93, %fd84, %fd81, %fd89;
mul.f64 %fd94, %fd85, %fd81;
fma.rn.f64 %fd95, %fd85, %fd80, %fd93;
sub.f64 %fd96, %fd92, %fd94;
st.global.v2.f64 [%rd42], {%fd96, %fd95};

BB2_20:
ret;
}


