# vsim alu_tb -do "add wave *; run -all" 
# Start time: 12:29:37 on Nov 23,2025
# Loading sv_std.std
# Loading work.pkg
# Loading work.alu_tb
# Loading work.alu_sv_unit
# Loading work.alu
# add wave *
#  run -all
# === ALU Testbench Start ===
# PASS: ADD: 10 + 5 = 15
# PASS: SUB: 10 - 5 = 5
# PASS: SLT: -1 < 1 = 1
# PASS: SLTU: ffffffff < 00000001 = 0
# PASS: SLL: 1 << 3 = 8
# PASS: SRL: 8 >> 3 = 1
# PASS: SRA: -8 >>> 2 = -2
# PASS: XOR: 0xf0f0f0f0 ^ 0x0f0f0f0f = 0xffffffff
# PASS: OR: 0xf0f00000 | 0x0000f0f0 = 0xf0f0f0f0
# PASS: AND: 0xff00ff00 & 0x0f0f0f0f = 0x0f000f00
# === ALU Testbench Complete ===
# ** Note: $finish    : verif/alu/tb_alu.sv(104)
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# 1
# Break in Module alu_tb at verif/alu/tb_alu.sv line 104
# End time: 12:30:08 on Nov 23,2025, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
