/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [48:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_45z;
  wire [30:0] celloutsig_0_46z;
  reg [10:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  reg [3:0] celloutsig_0_54z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_79z;
  wire [9:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_80z;
  wire celloutsig_0_8z;
  reg [12:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [33:0] celloutsig_1_1z;
  wire [28:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  reg [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_4z[8] ? celloutsig_0_1z[13] : celloutsig_0_4z[4];
  assign celloutsig_1_5z = celloutsig_1_0z[4] ? celloutsig_1_2z[8] : celloutsig_1_3z[0];
  assign celloutsig_1_6z = celloutsig_1_4z[2] ? celloutsig_1_5z : celloutsig_1_1z[10];
  assign celloutsig_1_18z = celloutsig_1_11z[0] ? celloutsig_1_16z[2] : celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_7z[6] ? celloutsig_1_9z[0] : celloutsig_1_5z;
  assign celloutsig_0_19z = celloutsig_0_10z[0] ? celloutsig_0_10z[5] : celloutsig_0_13z[3];
  assign celloutsig_0_28z = celloutsig_0_2z[1] ? celloutsig_0_16z[0] : celloutsig_0_24z[0];
  assign celloutsig_0_45z = celloutsig_0_22z[7:2] + { celloutsig_0_1z[48:44], celloutsig_0_39z };
  assign celloutsig_0_79z = { in_data[92:90], celloutsig_0_7z, celloutsig_0_6z } + in_data[66:53];
  assign celloutsig_1_0z = in_data[148:143] + in_data[145:140];
  assign celloutsig_1_2z = in_data[133:105] + { in_data[136:114], celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_0z[4:2] + in_data[150:148];
  assign celloutsig_1_16z = { celloutsig_1_9z[2:0], celloutsig_1_4z } + { celloutsig_1_2z[24:18], celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3:0], celloutsig_0_4z } + { celloutsig_0_9z[11:5], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_12z = in_data[25:13] + in_data[74:62];
  assign celloutsig_0_20z = { celloutsig_0_1z[35:17], celloutsig_0_0z } + { celloutsig_0_3z[2:0], celloutsig_0_11z };
  assign celloutsig_0_22z = celloutsig_0_7z[8:0] + { celloutsig_0_4z[5:1], celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_24z = { celloutsig_0_12z[11:6], celloutsig_0_2z } + in_data[84:76];
  assign celloutsig_0_46z = { celloutsig_0_27z[12:0], celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } / { 1'h1, celloutsig_0_20z[5:3], celloutsig_0_17z, celloutsig_0_45z, celloutsig_0_20z };
  assign celloutsig_0_5z = { celloutsig_0_4z[10:6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } / { 1'h1, in_data[60:51] };
  assign celloutsig_0_7z = celloutsig_0_4z[10:1] / { 1'h1, celloutsig_0_5z[8:0] };
  assign celloutsig_0_11z = { celloutsig_0_10z[5:4], celloutsig_0_10z } / { 1'h1, celloutsig_0_9z[11:1], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_14z = in_data[20:2] / { 1'h1, in_data[35:34], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_31z = celloutsig_0_24z[7:0] / { 1'h1, celloutsig_0_9z[7:2], celloutsig_0_28z };
  assign celloutsig_0_0z = in_data[86:73] < in_data[16:3];
  assign celloutsig_0_39z = { celloutsig_0_4z[10:4], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_28z } < { in_data[47:18], celloutsig_0_35z };
  assign celloutsig_0_52z = { celloutsig_0_12z[12:1], celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_6z } < { celloutsig_0_5z[9:1], celloutsig_0_28z, celloutsig_0_22z };
  assign celloutsig_0_6z = celloutsig_0_1z[29:13] < in_data[67:51];
  assign celloutsig_0_17z = celloutsig_0_14z[18:10] < { celloutsig_0_9z[10:3], celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_11z[11:3], celloutsig_0_3z, celloutsig_0_0z } < { celloutsig_0_7z[7:3], celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_0_32z = celloutsig_0_20z[10:3] % { 1'h1, celloutsig_0_4z[8:3], celloutsig_0_6z };
  assign celloutsig_0_37z = celloutsig_0_10z[6:1] % { 1'h1, celloutsig_0_33z[3:0], celloutsig_0_8z };
  assign celloutsig_0_80z = { celloutsig_0_46z[17:13], celloutsig_0_54z, celloutsig_0_37z } % { 1'h1, celloutsig_0_3z[2:0], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_52z };
  assign celloutsig_1_1z = in_data[146:113] % { 1'h1, in_data[188:168], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_16z = celloutsig_0_2z % { 1'h1, celloutsig_0_13z[2:1] };
  assign celloutsig_0_21z = celloutsig_0_5z[7:0] % { 1'h1, celloutsig_0_12z[7:1] };
  assign celloutsig_0_33z = celloutsig_0_31z[7:3] <<< celloutsig_0_13z[4:0];
  assign celloutsig_1_9z = { celloutsig_1_1z[28:25], celloutsig_1_3z } <<< celloutsig_1_1z[20:14];
  assign celloutsig_0_18z = { celloutsig_0_10z[12], celloutsig_0_6z, celloutsig_0_16z } <<< celloutsig_0_14z[18:14];
  assign celloutsig_0_2z = in_data[84:82] <<< in_data[15:13];
  assign celloutsig_0_27z = celloutsig_0_1z[44:30] <<< { celloutsig_0_9z[9:0], celloutsig_0_18z };
  assign celloutsig_0_29z = { celloutsig_0_24z[8:6], celloutsig_0_3z } <<< celloutsig_0_9z[9:3];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z } ^ celloutsig_0_1z[22:19];
  assign celloutsig_0_35z = { celloutsig_0_32z[4], celloutsig_0_29z } ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_17z };
  assign celloutsig_1_7z = celloutsig_1_2z[11:3] ^ { celloutsig_1_4z[2:1], celloutsig_1_4z };
  assign celloutsig_1_11z = celloutsig_1_1z[11:9] ^ celloutsig_1_2z[18:16];
  assign celloutsig_0_1z = in_data[64:16] ^ in_data[49:1];
  assign celloutsig_0_13z = celloutsig_0_7z[5:0] ^ celloutsig_0_9z[7:2];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_54z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_54z = celloutsig_0_12z[11:8];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_4z = in_data[186:180];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_9z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_9z = in_data[66:54];
  assign { out_data[128], out_data[96], out_data[45:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
