static int T_1 F_1 ( int V_1 )\r\n{\r\nif ( V_1 == V_2 || V_1 == V_3 ||\r\nV_1 == V_4 ||\r\nV_1 == V_5 )\r\nF_2 ( V_6 ) ;\r\nif ( V_1 == V_2 )\r\nF_2 ( V_7 ) ;\r\nif ( V_1 == V_3 || V_1 == V_2 ||\r\nV_1 == V_5 )\r\nF_2 ( V_8 ) ;\r\nif ( V_1 == V_4 )\r\nF_2 ( V_9 ) ;\r\nif ( V_1 == V_5 ||\r\nV_1 == V_3 )\r\nF_2 ( V_10 ) ;\r\nif ( V_1 == V_4 ||\r\nV_1 == V_5 ||\r\nV_1 == V_3 )\r\nF_2 ( V_11 ) ;\r\nif ( V_1 == V_3 )\r\nF_2 ( V_12 ) ;\r\nF_3 () ;\r\nF_4 ( V_13 ,\r\nF_5 ( V_13 ) ) ;\r\nF_6 ( L_1 ,\r\n( F_7 ( F_8 ( NULL , L_2 ) ) / 1000000 ) ,\r\n( F_7 ( F_8 ( NULL , L_2 ) ) / 100000 ) % 10 ,\r\n( F_7 ( F_8 ( NULL , L_3 ) ) / 1000000 ) ,\r\n( F_7 ( F_8 ( NULL , L_4 ) ) / 1000000 ) ) ;\r\nif ( V_1 != V_14 && V_1 != V_4 )\r\nF_9 () ;\r\nreturn 0 ;\r\n}\r\nint T_1 F_10 ( void )\r\n{\r\nreturn F_1 ( V_5 ) ;\r\n}\r\nint T_1 F_11 ( void )\r\n{\r\nreturn F_1 ( V_3 ) ;\r\n}\r\nint T_1 F_12 ( void )\r\n{\r\nreturn F_1 ( V_2 ) ;\r\n}\r\nint T_1 F_13 ( void )\r\n{\r\nreturn F_1 ( V_14 ) ;\r\n}
