#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c35e05c560 .scope module, "bit_reg" "bit_reg" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "Q";
    .port_info 3 /OUTPUT 32 "Qb";
o000001c35e0b5db8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c35e108370_0 .net "D", 31 0, o000001c35e0b5db8;  0 drivers
v000001c35e1089b0_0 .net "Q", 31 0, L_000001c35e119ea0;  1 drivers
v000001c35e1084b0_0 .net "Qb", 31 0, L_000001c35e119400;  1 drivers
o000001c35e0b2248 .functor BUFZ 1, C4<z>; HiZ drive
v000001c35e108cd0_0 .net "clk", 0 0, o000001c35e0b2248;  0 drivers
L_000001c35e118a00 .part o000001c35e0b5db8, 0, 1;
L_000001c35e119fe0 .part o000001c35e0b5db8, 1, 1;
L_000001c35e119900 .part o000001c35e0b5db8, 2, 1;
L_000001c35e118be0 .part o000001c35e0b5db8, 3, 1;
L_000001c35e118aa0 .part o000001c35e0b5db8, 4, 1;
L_000001c35e119360 .part o000001c35e0b5db8, 5, 1;
L_000001c35e118e60 .part o000001c35e0b5db8, 6, 1;
L_000001c35e1190e0 .part o000001c35e0b5db8, 7, 1;
L_000001c35e118500 .part o000001c35e0b5db8, 8, 1;
L_000001c35e11a300 .part o000001c35e0b5db8, 9, 1;
L_000001c35e11a260 .part o000001c35e0b5db8, 10, 1;
L_000001c35e1199a0 .part o000001c35e0b5db8, 11, 1;
L_000001c35e118c80 .part o000001c35e0b5db8, 12, 1;
L_000001c35e11a440 .part o000001c35e0b5db8, 13, 1;
L_000001c35e11a4e0 .part o000001c35e0b5db8, 14, 1;
L_000001c35e118d20 .part o000001c35e0b5db8, 15, 1;
L_000001c35e119720 .part o000001c35e0b5db8, 16, 1;
L_000001c35e1197c0 .part o000001c35e0b5db8, 17, 1;
L_000001c35e11a1c0 .part o000001c35e0b5db8, 18, 1;
L_000001c35e118dc0 .part o000001c35e0b5db8, 19, 1;
L_000001c35e118f00 .part o000001c35e0b5db8, 20, 1;
L_000001c35e1192c0 .part o000001c35e0b5db8, 21, 1;
L_000001c35e118fa0 .part o000001c35e0b5db8, 22, 1;
L_000001c35e11a580 .part o000001c35e0b5db8, 23, 1;
L_000001c35e11a6c0 .part o000001c35e0b5db8, 24, 1;
L_000001c35e11a760 .part o000001c35e0b5db8, 25, 1;
L_000001c35e119a40 .part o000001c35e0b5db8, 26, 1;
L_000001c35e119180 .part o000001c35e0b5db8, 27, 1;
L_000001c35e119ae0 .part o000001c35e0b5db8, 28, 1;
L_000001c35e119040 .part o000001c35e0b5db8, 29, 1;
L_000001c35e11a080 .part o000001c35e0b5db8, 30, 1;
L_000001c35e11a8a0 .part o000001c35e0b5db8, 31, 1;
LS_000001c35e119ea0_0_0 .concat8 [ 1 1 1 1], L_000001c35e0a7540, L_000001c35e0a7700, L_000001c35e0a77e0, L_000001c35e0a7b60;
LS_000001c35e119ea0_0_4 .concat8 [ 1 1 1 1], L_000001c35e11cf80, L_000001c35e11c9d0, L_000001c35e11d370, L_000001c35e11d3e0;
LS_000001c35e119ea0_0_8 .concat8 [ 1 1 1 1], L_000001c35e11cea0, L_000001c35e11cb20, L_000001c35e11ce30, L_000001c35e11dc10;
LS_000001c35e119ea0_0_12 .concat8 [ 1 1 1 1], L_000001c35e11d820, L_000001c35e11d970, L_000001c35e11d580, L_000001c35e11d5f0;
LS_000001c35e119ea0_0_16 .concat8 [ 1 1 1 1], L_000001c35e11da50, L_000001c35e11de40, L_000001c35e120f40, L_000001c35e121090;
LS_000001c35e119ea0_0_20 .concat8 [ 1 1 1 1], L_000001c35e120bc0, L_000001c35e120a70, L_000001c35e120530, L_000001c35e1211e0;
LS_000001c35e119ea0_0_24 .concat8 [ 1 1 1 1], L_000001c35e1205a0, L_000001c35e122030, L_000001c35e121fc0, L_000001c35e122260;
LS_000001c35e119ea0_0_28 .concat8 [ 1 1 1 1], L_000001c35e121700, L_000001c35e121bd0, L_000001c35e122180, L_000001c35e1218c0;
LS_000001c35e119ea0_1_0 .concat8 [ 4 4 4 4], LS_000001c35e119ea0_0_0, LS_000001c35e119ea0_0_4, LS_000001c35e119ea0_0_8, LS_000001c35e119ea0_0_12;
LS_000001c35e119ea0_1_4 .concat8 [ 4 4 4 4], LS_000001c35e119ea0_0_16, LS_000001c35e119ea0_0_20, LS_000001c35e119ea0_0_24, LS_000001c35e119ea0_0_28;
L_000001c35e119ea0 .concat8 [ 16 16 0 0], LS_000001c35e119ea0_1_0, LS_000001c35e119ea0_1_4;
LS_000001c35e119400_0_0 .concat8 [ 1 1 1 1], L_000001c35e0a73f0, L_000001c35e0a7690, L_000001c35e0a7850, L_000001c35e0a7c40;
LS_000001c35e119400_0_4 .concat8 [ 1 1 1 1], L_000001c35e11d060, L_000001c35e11c730, L_000001c35e11c5e0, L_000001c35e11c810;
LS_000001c35e119400_0_8 .concat8 [ 1 1 1 1], L_000001c35e11c8f0, L_000001c35e11cc70, L_000001c35e11cf10, L_000001c35e11e3f0;
LS_000001c35e119400_0_12 .concat8 [ 1 1 1 1], L_000001c35e11d6d0, L_000001c35e11d740, L_000001c35e11e000, L_000001c35e11d900;
LS_000001c35e119400_0_16 .concat8 [ 1 1 1 1], L_000001c35e11dac0, L_000001c35e11deb0, L_000001c35e120920, L_000001c35e120fb0;
LS_000001c35e119400_0_20 .concat8 [ 1 1 1 1], L_000001c35e1207d0, L_000001c35e1206f0, L_000001c35e1208b0, L_000001c35e120d80;
LS_000001c35e119400_0_24 .concat8 [ 1 1 1 1], L_000001c35e120610, L_000001c35e1220a0, L_000001c35e121af0, L_000001c35e121d90;
LS_000001c35e119400_0_28 .concat8 [ 1 1 1 1], L_000001c35e121770, L_000001c35e1215b0, L_000001c35e121620, L_000001c35e121930;
LS_000001c35e119400_1_0 .concat8 [ 4 4 4 4], LS_000001c35e119400_0_0, LS_000001c35e119400_0_4, LS_000001c35e119400_0_8, LS_000001c35e119400_0_12;
LS_000001c35e119400_1_4 .concat8 [ 4 4 4 4], LS_000001c35e119400_0_16, LS_000001c35e119400_0_20, LS_000001c35e119400_0_24, LS_000001c35e119400_0_28;
L_000001c35e119400 .concat8 [ 16 16 0 0], LS_000001c35e119400_1_0, LS_000001c35e119400_1_4;
S_000001c35e00d230 .scope generate, "genblk1[0]" "genblk1[0]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af7f0 .param/l "i" 0 2 29, +C4<00>;
S_000001c35e00d3c0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e00d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e0a7310 .functor NOT 1, L_000001c35e118a00, C4<0>, C4<0>, C4<0>;
L_000001c35e0a70e0 .functor NAND 1, o000001c35e0b2248, L_000001c35e118a00, C4<1>, C4<1>;
L_000001c35e0a71c0 .functor NAND 1, o000001c35e0b2248, L_000001c35e0a7310, C4<1>, C4<1>;
L_000001c35e0a7540 .functor NAND 1, L_000001c35e0a70e0, L_000001c35e0a73f0, C4<1>, C4<1>;
L_000001c35e0a73f0 .functor NAND 1, L_000001c35e0a71c0, L_000001c35e0a7540, C4<1>, C4<1>;
v000001c35e0a85e0_0 .net "D", 0 0, L_000001c35e118a00;  1 drivers
v000001c35e0a9e40_0 .net "Db", 0 0, L_000001c35e0a7310;  1 drivers
v000001c35e0a8180_0 .net "Q", 0 0, L_000001c35e0a7540;  1 drivers
v000001c35e0a8220_0 .net "Qb", 0 0, L_000001c35e0a73f0;  1 drivers
v000001c35e0a98a0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e0a8b80_0 .net "clkout1", 0 0, L_000001c35e0a70e0;  1 drivers
v000001c35e0a8c20_0 .net "clkout2", 0 0, L_000001c35e0a71c0;  1 drivers
S_000001c35e056550 .scope generate, "genblk1[1]" "genblk1[1]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afa70 .param/l "i" 0 2 29, +C4<01>;
S_000001c35e0566e0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e056550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e0a7620 .functor NOT 1, L_000001c35e119fe0, C4<0>, C4<0>, C4<0>;
L_000001c35e0a7af0 .functor NAND 1, o000001c35e0b2248, L_000001c35e119fe0, C4<1>, C4<1>;
L_000001c35e0a72a0 .functor NAND 1, o000001c35e0b2248, L_000001c35e0a7620, C4<1>, C4<1>;
L_000001c35e0a7700 .functor NAND 1, L_000001c35e0a7af0, L_000001c35e0a7690, C4<1>, C4<1>;
L_000001c35e0a7690 .functor NAND 1, L_000001c35e0a72a0, L_000001c35e0a7700, C4<1>, C4<1>;
v000001c35e0a89a0_0 .net "D", 0 0, L_000001c35e119fe0;  1 drivers
v000001c35e0a8d60_0 .net "Db", 0 0, L_000001c35e0a7620;  1 drivers
v000001c35e0a8e00_0 .net "Q", 0 0, L_000001c35e0a7700;  1 drivers
v000001c35e0a8680_0 .net "Qb", 0 0, L_000001c35e0a7690;  1 drivers
v000001c35e0a93a0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e0a9a80_0 .net "clkout1", 0 0, L_000001c35e0a7af0;  1 drivers
v000001c35e0a8720_0 .net "clkout2", 0 0, L_000001c35e0a72a0;  1 drivers
S_000001c35e0fca20 .scope generate, "genblk1[2]" "genblk1[2]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af670 .param/l "i" 0 2 29, +C4<010>;
S_000001c35e0fcbb0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0fca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e0a7380 .functor NOT 1, L_000001c35e119900, C4<0>, C4<0>, C4<0>;
L_000001c35e0a7460 .functor NAND 1, o000001c35e0b2248, L_000001c35e119900, C4<1>, C4<1>;
L_000001c35e0a7770 .functor NAND 1, o000001c35e0b2248, L_000001c35e0a7380, C4<1>, C4<1>;
L_000001c35e0a77e0 .functor NAND 1, L_000001c35e0a7460, L_000001c35e0a7850, C4<1>, C4<1>;
L_000001c35e0a7850 .functor NAND 1, L_000001c35e0a7770, L_000001c35e0a77e0, C4<1>, C4<1>;
v000001c35e0a96c0_0 .net "D", 0 0, L_000001c35e119900;  1 drivers
v000001c35e0a9940_0 .net "Db", 0 0, L_000001c35e0a7380;  1 drivers
v000001c35e0a82c0_0 .net "Q", 0 0, L_000001c35e0a77e0;  1 drivers
v000001c35e0a8f40_0 .net "Qb", 0 0, L_000001c35e0a7850;  1 drivers
v000001c35e0a8360_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e0a8860_0 .net "clkout1", 0 0, L_000001c35e0a7460;  1 drivers
v000001c35e0a8fe0_0 .net "clkout2", 0 0, L_000001c35e0a7770;  1 drivers
S_000001c35e0fcd40 .scope generate, "genblk1[3]" "genblk1[3]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0aff70 .param/l "i" 0 2 29, +C4<011>;
S_000001c35e0a2f40 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0fcd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e0a78c0 .functor NOT 1, L_000001c35e118be0, C4<0>, C4<0>, C4<0>;
L_000001c35e0a7930 .functor NAND 1, o000001c35e0b2248, L_000001c35e118be0, C4<1>, C4<1>;
L_000001c35e0a7a80 .functor NAND 1, o000001c35e0b2248, L_000001c35e0a78c0, C4<1>, C4<1>;
L_000001c35e0a7b60 .functor NAND 1, L_000001c35e0a7930, L_000001c35e0a7c40, C4<1>, C4<1>;
L_000001c35e0a7c40 .functor NAND 1, L_000001c35e0a7a80, L_000001c35e0a7b60, C4<1>, C4<1>;
v000001c35e0a9da0_0 .net "D", 0 0, L_000001c35e118be0;  1 drivers
v000001c35e0a9080_0 .net "Db", 0 0, L_000001c35e0a78c0;  1 drivers
v000001c35e0a9120_0 .net "Q", 0 0, L_000001c35e0a7b60;  1 drivers
v000001c35e0a91c0_0 .net "Qb", 0 0, L_000001c35e0a7c40;  1 drivers
v000001c35e0a87c0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e0a99e0_0 .net "clkout1", 0 0, L_000001c35e0a7930;  1 drivers
v000001c35e0a9260_0 .net "clkout2", 0 0, L_000001c35e0a7a80;  1 drivers
S_000001c35e0a30d0 .scope generate, "genblk1[4]" "genblk1[4]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afc70 .param/l "i" 0 2 29, +C4<0100>;
S_000001c35e0a3260 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0a30d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11c650 .functor NOT 1, L_000001c35e118aa0, C4<0>, C4<0>, C4<0>;
L_000001c35e11d300 .functor NAND 1, o000001c35e0b2248, L_000001c35e118aa0, C4<1>, C4<1>;
L_000001c35e11d0d0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11c650, C4<1>, C4<1>;
L_000001c35e11cf80 .functor NAND 1, L_000001c35e11d300, L_000001c35e11d060, C4<1>, C4<1>;
L_000001c35e11d060 .functor NAND 1, L_000001c35e11d0d0, L_000001c35e11cf80, C4<1>, C4<1>;
v000001c35e0a8400_0 .net "D", 0 0, L_000001c35e118aa0;  1 drivers
v000001c35e0a8a40_0 .net "Db", 0 0, L_000001c35e11c650;  1 drivers
v000001c35e0a9440_0 .net "Q", 0 0, L_000001c35e11cf80;  1 drivers
v000001c35e0a94e0_0 .net "Qb", 0 0, L_000001c35e11d060;  1 drivers
v000001c35e0a80e0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e0a9580_0 .net "clkout1", 0 0, L_000001c35e11d300;  1 drivers
v000001c35e0a9620_0 .net "clkout2", 0 0, L_000001c35e11d0d0;  1 drivers
S_000001c35e0a33f0 .scope generate, "genblk1[5]" "genblk1[5]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af230 .param/l "i" 0 2 29, +C4<0101>;
S_000001c35e0a3580 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0a33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11d220 .functor NOT 1, L_000001c35e119360, C4<0>, C4<0>, C4<0>;
L_000001c35e11cab0 .functor NAND 1, o000001c35e0b2248, L_000001c35e119360, C4<1>, C4<1>;
L_000001c35e11cc00 .functor NAND 1, o000001c35e0b2248, L_000001c35e11d220, C4<1>, C4<1>;
L_000001c35e11c9d0 .functor NAND 1, L_000001c35e11cab0, L_000001c35e11c730, C4<1>, C4<1>;
L_000001c35e11c730 .functor NAND 1, L_000001c35e11cc00, L_000001c35e11c9d0, C4<1>, C4<1>;
v000001c35e0a9bc0_0 .net "D", 0 0, L_000001c35e119360;  1 drivers
v000001c35e09cf80_0 .net "Db", 0 0, L_000001c35e11d220;  1 drivers
v000001c35e09d520_0 .net "Q", 0 0, L_000001c35e11c9d0;  1 drivers
v000001c35e09c620_0 .net "Qb", 0 0, L_000001c35e11c730;  1 drivers
v000001c35e09c760_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e09bb80_0 .net "clkout1", 0 0, L_000001c35e11cab0;  1 drivers
v000001c35e09bfe0_0 .net "clkout2", 0 0, L_000001c35e11cc00;  1 drivers
S_000001c35e0a3710 .scope generate, "genblk1[6]" "genblk1[6]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af870 .param/l "i" 0 2 29, +C4<0110>;
S_000001c35e0a38a0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0a3710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11c570 .functor NOT 1, L_000001c35e118e60, C4<0>, C4<0>, C4<0>;
L_000001c35e11d1b0 .functor NAND 1, o000001c35e0b2248, L_000001c35e118e60, C4<1>, C4<1>;
L_000001c35e11c500 .functor NAND 1, o000001c35e0b2248, L_000001c35e11c570, C4<1>, C4<1>;
L_000001c35e11d370 .functor NAND 1, L_000001c35e11d1b0, L_000001c35e11c5e0, C4<1>, C4<1>;
L_000001c35e11c5e0 .functor NAND 1, L_000001c35e11c500, L_000001c35e11d370, C4<1>, C4<1>;
v000001c35e09d340_0 .net "D", 0 0, L_000001c35e118e60;  1 drivers
v000001c35e09c9e0_0 .net "Db", 0 0, L_000001c35e11c570;  1 drivers
v000001c35e09d5c0_0 .net "Q", 0 0, L_000001c35e11d370;  1 drivers
v000001c35e09cc60_0 .net "Qb", 0 0, L_000001c35e11c5e0;  1 drivers
v000001c35e09d160_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e09d2a0_0 .net "clkout1", 0 0, L_000001c35e11d1b0;  1 drivers
v000001c35e09b7c0_0 .net "clkout2", 0 0, L_000001c35e11c500;  1 drivers
S_000001c35e0fd240 .scope generate, "genblk1[7]" "genblk1[7]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afcb0 .param/l "i" 0 2 29, +C4<0111>;
S_000001c35e0fd0b0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0fd240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11cff0 .functor NOT 1, L_000001c35e1190e0, C4<0>, C4<0>, C4<0>;
L_000001c35e11c880 .functor NAND 1, o000001c35e0b2248, L_000001c35e1190e0, C4<1>, C4<1>;
L_000001c35e11c6c0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11cff0, C4<1>, C4<1>;
L_000001c35e11d3e0 .functor NAND 1, L_000001c35e11c880, L_000001c35e11c810, C4<1>, C4<1>;
L_000001c35e11c810 .functor NAND 1, L_000001c35e11c6c0, L_000001c35e11d3e0, C4<1>, C4<1>;
v000001c35e0a4970_0 .net "D", 0 0, L_000001c35e1190e0;  1 drivers
v000001c35e0a55f0_0 .net "Db", 0 0, L_000001c35e11cff0;  1 drivers
v000001c35e0a5cd0_0 .net "Q", 0 0, L_000001c35e11d3e0;  1 drivers
v000001c35e0a5730_0 .net "Qb", 0 0, L_000001c35e11c810;  1 drivers
v000001c35e0a5a50_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e0a4830_0 .net "clkout1", 0 0, L_000001c35e11c880;  1 drivers
v000001c35e0a40b0_0 .net "clkout2", 0 0, L_000001c35e11c6c0;  1 drivers
S_000001c35e0fd3d0 .scope generate, "genblk1[8]" "genblk1[8]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afab0 .param/l "i" 0 2 29, +C4<01000>;
S_000001c35e0fd560 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0fd3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11d290 .functor NOT 1, L_000001c35e118500, C4<0>, C4<0>, C4<0>;
L_000001c35e11ca40 .functor NAND 1, o000001c35e0b2248, L_000001c35e118500, C4<1>, C4<1>;
L_000001c35e11c7a0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11d290, C4<1>, C4<1>;
L_000001c35e11cea0 .functor NAND 1, L_000001c35e11ca40, L_000001c35e11c8f0, C4<1>, C4<1>;
L_000001c35e11c8f0 .functor NAND 1, L_000001c35e11c7a0, L_000001c35e11cea0, C4<1>, C4<1>;
v000001c35e0a4290_0 .net "D", 0 0, L_000001c35e118500;  1 drivers
v000001c35e0a4470_0 .net "Db", 0 0, L_000001c35e11d290;  1 drivers
v000001c35e0a45b0_0 .net "Q", 0 0, L_000001c35e11cea0;  1 drivers
v000001c35e0a46f0_0 .net "Qb", 0 0, L_000001c35e11c8f0;  1 drivers
v000001c35e0a4dd0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e0a4fb0_0 .net "clkout1", 0 0, L_000001c35e11ca40;  1 drivers
v000001c35e094460_0 .net "clkout2", 0 0, L_000001c35e11c7a0;  1 drivers
S_000001c35e0fd6f0 .scope generate, "genblk1[9]" "genblk1[9]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afbf0 .param/l "i" 0 2 29, +C4<01001>;
S_000001c35e0fd880 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0fd6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11d140 .functor NOT 1, L_000001c35e11a300, C4<0>, C4<0>, C4<0>;
L_000001c35e11c960 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a300, C4<1>, C4<1>;
L_000001c35e11cb90 .functor NAND 1, o000001c35e0b2248, L_000001c35e11d140, C4<1>, C4<1>;
L_000001c35e11cb20 .functor NAND 1, L_000001c35e11c960, L_000001c35e11cc70, C4<1>, C4<1>;
L_000001c35e11cc70 .functor NAND 1, L_000001c35e11cb90, L_000001c35e11cb20, C4<1>, C4<1>;
v000001c35e094960_0 .net "D", 0 0, L_000001c35e11a300;  1 drivers
v000001c35e0941e0_0 .net "Db", 0 0, L_000001c35e11d140;  1 drivers
v000001c35e092ca0_0 .net "Q", 0 0, L_000001c35e11cb20;  1 drivers
v000001c35e092d40_0 .net "Qb", 0 0, L_000001c35e11cc70;  1 drivers
v000001c35e0940a0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e093560_0 .net "clkout1", 0 0, L_000001c35e11c960;  1 drivers
v000001c35e092fc0_0 .net "clkout2", 0 0, L_000001c35e11cb90;  1 drivers
S_000001c35e0fda10 .scope generate, "genblk1[10]" "genblk1[10]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afff0 .param/l "i" 0 2 29, +C4<01010>;
S_000001c35e0fdba0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0fda10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11cce0 .functor NOT 1, L_000001c35e11a260, C4<0>, C4<0>, C4<0>;
L_000001c35e11cd50 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a260, C4<1>, C4<1>;
L_000001c35e11cdc0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11cce0, C4<1>, C4<1>;
L_000001c35e11ce30 .functor NAND 1, L_000001c35e11cd50, L_000001c35e11cf10, C4<1>, C4<1>;
L_000001c35e11cf10 .functor NAND 1, L_000001c35e11cdc0, L_000001c35e11ce30, C4<1>, C4<1>;
v000001c35e0931a0_0 .net "D", 0 0, L_000001c35e11a260;  1 drivers
v000001c35e093ba0_0 .net "Db", 0 0, L_000001c35e11cce0;  1 drivers
v000001c35e093600_0 .net "Q", 0 0, L_000001c35e11ce30;  1 drivers
v000001c35e093e20_0 .net "Qb", 0 0, L_000001c35e11cf10;  1 drivers
v000001c35e0978a0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e097300_0 .net "clkout1", 0 0, L_000001c35e11cd50;  1 drivers
v000001c35e0985c0_0 .net "clkout2", 0 0, L_000001c35e11cdc0;  1 drivers
S_000001c35e0fdd30 .scope generate, "genblk1[11]" "genblk1[11]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af570 .param/l "i" 0 2 29, +C4<01011>;
S_000001c35e0fcf20 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e0fdd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11df90 .functor NOT 1, L_000001c35e1199a0, C4<0>, C4<0>, C4<0>;
L_000001c35e11e2a0 .functor NAND 1, o000001c35e0b2248, L_000001c35e1199a0, C4<1>, C4<1>;
L_000001c35e11e150 .functor NAND 1, o000001c35e0b2248, L_000001c35e11df90, C4<1>, C4<1>;
L_000001c35e11dc10 .functor NAND 1, L_000001c35e11e2a0, L_000001c35e11e3f0, C4<1>, C4<1>;
L_000001c35e11e3f0 .functor NAND 1, L_000001c35e11e150, L_000001c35e11dc10, C4<1>, C4<1>;
v000001c35e097940_0 .net "D", 0 0, L_000001c35e1199a0;  1 drivers
v000001c35e098b60_0 .net "Db", 0 0, L_000001c35e11df90;  1 drivers
v000001c35e0980c0_0 .net "Q", 0 0, L_000001c35e11dc10;  1 drivers
v000001c35e097440_0 .net "Qb", 0 0, L_000001c35e11e3f0;  1 drivers
v000001c35e0983e0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e097da0_0 .net "clkout1", 0 0, L_000001c35e11e2a0;  1 drivers
v000001c35e097e40_0 .net "clkout2", 0 0, L_000001c35e11e150;  1 drivers
S_000001c35e100a30 .scope generate, "genblk1[12]" "genblk1[12]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af8b0 .param/l "i" 0 2 29, +C4<01100>;
S_000001c35e100d50 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e100a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11d7b0 .functor NOT 1, L_000001c35e118c80, C4<0>, C4<0>, C4<0>;
L_000001c35e11e310 .functor NAND 1, o000001c35e0b2248, L_000001c35e118c80, C4<1>, C4<1>;
L_000001c35e11e380 .functor NAND 1, o000001c35e0b2248, L_000001c35e11d7b0, C4<1>, C4<1>;
L_000001c35e11d820 .functor NAND 1, L_000001c35e11e310, L_000001c35e11d6d0, C4<1>, C4<1>;
L_000001c35e11d6d0 .functor NAND 1, L_000001c35e11e380, L_000001c35e11d820, C4<1>, C4<1>;
v000001c35e098700_0 .net "D", 0 0, L_000001c35e118c80;  1 drivers
v000001c35e0988e0_0 .net "Db", 0 0, L_000001c35e11d7b0;  1 drivers
v000001c35e089e30_0 .net "Q", 0 0, L_000001c35e11d820;  1 drivers
v000001c35e089ed0_0 .net "Qb", 0 0, L_000001c35e11d6d0;  1 drivers
v000001c35e08a150_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e08a6f0_0 .net "clkout1", 0 0, L_000001c35e11e310;  1 drivers
v000001c35e08a8d0_0 .net "clkout2", 0 0, L_000001c35e11e380;  1 drivers
S_000001c35e1016b0 .scope generate, "genblk1[13]" "genblk1[13]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af8f0 .param/l "i" 0 2 29, +C4<01101>;
S_000001c35e1008a0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e1016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11e0e0 .functor NOT 1, L_000001c35e11a440, C4<0>, C4<0>, C4<0>;
L_000001c35e11dcf0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a440, C4<1>, C4<1>;
L_000001c35e11d890 .functor NAND 1, o000001c35e0b2248, L_000001c35e11e0e0, C4<1>, C4<1>;
L_000001c35e11d970 .functor NAND 1, L_000001c35e11dcf0, L_000001c35e11d740, C4<1>, C4<1>;
L_000001c35e11d740 .functor NAND 1, L_000001c35e11d890, L_000001c35e11d970, C4<1>, C4<1>;
v000001c35e08a970_0 .net "D", 0 0, L_000001c35e11a440;  1 drivers
v000001c35e1023b0_0 .net "Db", 0 0, L_000001c35e11e0e0;  1 drivers
v000001c35e103670_0 .net "Q", 0 0, L_000001c35e11d970;  1 drivers
v000001c35e1021d0_0 .net "Qb", 0 0, L_000001c35e11d740;  1 drivers
v000001c35e101ff0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e1029f0_0 .net "clkout1", 0 0, L_000001c35e11dcf0;  1 drivers
v000001c35e102f90_0 .net "clkout2", 0 0, L_000001c35e11d890;  1 drivers
S_000001c35e100bc0 .scope generate, "genblk1[14]" "genblk1[14]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af9b0 .param/l "i" 0 2 29, +C4<01110>;
S_000001c35e0fff40 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e100bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11df20 .functor NOT 1, L_000001c35e11a4e0, C4<0>, C4<0>, C4<0>;
L_000001c35e11e230 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a4e0, C4<1>, C4<1>;
L_000001c35e11d510 .functor NAND 1, o000001c35e0b2248, L_000001c35e11df20, C4<1>, C4<1>;
L_000001c35e11d580 .functor NAND 1, L_000001c35e11e230, L_000001c35e11e000, C4<1>, C4<1>;
L_000001c35e11e000 .functor NAND 1, L_000001c35e11d510, L_000001c35e11d580, C4<1>, C4<1>;
v000001c35e102a90_0 .net "D", 0 0, L_000001c35e11a4e0;  1 drivers
v000001c35e102810_0 .net "Db", 0 0, L_000001c35e11df20;  1 drivers
v000001c35e103df0_0 .net "Q", 0 0, L_000001c35e11d580;  1 drivers
v000001c35e103170_0 .net "Qb", 0 0, L_000001c35e11e000;  1 drivers
v000001c35e103ad0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e102090_0 .net "clkout1", 0 0, L_000001c35e11e230;  1 drivers
v000001c35e102270_0 .net "clkout2", 0 0, L_000001c35e11d510;  1 drivers
S_000001c35e101840 .scope generate, "genblk1[15]" "genblk1[15]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af6b0 .param/l "i" 0 2 29, +C4<01111>;
S_000001c35e100580 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e101840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11ddd0 .functor NOT 1, L_000001c35e118d20, C4<0>, C4<0>, C4<0>;
L_000001c35e11e070 .functor NAND 1, o000001c35e0b2248, L_000001c35e118d20, C4<1>, C4<1>;
L_000001c35e11e1c0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11ddd0, C4<1>, C4<1>;
L_000001c35e11d5f0 .functor NAND 1, L_000001c35e11e070, L_000001c35e11d900, C4<1>, C4<1>;
L_000001c35e11d900 .functor NAND 1, L_000001c35e11e1c0, L_000001c35e11d5f0, C4<1>, C4<1>;
v000001c35e102590_0 .net "D", 0 0, L_000001c35e118d20;  1 drivers
v000001c35e1033f0_0 .net "Db", 0 0, L_000001c35e11ddd0;  1 drivers
v000001c35e103210_0 .net "Q", 0 0, L_000001c35e11d5f0;  1 drivers
v000001c35e1037b0_0 .net "Qb", 0 0, L_000001c35e11d900;  1 drivers
v000001c35e1038f0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e103b70_0 .net "clkout1", 0 0, L_000001c35e11e070;  1 drivers
v000001c35e1030d0_0 .net "clkout2", 0 0, L_000001c35e11e1c0;  1 drivers
S_000001c35e1019d0 .scope generate, "genblk1[16]" "genblk1[16]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afaf0 .param/l "i" 0 2 29, +C4<010000>;
S_000001c35e100ee0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e1019d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11d660 .functor NOT 1, L_000001c35e119720, C4<0>, C4<0>, C4<0>;
L_000001c35e11d9e0 .functor NAND 1, o000001c35e0b2248, L_000001c35e119720, C4<1>, C4<1>;
L_000001c35e11dc80 .functor NAND 1, o000001c35e0b2248, L_000001c35e11d660, C4<1>, C4<1>;
L_000001c35e11da50 .functor NAND 1, L_000001c35e11d9e0, L_000001c35e11dac0, C4<1>, C4<1>;
L_000001c35e11dac0 .functor NAND 1, L_000001c35e11dc80, L_000001c35e11da50, C4<1>, C4<1>;
v000001c35e1026d0_0 .net "D", 0 0, L_000001c35e119720;  1 drivers
v000001c35e103490_0 .net "Db", 0 0, L_000001c35e11d660;  1 drivers
v000001c35e1032b0_0 .net "Q", 0 0, L_000001c35e11da50;  1 drivers
v000001c35e101f50_0 .net "Qb", 0 0, L_000001c35e11dac0;  1 drivers
v000001c35e103710_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e102b30_0 .net "clkout1", 0 0, L_000001c35e11d9e0;  1 drivers
v000001c35e102130_0 .net "clkout2", 0 0, L_000001c35e11dc80;  1 drivers
S_000001c35e101070 .scope generate, "genblk1[17]" "genblk1[17]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afb30 .param/l "i" 0 2 29, +C4<010001>;
S_000001c35e101b60 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e101070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e11dd60 .functor NOT 1, L_000001c35e1197c0, C4<0>, C4<0>, C4<0>;
L_000001c35e11db30 .functor NAND 1, o000001c35e0b2248, L_000001c35e1197c0, C4<1>, C4<1>;
L_000001c35e11dba0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11dd60, C4<1>, C4<1>;
L_000001c35e11de40 .functor NAND 1, L_000001c35e11db30, L_000001c35e11deb0, C4<1>, C4<1>;
L_000001c35e11deb0 .functor NAND 1, L_000001c35e11dba0, L_000001c35e11de40, C4<1>, C4<1>;
v000001c35e103350_0 .net "D", 0 0, L_000001c35e1197c0;  1 drivers
v000001c35e103a30_0 .net "Db", 0 0, L_000001c35e11dd60;  1 drivers
v000001c35e103530_0 .net "Q", 0 0, L_000001c35e11de40;  1 drivers
v000001c35e102bd0_0 .net "Qb", 0 0, L_000001c35e11deb0;  1 drivers
v000001c35e1028b0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e102e50_0 .net "clkout1", 0 0, L_000001c35e11db30;  1 drivers
v000001c35e102310_0 .net "clkout2", 0 0, L_000001c35e11dba0;  1 drivers
S_000001c35e101200 .scope generate, "genblk1[18]" "genblk1[18]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afb70 .param/l "i" 0 2 29, +C4<010010>;
S_000001c35e101cf0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e101200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e121410 .functor NOT 1, L_000001c35e11a1c0, C4<0>, C4<0>, C4<0>;
L_000001c35e120df0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a1c0, C4<1>, C4<1>;
L_000001c35e1213a0 .functor NAND 1, o000001c35e0b2248, L_000001c35e121410, C4<1>, C4<1>;
L_000001c35e120f40 .functor NAND 1, L_000001c35e120df0, L_000001c35e120920, C4<1>, C4<1>;
L_000001c35e120920 .functor NAND 1, L_000001c35e1213a0, L_000001c35e120f40, C4<1>, C4<1>;
v000001c35e102950_0 .net "D", 0 0, L_000001c35e11a1c0;  1 drivers
v000001c35e102770_0 .net "Db", 0 0, L_000001c35e121410;  1 drivers
v000001c35e102c70_0 .net "Q", 0 0, L_000001c35e120f40;  1 drivers
v000001c35e103850_0 .net "Qb", 0 0, L_000001c35e120920;  1 drivers
v000001c35e103990_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e1035d0_0 .net "clkout1", 0 0, L_000001c35e120df0;  1 drivers
v000001c35e102450_0 .net "clkout2", 0 0, L_000001c35e1213a0;  1 drivers
S_000001c35e100710 .scope generate, "genblk1[19]" "genblk1[19]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af4f0 .param/l "i" 0 2 29, +C4<010011>;
S_000001c35e101390 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e100710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e121020 .functor NOT 1, L_000001c35e118dc0, C4<0>, C4<0>, C4<0>;
L_000001c35e120ed0 .functor NAND 1, o000001c35e0b2248, L_000001c35e118dc0, C4<1>, C4<1>;
L_000001c35e120760 .functor NAND 1, o000001c35e0b2248, L_000001c35e121020, C4<1>, C4<1>;
L_000001c35e121090 .functor NAND 1, L_000001c35e120ed0, L_000001c35e120fb0, C4<1>, C4<1>;
L_000001c35e120fb0 .functor NAND 1, L_000001c35e120760, L_000001c35e121090, C4<1>, C4<1>;
v000001c35e102ef0_0 .net "D", 0 0, L_000001c35e118dc0;  1 drivers
v000001c35e102d10_0 .net "Db", 0 0, L_000001c35e121020;  1 drivers
v000001c35e103c10_0 .net "Q", 0 0, L_000001c35e121090;  1 drivers
v000001c35e103cb0_0 .net "Qb", 0 0, L_000001c35e120fb0;  1 drivers
v000001c35e102db0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e103030_0 .net "clkout1", 0 0, L_000001c35e120ed0;  1 drivers
v000001c35e103d50_0 .net "clkout2", 0 0, L_000001c35e120760;  1 drivers
S_000001c35e101520 .scope generate, "genblk1[20]" "genblk1[20]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afcf0 .param/l "i" 0 2 29, +C4<010100>;
S_000001c35e1000d0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e101520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e120680 .functor NOT 1, L_000001c35e118f00, C4<0>, C4<0>, C4<0>;
L_000001c35e120990 .functor NAND 1, o000001c35e0b2248, L_000001c35e118f00, C4<1>, C4<1>;
L_000001c35e120a00 .functor NAND 1, o000001c35e0b2248, L_000001c35e120680, C4<1>, C4<1>;
L_000001c35e120bc0 .functor NAND 1, L_000001c35e120990, L_000001c35e1207d0, C4<1>, C4<1>;
L_000001c35e1207d0 .functor NAND 1, L_000001c35e120a00, L_000001c35e120bc0, C4<1>, C4<1>;
v000001c35e1024f0_0 .net "D", 0 0, L_000001c35e118f00;  1 drivers
v000001c35e102630_0 .net "Db", 0 0, L_000001c35e120680;  1 drivers
v000001c35e1045d0_0 .net "Q", 0 0, L_000001c35e120bc0;  1 drivers
v000001c35e105070_0 .net "Qb", 0 0, L_000001c35e1207d0;  1 drivers
v000001c35e105890_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e105930_0 .net "clkout1", 0 0, L_000001c35e120990;  1 drivers
v000001c35e1054d0_0 .net "clkout2", 0 0, L_000001c35e120a00;  1 drivers
S_000001c35e100260 .scope generate, "genblk1[21]" "genblk1[21]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af270 .param/l "i" 0 2 29, +C4<010101>;
S_000001c35e1003f0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e100260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e121100 .functor NOT 1, L_000001c35e1192c0, C4<0>, C4<0>, C4<0>;
L_000001c35e120d10 .functor NAND 1, o000001c35e0b2248, L_000001c35e1192c0, C4<1>, C4<1>;
L_000001c35e120840 .functor NAND 1, o000001c35e0b2248, L_000001c35e121100, C4<1>, C4<1>;
L_000001c35e120a70 .functor NAND 1, L_000001c35e120d10, L_000001c35e1206f0, C4<1>, C4<1>;
L_000001c35e1206f0 .functor NAND 1, L_000001c35e120840, L_000001c35e120a70, C4<1>, C4<1>;
v000001c35e1059d0_0 .net "D", 0 0, L_000001c35e1192c0;  1 drivers
v000001c35e104710_0 .net "Db", 0 0, L_000001c35e121100;  1 drivers
v000001c35e104350_0 .net "Q", 0 0, L_000001c35e120a70;  1 drivers
v000001c35e105a70_0 .net "Qb", 0 0, L_000001c35e1206f0;  1 drivers
v000001c35e104df0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e104490_0 .net "clkout1", 0 0, L_000001c35e120d10;  1 drivers
v000001c35e105cf0_0 .net "clkout2", 0 0, L_000001c35e120840;  1 drivers
S_000001c35e1075d0 .scope generate, "genblk1[22]" "genblk1[22]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afd30 .param/l "i" 0 2 29, +C4<010110>;
S_000001c35e106f90 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e1075d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e121170 .functor NOT 1, L_000001c35e118fa0, C4<0>, C4<0>, C4<0>;
L_000001c35e121250 .functor NAND 1, o000001c35e0b2248, L_000001c35e118fa0, C4<1>, C4<1>;
L_000001c35e120ae0 .functor NAND 1, o000001c35e0b2248, L_000001c35e121170, C4<1>, C4<1>;
L_000001c35e120530 .functor NAND 1, L_000001c35e121250, L_000001c35e1208b0, C4<1>, C4<1>;
L_000001c35e1208b0 .functor NAND 1, L_000001c35e120ae0, L_000001c35e120530, C4<1>, C4<1>;
v000001c35e104670_0 .net "D", 0 0, L_000001c35e118fa0;  1 drivers
v000001c35e104210_0 .net "Db", 0 0, L_000001c35e121170;  1 drivers
v000001c35e104cb0_0 .net "Q", 0 0, L_000001c35e120530;  1 drivers
v000001c35e105750_0 .net "Qb", 0 0, L_000001c35e1208b0;  1 drivers
v000001c35e104fd0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e104c10_0 .net "clkout1", 0 0, L_000001c35e121250;  1 drivers
v000001c35e1042b0_0 .net "clkout2", 0 0, L_000001c35e120ae0;  1 drivers
S_000001c35e106630 .scope generate, "genblk1[23]" "genblk1[23]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afdf0 .param/l "i" 0 2 29, +C4<010111>;
S_000001c35e1064a0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e106630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e120b50 .functor NOT 1, L_000001c35e11a580, C4<0>, C4<0>, C4<0>;
L_000001c35e120c30 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a580, C4<1>, C4<1>;
L_000001c35e120ca0 .functor NAND 1, o000001c35e0b2248, L_000001c35e120b50, C4<1>, C4<1>;
L_000001c35e1211e0 .functor NAND 1, L_000001c35e120c30, L_000001c35e120d80, C4<1>, C4<1>;
L_000001c35e120d80 .functor NAND 1, L_000001c35e120ca0, L_000001c35e1211e0, C4<1>, C4<1>;
v000001c35e105d90_0 .net "D", 0 0, L_000001c35e11a580;  1 drivers
v000001c35e105610_0 .net "Db", 0 0, L_000001c35e120b50;  1 drivers
v000001c35e104170_0 .net "Q", 0 0, L_000001c35e1211e0;  1 drivers
v000001c35e104d50_0 .net "Qb", 0 0, L_000001c35e120d80;  1 drivers
v000001c35e105f70_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e105b10_0 .net "clkout1", 0 0, L_000001c35e120c30;  1 drivers
v000001c35e105250_0 .net "clkout2", 0 0, L_000001c35e120ca0;  1 drivers
S_000001c35e1078f0 .scope generate, "genblk1[24]" "genblk1[24]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afbb0 .param/l "i" 0 2 29, +C4<011000>;
S_000001c35e1067c0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e1078f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e120e60 .functor NOT 1, L_000001c35e11a6c0, C4<0>, C4<0>, C4<0>;
L_000001c35e1212c0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a6c0, C4<1>, C4<1>;
L_000001c35e121330 .functor NAND 1, o000001c35e0b2248, L_000001c35e120e60, C4<1>, C4<1>;
L_000001c35e1205a0 .functor NAND 1, L_000001c35e1212c0, L_000001c35e120610, C4<1>, C4<1>;
L_000001c35e120610 .functor NAND 1, L_000001c35e121330, L_000001c35e1205a0, C4<1>, C4<1>;
v000001c35e1043f0_0 .net "D", 0 0, L_000001c35e11a6c0;  1 drivers
v000001c35e1047b0_0 .net "Db", 0 0, L_000001c35e120e60;  1 drivers
v000001c35e105e30_0 .net "Q", 0 0, L_000001c35e1205a0;  1 drivers
v000001c35e104e90_0 .net "Qb", 0 0, L_000001c35e120610;  1 drivers
v000001c35e104530_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e104f30_0 .net "clkout1", 0 0, L_000001c35e1212c0;  1 drivers
v000001c35e104850_0 .net "clkout2", 0 0, L_000001c35e121330;  1 drivers
S_000001c35e107f30 .scope generate, "genblk1[25]" "genblk1[25]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af370 .param/l "i" 0 2 29, +C4<011001>;
S_000001c35e106950 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e107f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e121c40 .functor NOT 1, L_000001c35e11a760, C4<0>, C4<0>, C4<0>;
L_000001c35e121a80 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a760, C4<1>, C4<1>;
L_000001c35e121b60 .functor NAND 1, o000001c35e0b2248, L_000001c35e121c40, C4<1>, C4<1>;
L_000001c35e122030 .functor NAND 1, L_000001c35e121a80, L_000001c35e1220a0, C4<1>, C4<1>;
L_000001c35e1220a0 .functor NAND 1, L_000001c35e121b60, L_000001c35e122030, C4<1>, C4<1>;
v000001c35e105ed0_0 .net "D", 0 0, L_000001c35e11a760;  1 drivers
v000001c35e1048f0_0 .net "Db", 0 0, L_000001c35e121c40;  1 drivers
v000001c35e105110_0 .net "Q", 0 0, L_000001c35e122030;  1 drivers
v000001c35e104990_0 .net "Qb", 0 0, L_000001c35e1220a0;  1 drivers
v000001c35e104a30_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e105bb0_0 .net "clkout1", 0 0, L_000001c35e121a80;  1 drivers
v000001c35e105570_0 .net "clkout2", 0 0, L_000001c35e121b60;  1 drivers
S_000001c35e106e00 .scope generate, "genblk1[26]" "genblk1[26]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af2b0 .param/l "i" 0 2 29, +C4<011010>;
S_000001c35e107760 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e106e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e122110 .functor NOT 1, L_000001c35e119a40, C4<0>, C4<0>, C4<0>;
L_000001c35e122420 .functor NAND 1, o000001c35e0b2248, L_000001c35e119a40, C4<1>, C4<1>;
L_000001c35e121ee0 .functor NAND 1, o000001c35e0b2248, L_000001c35e122110, C4<1>, C4<1>;
L_000001c35e121fc0 .functor NAND 1, L_000001c35e122420, L_000001c35e121af0, C4<1>, C4<1>;
L_000001c35e121af0 .functor NAND 1, L_000001c35e121ee0, L_000001c35e121fc0, C4<1>, C4<1>;
v000001c35e1051b0_0 .net "D", 0 0, L_000001c35e119a40;  1 drivers
v000001c35e104ad0_0 .net "Db", 0 0, L_000001c35e122110;  1 drivers
v000001c35e105c50_0 .net "Q", 0 0, L_000001c35e121fc0;  1 drivers
v000001c35e106010_0 .net "Qb", 0 0, L_000001c35e121af0;  1 drivers
v000001c35e1052f0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e104b70_0 .net "clkout1", 0 0, L_000001c35e122420;  1 drivers
v000001c35e105390_0 .net "clkout2", 0 0, L_000001c35e121ee0;  1 drivers
S_000001c35e106ae0 .scope generate, "genblk1[27]" "genblk1[27]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af2f0 .param/l "i" 0 2 29, +C4<011011>;
S_000001c35e107a80 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e106ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e121a10 .functor NOT 1, L_000001c35e119180, C4<0>, C4<0>, C4<0>;
L_000001c35e121f50 .functor NAND 1, o000001c35e0b2248, L_000001c35e119180, C4<1>, C4<1>;
L_000001c35e1221f0 .functor NAND 1, o000001c35e0b2248, L_000001c35e121a10, C4<1>, C4<1>;
L_000001c35e122260 .functor NAND 1, L_000001c35e121f50, L_000001c35e121d90, C4<1>, C4<1>;
L_000001c35e121d90 .functor NAND 1, L_000001c35e1221f0, L_000001c35e122260, C4<1>, C4<1>;
v000001c35e105430_0 .net "D", 0 0, L_000001c35e119180;  1 drivers
v000001c35e1056b0_0 .net "Db", 0 0, L_000001c35e121a10;  1 drivers
v000001c35e1057f0_0 .net "Q", 0 0, L_000001c35e122260;  1 drivers
v000001c35e1085f0_0 .net "Qb", 0 0, L_000001c35e121d90;  1 drivers
v000001c35e109bd0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e109950_0 .net "clkout1", 0 0, L_000001c35e121f50;  1 drivers
v000001c35e109810_0 .net "clkout2", 0 0, L_000001c35e1221f0;  1 drivers
S_000001c35e106180 .scope generate, "genblk1[28]" "genblk1[28]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af430 .param/l "i" 0 2 29, +C4<011100>;
S_000001c35e106310 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e106180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e121cb0 .functor NOT 1, L_000001c35e119ae0, C4<0>, C4<0>, C4<0>;
L_000001c35e121690 .functor NAND 1, o000001c35e0b2248, L_000001c35e119ae0, C4<1>, C4<1>;
L_000001c35e121e00 .functor NAND 1, o000001c35e0b2248, L_000001c35e121cb0, C4<1>, C4<1>;
L_000001c35e121700 .functor NAND 1, L_000001c35e121690, L_000001c35e121770, C4<1>, C4<1>;
L_000001c35e121770 .functor NAND 1, L_000001c35e121e00, L_000001c35e121700, C4<1>, C4<1>;
v000001c35e1098b0_0 .net "D", 0 0, L_000001c35e119ae0;  1 drivers
v000001c35e1099f0_0 .net "Db", 0 0, L_000001c35e121cb0;  1 drivers
v000001c35e109770_0 .net "Q", 0 0, L_000001c35e121700;  1 drivers
v000001c35e109d10_0 .net "Qb", 0 0, L_000001c35e121770;  1 drivers
v000001c35e108230_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e108410_0 .net "clkout1", 0 0, L_000001c35e121690;  1 drivers
v000001c35e109db0_0 .net "clkout2", 0 0, L_000001c35e121e00;  1 drivers
S_000001c35e106c70 .scope generate, "genblk1[29]" "genblk1[29]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0afe30 .param/l "i" 0 2 29, +C4<011101>;
S_000001c35e107120 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e106c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e1219a0 .functor NOT 1, L_000001c35e119040, C4<0>, C4<0>, C4<0>;
L_000001c35e121540 .functor NAND 1, o000001c35e0b2248, L_000001c35e119040, C4<1>, C4<1>;
L_000001c35e1222d0 .functor NAND 1, o000001c35e0b2248, L_000001c35e1219a0, C4<1>, C4<1>;
L_000001c35e121bd0 .functor NAND 1, L_000001c35e121540, L_000001c35e1215b0, C4<1>, C4<1>;
L_000001c35e1215b0 .functor NAND 1, L_000001c35e1222d0, L_000001c35e121bd0, C4<1>, C4<1>;
v000001c35e108730_0 .net "D", 0 0, L_000001c35e119040;  1 drivers
v000001c35e109630_0 .net "Db", 0 0, L_000001c35e1219a0;  1 drivers
v000001c35e108870_0 .net "Q", 0 0, L_000001c35e121bd0;  1 drivers
v000001c35e109b30_0 .net "Qb", 0 0, L_000001c35e1215b0;  1 drivers
v000001c35e109e50_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e109310_0 .net "clkout1", 0 0, L_000001c35e121540;  1 drivers
v000001c35e1094f0_0 .net "clkout2", 0 0, L_000001c35e1222d0;  1 drivers
S_000001c35e107c10 .scope generate, "genblk1[30]" "genblk1[30]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0af3f0 .param/l "i" 0 2 29, +C4<011110>;
S_000001c35e107440 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e107c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e122340 .functor NOT 1, L_000001c35e11a080, C4<0>, C4<0>, C4<0>;
L_000001c35e121d20 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a080, C4<1>, C4<1>;
L_000001c35e121e70 .functor NAND 1, o000001c35e0b2248, L_000001c35e122340, C4<1>, C4<1>;
L_000001c35e122180 .functor NAND 1, L_000001c35e121d20, L_000001c35e121620, C4<1>, C4<1>;
L_000001c35e121620 .functor NAND 1, L_000001c35e121e70, L_000001c35e122180, C4<1>, C4<1>;
v000001c35e108b90_0 .net "D", 0 0, L_000001c35e11a080;  1 drivers
v000001c35e109c70_0 .net "Db", 0 0, L_000001c35e122340;  1 drivers
v000001c35e109ef0_0 .net "Q", 0 0, L_000001c35e122180;  1 drivers
v000001c35e1096d0_0 .net "Qb", 0 0, L_000001c35e121620;  1 drivers
v000001c35e108af0_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e109f90_0 .net "clkout1", 0 0, L_000001c35e121d20;  1 drivers
v000001c35e108190_0 .net "clkout2", 0 0, L_000001c35e121e70;  1 drivers
S_000001c35e107da0 .scope generate, "genblk1[31]" "genblk1[31]" 2 29, 2 29 0, S_000001c35e05c560;
 .timescale 0 0;
P_000001c35e0b0030 .param/l "i" 0 2 29, +C4<011111>;
S_000001c35e1072b0 .scope module, "dff" "dff" 2 30, 2 9 0, S_000001c35e107da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_000001c35e1223b0 .functor NOT 1, L_000001c35e11a8a0, C4<0>, C4<0>, C4<0>;
L_000001c35e1217e0 .functor NAND 1, o000001c35e0b2248, L_000001c35e11a8a0, C4<1>, C4<1>;
L_000001c35e121850 .functor NAND 1, o000001c35e0b2248, L_000001c35e1223b0, C4<1>, C4<1>;
L_000001c35e1218c0 .functor NAND 1, L_000001c35e1217e0, L_000001c35e121930, C4<1>, C4<1>;
L_000001c35e121930 .functor NAND 1, L_000001c35e121850, L_000001c35e1218c0, C4<1>, C4<1>;
v000001c35e1087d0_0 .net "D", 0 0, L_000001c35e11a8a0;  1 drivers
v000001c35e109a90_0 .net "Db", 0 0, L_000001c35e1223b0;  1 drivers
v000001c35e108c30_0 .net "Q", 0 0, L_000001c35e1218c0;  1 drivers
v000001c35e108910_0 .net "Qb", 0 0, L_000001c35e121930;  1 drivers
v000001c35e108e10_0 .net "clk", 0 0, o000001c35e0b2248;  alias, 0 drivers
v000001c35e1082d0_0 .net "clkout1", 0 0, L_000001c35e1217e0;  1 drivers
v000001c35e10a030_0 .net "clkout2", 0 0, L_000001c35e121850;  1 drivers
S_000001c35e05c6f0 .scope module, "regfile_tb" "regfile_tb" 3 4;
 .timescale -9 -10;
v000001c35e1093b0_0 .var "EN", 0 0;
v000001c35e109450_0 .var "clk", 0 0;
v000001c35e11a620_0 .var "inp", 31 0;
v000001c35e118b40_0 .net "out", 31 0, v000001c35e108eb0_0;  1 drivers
v000001c35e119860_0 .var "read", 0 0;
o000001c35e0b6028 .functor BUFZ 1, C4<z>; HiZ drive
v000001c35e11a9e0_0 .net "reset", 0 0, o000001c35e0b6028;  0 drivers
v000001c35e11a3a0_0 .var "selin", 4 0;
v000001c35e11a120_0 .var "selout", 4 0;
v000001c35e11a800_0 .var "write", 0 0;
S_000001c35e10cb10 .scope module, "uut" "regfile" 3 10, 4 7 0, S_000001c35e05c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inp";
    .port_info 1 /OUTPUT 32 "out";
    .port_info 2 /INPUT 5 "selout";
    .port_info 3 /INPUT 5 "selin";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 1 "EN";
    .port_info 8 /INPUT 1 "clk";
v000001c35e109590_0 .net "EN", 0 0, v000001c35e1093b0_0;  1 drivers
v000001c35e108690_0 .net "clk", 0 0, v000001c35e109450_0;  1 drivers
v000001c35e108a50_0 .var/i "i", 31 0;
v000001c35e108d70_0 .net "inp", 31 0, v000001c35e11a620_0;  1 drivers
v000001c35e108eb0_0 .var "out", 31 0;
v000001c35e108f50_0 .net "read", 0 0, v000001c35e119860_0;  1 drivers
v000001c35e108ff0 .array "regfile", 31 0, 31 0;
v000001c35e1091d0_0 .net "reset", 0 0, o000001c35e0b6028;  alias, 0 drivers
v000001c35e109090_0 .net "selin", 4 0, v000001c35e11a3a0_0;  1 drivers
v000001c35e109130_0 .net "selout", 4 0, v000001c35e11a120_0;  1 drivers
v000001c35e109270_0 .net "write", 0 0, v000001c35e11a800_0;  1 drivers
E_000001c35e0af5f0 .event negedge, v000001c35e108690_0;
E_000001c35e0b0070 .event posedge, v000001c35e108690_0;
    .scope S_000001c35e10cb10;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c35e108a50_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c35e108a50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c35e108a50_0;
    %store/vec4a v000001c35e108ff0, 4, 0;
    %load/vec4 v000001c35e108a50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c35e108a50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000001c35e10cb10;
T_1 ;
    %wait E_000001c35e0b0070;
    %load/vec4 v000001c35e109590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001c35e109270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001c35e108d70_0;
    %load/vec4 v000001c35e109090_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c35e108ff0, 4, 0;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c35e10cb10;
T_2 ;
    %wait E_000001c35e0af5f0;
    %load/vec4 v000001c35e109590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001c35e108f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001c35e109130_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c35e108ff0, 4;
    %store/vec4 v000001c35e108eb0_0, 0, 32;
T_2.2 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c35e05c6f0;
T_3 ;
    %vpi_call 3 15 "$monitor", "Read=%b Write=%b \012Input=%b Input Sel=%b \012Output=%b Output Sel=%b\012", v000001c35e119860_0, v000001c35e11a800_0, v000001c35e11a620_0, v000001c35e11a3a0_0, v000001c35e118b40_0, v000001c35e11a120_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001c35e05c6f0;
T_4 ;
    %delay 50, 0;
    %load/vec4 v000001c35e109450_0;
    %inv;
    %store/vec4 v000001c35e109450_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c35e05c6f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c35e109450_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e1093b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c35e11a120_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c35e11a3a0_0, 0, 5;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v000001c35e11a620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c35e11a120_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c35e11a120_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c35e11a120_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c35e11a120_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c35e11a3a0_0, 0, 5;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v000001c35e11a620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c35e11a120_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c35e11a120_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c35e11a120_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c35e11a120_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c35e119860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c35e11a800_0, 0, 1;
    %delay 100, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./32bitreg.v";
    "32bitregfiletb.v";
    "./32bitregfile.v";
