/**
 *
 * @file MAP_RegisterDefines_PORT.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 8 feb. 2023 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 8 feb. 2023     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_MAP_PERIPHERAL_REGISTERDEFINES_XHEADER_MAP_REGISTERDEFINES_PORT_H_
#define XDRIVER_MCU_MAP_PERIPHERAL_REGISTERDEFINES_XHEADER_MAP_REGISTERDEFINES_PORT_H_

#include <xDriver_MCU/MAP/Peripheral/xHeader/MAP_Enum.h>

/******************************************************************************************
 ************************************ 3 PORT *********************************************
 ******************************************************************************************/
/*-----------*/
#define MAP_PORT_R_PIN_BIT ((uint8_t) 0U)

#define MAP_PORT_PIN_MASK ((uint8_t) 0xFFU)
#define MAP_PORT_PIN_NONE ((uint8_t) 0X00U)
#define MAP_PORT_PIN_COMPB_OUT0 ((uint8_t) 0X01U)
#define MAP_PORT_PIN_TA0_CLK ((uint8_t) 0X01U)
#define MAP_PORT_PIN_COMPB_OUT1 ((uint8_t) 0X02U)
#define MAP_PORT_PIN_TA1_CLK ((uint8_t) 0X02U)
#define MAP_PORT_PIN_A_CLK ((uint8_t) 0X03U)
#define MAP_PORT_PIN_M_CLK ((uint8_t) 0X04U)
#define MAP_PORT_PIN_SM_CLK ((uint8_t) 0X05U)
#define MAP_PORT_PIN_RTC_CLK ((uint8_t) 0X06U)
#define MAP_PORT_PIN_ADC12_CLK ((uint8_t) 0X07U)
#define MAP_PORT_PIN_DMAE0 ((uint8_t) 0X07U)
#define MAP_PORT_PIN_SVM_OUT ((uint8_t) 0X08U)
#define MAP_PORT_PIN_TA0_CCR0 ((uint8_t) 0X09U)
#define MAP_PORT_PIN_TA0_CCR1 ((uint8_t) 0X0AU)
#define MAP_PORT_PIN_TA0_CCR2 ((uint8_t) 0X0BU)
#define MAP_PORT_PIN_TA0_CCR3 ((uint8_t) 0X0CU)
#define MAP_PORT_PIN_TA0_CCR4 ((uint8_t) 0X0DU)
#define MAP_PORT_PIN_TA1_CCR0 ((uint8_t) 0X0EU)
#define MAP_PORT_PIN_TA1_CCR1 ((uint8_t) 0X0FU)
#define MAP_PORT_PIN_TA1_CCR2 ((uint8_t) 0X10U)
#define MAP_PORT_PIN_UCA0_RX ((uint8_t) 0X11U)
#define MAP_PORT_PIN_UCA0_MISO ((uint8_t) 0X11U)
#define MAP_PORT_PIN_UCA0_TX ((uint8_t) 0X12U)
#define MAP_PORT_PIN_UCA0_MOSI ((uint8_t) 0X12U)
#define MAP_PORT_PIN_UCA0_CLK ((uint8_t) 0X13U)
#define MAP_PORT_PIN_UCB0_STE ((uint8_t) 0X13U)
#define MAP_PORT_PIN_UCB0_MISO ((uint8_t) 0X14U)
#define MAP_PORT_PIN_UCB0_SCL ((uint8_t) 0X14U)
#define MAP_PORT_PIN_UCB0_MOSI ((uint8_t) 0X15U)
#define MAP_PORT_PIN_UCB0_SDA ((uint8_t) 0X15U)
#define MAP_PORT_PIN_UCB0_CLK ((uint8_t) 0X16U)
#define MAP_PORT_PIN_UCA0_STE ((uint8_t) 0X16U)
#define MAP_PORT_PIN_RF_GDO0 ((uint8_t) 0X17U)
#define MAP_PORT_PIN_RF_GDO1 ((uint8_t) 0X18U)
#define MAP_PORT_PIN_RF_GDO2 ((uint8_t) 0X19U)
#define MAP_PORT_PIN_ANALOG ((uint8_t) 0xFFU)


#define MAP_PORT_R_PIN_MASK (MAP_PORT_PIN_MASK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_NONE (MAP_PORT_PIN_NONE << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_COMPB_OUT0 (MAP_PORT_PIN_COMPB_OUT0 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA0_CLK (MAP_PORT_PIN_TA0_CLK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_COMPB_OUT1 (MAP_PORT_PIN_COMPB_OUT1 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA1_CLK (MAP_PORT_PIN_TA1_CLK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_A_CLK (MAP_PORT_PIN_A_CLK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_M_CLK (MAP_PORT_PIN_M_CLK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_SM_CLK (MAP_PORT_PIN_SM_CLK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_RTC_CLK (MAP_PORT_PIN_RTC_CLK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_ADC12_CLK (MAP_PORT_PIN_ADC12_CLK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_DMAE0 (MAP_PORT_PIN_DMAE0 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_SVM_OUT (MAP_PORT_PIN_SVM_OUT << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA0_CCR0 (MAP_PORT_PIN_TA0_CCR0 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA0_CCR1 (MAP_PORT_PIN_TA0_CCR1 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA0_CCR2 (MAP_PORT_PIN_TA0_CCR2 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA0_CCR3 (MAP_PORT_PIN_TA0_CCR3 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA0_CCR4 (MAP_PORT_PIN_TA0_CCR4 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA1_CCR0 (MAP_PORT_PIN_TA1_CCR0 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA1_CCR1 (MAP_PORT_PIN_TA1_CCR1 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_TA1_CCR2 (MAP_PORT_PIN_TA1_CCR2 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCA0_RX (MAP_PORT_PIN_UCA0_RX << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCA0_MISO (MAP_PORT_PIN_UCA0_MISO << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCA0_TX (MAP_PORT_PIN_UCA0_TX << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCA0_MOSI (MAP_PORT_PIN_UCA0_MOSI << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCA0_CLK (MAP_PORT_PIN_UCA0_CLK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCB0_STE (MAP_PORT_PIN_UCB0_STE << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCB0_MISO (MAP_PORT_PIN_UCB0_MISO << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCB0_SCL (MAP_PORT_PIN_UCB0_SCL << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCB0_MOSI (MAP_PORT_PIN_UCB0_MOSI << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCB0_SDA (MAP_PORT_PIN_UCB0_SDA << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCB0_CLK (MAP_PORT_PIN_UCB0_CLK << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_UCA0_STE (MAP_PORT_PIN_UCA0_STE << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_RF_GDO0 (MAP_PORT_PIN_RF_GDO0 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_RF_GDO1 (MAP_PORT_PIN_RF_GDO1 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_RF_GDO2 (MAP_PORT_PIN_RF_GDO2 << MAP_PORT_R_PIN_BIT)
#define MAP_PORT_R_PIN_ANALOG (MAP_PORT_PIN_ANALOG << MAP_PORT_R_PIN_BIT)
/*-----------*/

/*-----------*/
#define MAP_PORT1_R_PIN_BIT ((uint8_t) 0U)

#define MAP_PORT1_PIN_MASK ((uint8_t) 0xFFU)
#define MAP_PORT1_PIN_NONE ((uint8_t) 0X00U)
#define MAP_PORT1_PIN_COMPB_OUT0 ((uint8_t) 0X01U)
#define MAP_PORT1_PIN_TA0_CLK ((uint8_t) 0X01U)
#define MAP_PORT1_PIN_COMPB_OUT1 ((uint8_t) 0X02U)
#define MAP_PORT1_PIN_TA1_CLK ((uint8_t) 0X02U)
#define MAP_PORT1_PIN_A_CLK ((uint8_t) 0X03U)
#define MAP_PORT1_PIN_M_CLK ((uint8_t) 0X04U)
#define MAP_PORT1_PIN_SM_CLK ((uint8_t) 0X05U)
#define MAP_PORT1_PIN_RTC_CLK ((uint8_t) 0X06U)
#define MAP_PORT1_PIN_ADC12_CLK ((uint8_t) 0X07U)
#define MAP_PORT1_PIN_DMAE0 ((uint8_t) 0X07U)
#define MAP_PORT1_PIN_SVM_OUT ((uint8_t) 0X08U)
#define MAP_PORT1_PIN_TA0_CCR0 ((uint8_t) 0X09U)
#define MAP_PORT1_PIN_TA0_CCR1 ((uint8_t) 0X0AU)
#define MAP_PORT1_PIN_TA0_CCR2 ((uint8_t) 0X0BU)
#define MAP_PORT1_PIN_TA0_CCR3 ((uint8_t) 0X0CU)
#define MAP_PORT1_PIN_TA0_CCR4 ((uint8_t) 0X0DU)
#define MAP_PORT1_PIN_TA1_CCR0 ((uint8_t) 0X0EU)
#define MAP_PORT1_PIN_TA1_CCR1 ((uint8_t) 0X0FU)
#define MAP_PORT1_PIN_TA1_CCR2 ((uint8_t) 0X10U)
#define MAP_PORT1_PIN_UCA0_RX ((uint8_t) 0X11U)
#define MAP_PORT1_PIN_UCA0_MISO ((uint8_t) 0X11U)
#define MAP_PORT1_PIN_UCA0_TX ((uint8_t) 0X12U)
#define MAP_PORT1_PIN_UCA0_MOSI ((uint8_t) 0X12U)
#define MAP_PORT1_PIN_UCA0_CLK ((uint8_t) 0X13U)
#define MAP_PORT1_PIN_UCB0_STE ((uint8_t) 0X13U)
#define MAP_PORT1_PIN_UCB0_MISO ((uint8_t) 0X14U)
#define MAP_PORT1_PIN_UCB0_SCL ((uint8_t) 0X14U)
#define MAP_PORT1_PIN_UCB0_MOSI ((uint8_t) 0X15U)
#define MAP_PORT1_PIN_UCB0_SDA ((uint8_t) 0X15U)
#define MAP_PORT1_PIN_UCB0_CLK ((uint8_t) 0X16U)
#define MAP_PORT1_PIN_UCA0_STE ((uint8_t) 0X16U)
#define MAP_PORT1_PIN_RF_GDO0 ((uint8_t) 0X17U)
#define MAP_PORT1_PIN_RF_GDO1 ((uint8_t) 0X18U)
#define MAP_PORT1_PIN_RF_GDO2 ((uint8_t) 0X19U)
#define MAP_PORT1_PIN_ANALOG ((uint8_t) 0xFFU)


#define MAP_PORT1_R_PIN_MASK (MAP_PORT1_PIN_MASK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_NONE (MAP_PORT1_PIN_NONE << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_COMPB_OUT0 (MAP_PORT1_PIN_COMPB_OUT0 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA0_CLK (MAP_PORT1_PIN_TA0_CLK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_COMPB_OUT1 (MAP_PORT1_PIN_COMPB_OUT1 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA1_CLK (MAP_PORT1_PIN_TA1_CLK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_A_CLK (MAP_PORT1_PIN_A_CLK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_M_CLK (MAP_PORT1_PIN_M_CLK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_SM_CLK (MAP_PORT1_PIN_SM_CLK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_RTC_CLK (MAP_PORT1_PIN_RTC_CLK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_ADC12_CLK (MAP_PORT1_PIN_ADC12_CLK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_DMAE0 (MAP_PORT1_PIN_DMAE0 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_SVM_OUT (MAP_PORT1_PIN_SVM_OUT << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA0_CCR0 (MAP_PORT1_PIN_TA0_CCR0 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA0_CCR1 (MAP_PORT1_PIN_TA0_CCR1 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA0_CCR2 (MAP_PORT1_PIN_TA0_CCR2 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA0_CCR3 (MAP_PORT1_PIN_TA0_CCR3 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA0_CCR4 (MAP_PORT1_PIN_TA0_CCR4 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA1_CCR0 (MAP_PORT1_PIN_TA1_CCR0 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA1_CCR1 (MAP_PORT1_PIN_TA1_CCR1 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_TA1_CCR2 (MAP_PORT1_PIN_TA1_CCR2 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCA0_RX (MAP_PORT1_PIN_UCA0_RX << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCA0_MISO (MAP_PORT1_PIN_UCA0_MISO << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCA0_TX (MAP_PORT1_PIN_UCA0_TX << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCA0_MOSI (MAP_PORT1_PIN_UCA0_MOSI << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCA0_CLK (MAP_PORT1_PIN_UCA0_CLK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCB0_STE (MAP_PORT1_PIN_UCB0_STE << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCB0_MISO (MAP_PORT1_PIN_UCB0_MISO << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCB0_SCL (MAP_PORT1_PIN_UCB0_SCL << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCB0_MOSI (MAP_PORT1_PIN_UCB0_MOSI << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCB0_SDA (MAP_PORT1_PIN_UCB0_SDA << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCB0_CLK (MAP_PORT1_PIN_UCB0_CLK << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_UCA0_STE (MAP_PORT1_PIN_UCA0_STE << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_RF_GDO0 (MAP_PORT1_PIN_RF_GDO0 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_RF_GDO1 (MAP_PORT1_PIN_RF_GDO1 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_RF_GDO2 (MAP_PORT1_PIN_RF_GDO2 << MAP_PORT1_R_PIN_BIT)
#define MAP_PORT1_R_PIN_ANALOG (MAP_PORT1_PIN_ANALOG << MAP_PORT1_R_PIN_BIT)
/*-----------*/

/*-----------*/
#define MAP_PORT2_R_PIN_BIT ((uint8_t) 0U)

#define MAP_PORT2_PIN_MASK ((uint8_t) 0xFFU)
#define MAP_PORT2_PIN_NONE ((uint8_t) 0X00U)
#define MAP_PORT2_PIN_COMPB_OUT0 ((uint8_t) 0X01U)
#define MAP_PORT2_PIN_TA0_CLK ((uint8_t) 0X01U)
#define MAP_PORT2_PIN_COMPB_OUT1 ((uint8_t) 0X02U)
#define MAP_PORT2_PIN_TA1_CLK ((uint8_t) 0X02U)
#define MAP_PORT2_PIN_A_CLK ((uint8_t) 0X03U)
#define MAP_PORT2_PIN_M_CLK ((uint8_t) 0X04U)
#define MAP_PORT2_PIN_SM_CLK ((uint8_t) 0X05U)
#define MAP_PORT2_PIN_RTC_CLK ((uint8_t) 0X06U)
#define MAP_PORT2_PIN_ADC12_CLK ((uint8_t) 0X07U)
#define MAP_PORT2_PIN_DMAE0 ((uint8_t) 0X07U)
#define MAP_PORT2_PIN_SVM_OUT ((uint8_t) 0X08U)
#define MAP_PORT2_PIN_TA0_CCR0 ((uint8_t) 0X09U)
#define MAP_PORT2_PIN_TA0_CCR1 ((uint8_t) 0X0AU)
#define MAP_PORT2_PIN_TA0_CCR2 ((uint8_t) 0X0BU)
#define MAP_PORT2_PIN_TA0_CCR3 ((uint8_t) 0X0CU)
#define MAP_PORT2_PIN_TA0_CCR4 ((uint8_t) 0X0DU)
#define MAP_PORT2_PIN_TA1_CCR0 ((uint8_t) 0X0EU)
#define MAP_PORT2_PIN_TA1_CCR1 ((uint8_t) 0X0FU)
#define MAP_PORT2_PIN_TA1_CCR2 ((uint8_t) 0X10U)
#define MAP_PORT2_PIN_UCA0_RX ((uint8_t) 0X11U)
#define MAP_PORT2_PIN_UCA0_MISO ((uint8_t) 0X11U)
#define MAP_PORT2_PIN_UCA0_TX ((uint8_t) 0X12U)
#define MAP_PORT2_PIN_UCA0_MOSI ((uint8_t) 0X12U)
#define MAP_PORT2_PIN_UCA0_CLK ((uint8_t) 0X13U)
#define MAP_PORT2_PIN_UCB0_STE ((uint8_t) 0X13U)
#define MAP_PORT2_PIN_UCB0_MISO ((uint8_t) 0X14U)
#define MAP_PORT2_PIN_UCB0_SCL ((uint8_t) 0X14U)
#define MAP_PORT2_PIN_UCB0_MOSI ((uint8_t) 0X15U)
#define MAP_PORT2_PIN_UCB0_SDA ((uint8_t) 0X15U)
#define MAP_PORT2_PIN_UCB0_CLK ((uint8_t) 0X16U)
#define MAP_PORT2_PIN_UCA0_STE ((uint8_t) 0X16U)
#define MAP_PORT2_PIN_RF_GDO0 ((uint8_t) 0X17U)
#define MAP_PORT2_PIN_RF_GDO1 ((uint8_t) 0X18U)
#define MAP_PORT2_PIN_RF_GDO2 ((uint8_t) 0X19U)
#define MAP_PORT2_PIN_ANALOG ((uint8_t) 0xFFU)


#define MAP_PORT2_R_PIN_MASK (MAP_PORT2_PIN_MASK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_NONE (MAP_PORT2_PIN_NONE << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_COMPB_OUT0 (MAP_PORT2_PIN_COMPB_OUT0 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA0_CLK (MAP_PORT2_PIN_TA0_CLK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_COMPB_OUT1 (MAP_PORT2_PIN_COMPB_OUT1 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA1_CLK (MAP_PORT2_PIN_TA1_CLK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_A_CLK (MAP_PORT2_PIN_A_CLK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_M_CLK (MAP_PORT2_PIN_M_CLK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_SM_CLK (MAP_PORT2_PIN_SM_CLK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_RTC_CLK (MAP_PORT2_PIN_RTC_CLK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_ADC12_CLK (MAP_PORT2_PIN_ADC12_CLK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_DMAE0 (MAP_PORT2_PIN_DMAE0 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_SVM_OUT (MAP_PORT2_PIN_SVM_OUT << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA0_CCR0 (MAP_PORT2_PIN_TA0_CCR0 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA0_CCR1 (MAP_PORT2_PIN_TA0_CCR1 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA0_CCR2 (MAP_PORT2_PIN_TA0_CCR2 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA0_CCR3 (MAP_PORT2_PIN_TA0_CCR3 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA0_CCR4 (MAP_PORT2_PIN_TA0_CCR4 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA1_CCR0 (MAP_PORT2_PIN_TA1_CCR0 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA1_CCR1 (MAP_PORT2_PIN_TA1_CCR1 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_TA1_CCR2 (MAP_PORT2_PIN_TA1_CCR2 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCA0_RX (MAP_PORT2_PIN_UCA0_RX << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCA0_MISO (MAP_PORT2_PIN_UCA0_MISO << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCA0_TX (MAP_PORT2_PIN_UCA0_TX << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCA0_MOSI (MAP_PORT2_PIN_UCA0_MOSI << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCA0_CLK (MAP_PORT2_PIN_UCA0_CLK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCB0_STE (MAP_PORT2_PIN_UCB0_STE << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCB0_MISO (MAP_PORT2_PIN_UCB0_MISO << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCB0_SCL (MAP_PORT2_PIN_UCB0_SCL << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCB0_MOSI (MAP_PORT2_PIN_UCB0_MOSI << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCB0_SDA (MAP_PORT2_PIN_UCB0_SDA << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCB0_CLK (MAP_PORT2_PIN_UCB0_CLK << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_UCA0_STE (MAP_PORT2_PIN_UCA0_STE << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_RF_GDO0 (MAP_PORT2_PIN_RF_GDO0 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_RF_GDO1 (MAP_PORT2_PIN_RF_GDO1 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_RF_GDO2 (MAP_PORT2_PIN_RF_GDO2 << MAP_PORT2_R_PIN_BIT)
#define MAP_PORT2_R_PIN_ANALOG (MAP_PORT2_PIN_ANALOG << MAP_PORT2_R_PIN_BIT)
/*-----------*/

/*-----------*/
#define MAP_PORT3_R_PIN_BIT ((uint8_t) 0U)

#define MAP_PORT3_PIN_MASK ((uint8_t) 0xFFU)
#define MAP_PORT3_PIN_NONE ((uint8_t) 0X00U)
#define MAP_PORT3_PIN_COMPB_OUT0 ((uint8_t) 0X01U)
#define MAP_PORT3_PIN_TA0_CLK ((uint8_t) 0X01U)
#define MAP_PORT3_PIN_COMPB_OUT1 ((uint8_t) 0X02U)
#define MAP_PORT3_PIN_TA1_CLK ((uint8_t) 0X02U)
#define MAP_PORT3_PIN_A_CLK ((uint8_t) 0X03U)
#define MAP_PORT3_PIN_M_CLK ((uint8_t) 0X04U)
#define MAP_PORT3_PIN_SM_CLK ((uint8_t) 0X05U)
#define MAP_PORT3_PIN_RTC_CLK ((uint8_t) 0X06U)
#define MAP_PORT3_PIN_ADC12_CLK ((uint8_t) 0X07U)
#define MAP_PORT3_PIN_DMAE0 ((uint8_t) 0X07U)
#define MAP_PORT3_PIN_SVM_OUT ((uint8_t) 0X08U)
#define MAP_PORT3_PIN_TA0_CCR0 ((uint8_t) 0X09U)
#define MAP_PORT3_PIN_TA0_CCR1 ((uint8_t) 0X0AU)
#define MAP_PORT3_PIN_TA0_CCR2 ((uint8_t) 0X0BU)
#define MAP_PORT3_PIN_TA0_CCR3 ((uint8_t) 0X0CU)
#define MAP_PORT3_PIN_TA0_CCR4 ((uint8_t) 0X0DU)
#define MAP_PORT3_PIN_TA1_CCR0 ((uint8_t) 0X0EU)
#define MAP_PORT3_PIN_TA1_CCR1 ((uint8_t) 0X0FU)
#define MAP_PORT3_PIN_TA1_CCR2 ((uint8_t) 0X10U)
#define MAP_PORT3_PIN_UCA0_RX ((uint8_t) 0X11U)
#define MAP_PORT3_PIN_UCA0_MISO ((uint8_t) 0X11U)
#define MAP_PORT3_PIN_UCA0_TX ((uint8_t) 0X12U)
#define MAP_PORT3_PIN_UCA0_MOSI ((uint8_t) 0X12U)
#define MAP_PORT3_PIN_UCA0_CLK ((uint8_t) 0X13U)
#define MAP_PORT3_PIN_UCB0_STE ((uint8_t) 0X13U)
#define MAP_PORT3_PIN_UCB0_MISO ((uint8_t) 0X14U)
#define MAP_PORT3_PIN_UCB0_SCL ((uint8_t) 0X14U)
#define MAP_PORT3_PIN_UCB0_MOSI ((uint8_t) 0X15U)
#define MAP_PORT3_PIN_UCB0_SDA ((uint8_t) 0X15U)
#define MAP_PORT3_PIN_UCB0_CLK ((uint8_t) 0X16U)
#define MAP_PORT3_PIN_UCA0_STE ((uint8_t) 0X16U)
#define MAP_PORT3_PIN_RF_GDO0 ((uint8_t) 0X17U)
#define MAP_PORT3_PIN_RF_GDO1 ((uint8_t) 0X18U)
#define MAP_PORT3_PIN_RF_GDO2 ((uint8_t) 0X19U)
#define MAP_PORT3_PIN_ANALOG ((uint8_t) 0xFFU)


#define MAP_PORT3_R_PIN_MASK (MAP_PORT3_PIN_MASK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_NONE (MAP_PORT3_PIN_NONE << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_COMPB_OUT0 (MAP_PORT3_PIN_COMPB_OUT0 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA0_CLK (MAP_PORT3_PIN_TA0_CLK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_COMPB_OUT1 (MAP_PORT3_PIN_COMPB_OUT1 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA1_CLK (MAP_PORT3_PIN_TA1_CLK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_A_CLK (MAP_PORT3_PIN_A_CLK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_M_CLK (MAP_PORT3_PIN_M_CLK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_SM_CLK (MAP_PORT3_PIN_SM_CLK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_RTC_CLK (MAP_PORT3_PIN_RTC_CLK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_ADC12_CLK (MAP_PORT3_PIN_ADC12_CLK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_DMAE0 (MAP_PORT3_PIN_DMAE0 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_SVM_OUT (MAP_PORT3_PIN_SVM_OUT << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA0_CCR0 (MAP_PORT3_PIN_TA0_CCR0 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA0_CCR1 (MAP_PORT3_PIN_TA0_CCR1 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA0_CCR2 (MAP_PORT3_PIN_TA0_CCR2 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA0_CCR3 (MAP_PORT3_PIN_TA0_CCR3 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA0_CCR4 (MAP_PORT3_PIN_TA0_CCR4 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA1_CCR0 (MAP_PORT3_PIN_TA1_CCR0 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA1_CCR1 (MAP_PORT3_PIN_TA1_CCR1 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_TA1_CCR2 (MAP_PORT3_PIN_TA1_CCR2 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCA0_RX (MAP_PORT3_PIN_UCA0_RX << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCA0_MISO (MAP_PORT3_PIN_UCA0_MISO << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCA0_TX (MAP_PORT3_PIN_UCA0_TX << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCA0_MOSI (MAP_PORT3_PIN_UCA0_MOSI << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCA0_CLK (MAP_PORT3_PIN_UCA0_CLK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCB0_STE (MAP_PORT3_PIN_UCB0_STE << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCB0_MISO (MAP_PORT3_PIN_UCB0_MISO << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCB0_SCL (MAP_PORT3_PIN_UCB0_SCL << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCB0_MOSI (MAP_PORT3_PIN_UCB0_MOSI << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCB0_SDA (MAP_PORT3_PIN_UCB0_SDA << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCB0_CLK (MAP_PORT3_PIN_UCB0_CLK << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_UCA0_STE (MAP_PORT3_PIN_UCA0_STE << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_RF_GDO0 (MAP_PORT3_PIN_RF_GDO0 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_RF_GDO1 (MAP_PORT3_PIN_RF_GDO1 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_RF_GDO2 (MAP_PORT3_PIN_RF_GDO2 << MAP_PORT3_R_PIN_BIT)
#define MAP_PORT3_R_PIN_ANALOG (MAP_PORT3_PIN_ANALOG << MAP_PORT3_R_PIN_BIT)
/*-----------*/

#endif /* XDRIVER_MCU_MAP_PERIPHERAL_REGISTERDEFINES_XHEADER_MAP_REGISTERDEFINES_PORT_H_ */
