3-bit up-counter

module upcounter(count, rst, clk);
	input rst, clk;
	output reg[2:0] count;
	always @(posedge(clk))
		if(rst)
			count <= 3'b000;
		else
			count <= count + 1;
endmodule

module testmod;
	reg r, c;
	wire [2:0] ct;
	
	upcounter countb(ct, r, c);
	initial
	begin
		$dumpfile("upcounter.vcd");
		$dumpvars(0, testmod);
		r = 1;
		c = 0;
		#100
		r = 0;
		#200
		$finish;
	end
	always #5 c=~c;
endmodule

â€ƒ
