--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cm0_wrapper.twx cm0_wrapper.ncd -o cm0_wrapper.twr
cm0_wrapper.pcf -ucf cm0_wrapper.ucf

Design file:              cm0_wrapper.ncd
Physical constraint file: cm0_wrapper.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkm = PERIOD TIMEGRP "clkm" 13 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 214572049 paths analyzed, 2769 endpoints analyzed, 31 failing endpoints
 31 timing errors detected. (31 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.393ns.
--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/Rek2z4 (SLICE_X3Y101.AX), 462370 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Nnc3z4 (FF)
  Destination:          cortexm0/u_logic/Rek2z4 (FF)
  Requirement:          13.000ns
  Data Path Delay:      13.331ns (Levels of Logic = 12)
  Clock Path Skew:      -0.027ns (0.881 - 0.908)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Nnc3z4 to cortexm0/u_logic/Rek2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.447   cortexm0/u_logic/Ipn2z4
                                                       cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C2       net (fanout=7)        0.449   cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C        Tilo                  0.259   N264
                                                       cortexm0/u_logic/Gyvwx4<10>_SW0
    SLICE_X7Y77.A1       net (fanout=6)        0.646   N264
    SLICE_X7Y77.A        Tilo                  0.259   cortexm0/u_logic/C9a3z4
                                                       cortexm0/u_logic/Gyvwx4<10>
    SLICE_X4Y75.B6       net (fanout=7)        0.505   cortexm0/u_logic/Gyvwx4
    SLICE_X4Y75.B        Tilo                  0.203   cortexm0/u_logic/Vve3z4
                                                       cortexm0/u_logic/Mmux_Mczwx411
    SLICE_X9Y78.B3       net (fanout=1)        0.920   cortexm0/u_logic/Mczwx4
    SLICE_X9Y78.B        Tilo                  0.259   cortexm0/u_logic/L8m2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y77.A5      net (fanout=6)        0.420   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y77.A       Tilo                  0.259   N672
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o3_2
    SLICE_X11Y77.C2      net (fanout=3)        0.441   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o31
    SLICE_X11Y77.C       Tilo                  0.259   N672
                                                       cortexm0/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW0_SW1
    SLICE_X11Y79.D5      net (fanout=1)        0.399   N1173
    SLICE_X11Y79.D       Tilo                  0.259   cortexm0/u_logic/Tse3z4
                                                       cortexm0/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X17Y86.B5      net (fanout=1)        1.175   N705
    SLICE_X17Y86.B       Tilo                  0.259   cortexm0/u_logic/Ujp2z4
                                                       cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A5      net (fanout=8)        0.424   cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A       Tilo                  0.259   cortexm0/u_logic/H133z4
                                                       cortexm0/u_logic/E5owx44
    SLICE_X19Y86.B1      net (fanout=14)       0.647   cortexm0/u_logic/E5owx4
    SLICE_X19Y86.B       Tilo                  0.259   cortexm0/u_logic/Grl2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A1     net (fanout=8)        1.366   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A      Tilo                  0.259   cortexm0/u_logic/Ey03z4
                                                       cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D5       net (fanout=20)       1.361   cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D        Tilo                  0.259   cortexm0/u_logic/Nf03z4
                                                       cortexm0/u_logic/C3qvx41
    SLICE_X3Y101.AX      net (fanout=15)       1.016   cortexm0/u_logic/C3qvx4
    SLICE_X3Y101.CLK     Tdick                 0.063   cortexm0/u_logic/Rek2z4
                                                       cortexm0/u_logic/Rek2z4
    -------------------------------------------------  ---------------------------
    Total                                     13.331ns (3.562ns logic, 9.769ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Nnc3z4 (FF)
  Destination:          cortexm0/u_logic/Rek2z4 (FF)
  Requirement:          13.000ns
  Data Path Delay:      13.287ns (Levels of Logic = 12)
  Clock Path Skew:      -0.027ns (0.881 - 0.908)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Nnc3z4 to cortexm0/u_logic/Rek2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.447   cortexm0/u_logic/Ipn2z4
                                                       cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C2       net (fanout=7)        0.449   cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C        Tilo                  0.259   N264
                                                       cortexm0/u_logic/Gyvwx4<10>_SW0
    SLICE_X7Y77.A1       net (fanout=6)        0.646   N264
    SLICE_X7Y77.A        Tilo                  0.259   cortexm0/u_logic/C9a3z4
                                                       cortexm0/u_logic/Gyvwx4<10>
    SLICE_X4Y75.B6       net (fanout=7)        0.505   cortexm0/u_logic/Gyvwx4
    SLICE_X4Y75.B        Tilo                  0.203   cortexm0/u_logic/Vve3z4
                                                       cortexm0/u_logic/Mmux_Mczwx411
    SLICE_X9Y78.B3       net (fanout=1)        0.920   cortexm0/u_logic/Mczwx4
    SLICE_X9Y78.B        Tilo                  0.259   cortexm0/u_logic/L8m2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y78.A5      net (fanout=6)        0.566   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y78.A       Tilo                  0.259   cortexm0/u_logic/I4s2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o3_1
    SLICE_X14Y80.A6      net (fanout=2)        0.540   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o3
    SLICE_X14Y80.A       Tilo                  0.205   cortexm0/u_logic/Cvr2z4
                                                       cortexm0/u_logic/C7zwx4_J7zwx4_AND_4564_o2
    SLICE_X15Y81.A6      net (fanout=6)        0.308   cortexm0/u_logic/C7zwx4_J7zwx4_AND_4564_o2
    SLICE_X15Y81.A       Tilo                  0.259   cortexm0/u_logic/Kf23z4
                                                       cortexm0/u_logic/Vzywx43
    SLICE_X17Y86.B3      net (fanout=9)        1.031   cortexm0/u_logic/Vzywx4
    SLICE_X17Y86.B       Tilo                  0.259   cortexm0/u_logic/Ujp2z4
                                                       cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A5      net (fanout=8)        0.424   cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A       Tilo                  0.259   cortexm0/u_logic/H133z4
                                                       cortexm0/u_logic/E5owx44
    SLICE_X19Y86.B1      net (fanout=14)       0.647   cortexm0/u_logic/E5owx4
    SLICE_X19Y86.B       Tilo                  0.259   cortexm0/u_logic/Grl2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A1     net (fanout=8)        1.366   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A      Tilo                  0.259   cortexm0/u_logic/Ey03z4
                                                       cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D5       net (fanout=20)       1.361   cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D        Tilo                  0.259   cortexm0/u_logic/Nf03z4
                                                       cortexm0/u_logic/C3qvx41
    SLICE_X3Y101.AX      net (fanout=15)       1.016   cortexm0/u_logic/C3qvx4
    SLICE_X3Y101.CLK     Tdick                 0.063   cortexm0/u_logic/Rek2z4
                                                       cortexm0/u_logic/Rek2z4
    -------------------------------------------------  ---------------------------
    Total                                     13.287ns (3.508ns logic, 9.779ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Nnc3z4 (FF)
  Destination:          cortexm0/u_logic/Rek2z4 (FF)
  Requirement:          13.000ns
  Data Path Delay:      13.261ns (Levels of Logic = 11)
  Clock Path Skew:      -0.027ns (0.881 - 0.908)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Nnc3z4 to cortexm0/u_logic/Rek2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.447   cortexm0/u_logic/Ipn2z4
                                                       cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C2       net (fanout=7)        0.449   cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C        Tilo                  0.259   N264
                                                       cortexm0/u_logic/Gyvwx4<10>_SW0
    SLICE_X7Y77.A1       net (fanout=6)        0.646   N264
    SLICE_X7Y77.A        Tilo                  0.259   cortexm0/u_logic/C9a3z4
                                                       cortexm0/u_logic/Gyvwx4<10>
    SLICE_X4Y75.B6       net (fanout=7)        0.505   cortexm0/u_logic/Gyvwx4
    SLICE_X4Y75.B        Tilo                  0.203   cortexm0/u_logic/Vve3z4
                                                       cortexm0/u_logic/Mmux_Mczwx411
    SLICE_X9Y78.B3       net (fanout=1)        0.920   cortexm0/u_logic/Mczwx4
    SLICE_X9Y78.B        Tilo                  0.259   cortexm0/u_logic/L8m2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X13Y80.A1      net (fanout=6)        0.878   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X13Y80.A       Tilo                  0.259   cortexm0/u_logic/Mhn2z4
                                                       cortexm0/u_logic/Mmux_H6zwx411
    SLICE_X11Y79.D3      net (fanout=9)        0.571   cortexm0/u_logic/H6zwx4
    SLICE_X11Y79.D       Tilo                  0.259   cortexm0/u_logic/Tse3z4
                                                       cortexm0/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X17Y86.B5      net (fanout=1)        1.175   N705
    SLICE_X17Y86.B       Tilo                  0.259   cortexm0/u_logic/Ujp2z4
                                                       cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A5      net (fanout=8)        0.424   cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A       Tilo                  0.259   cortexm0/u_logic/H133z4
                                                       cortexm0/u_logic/E5owx44
    SLICE_X19Y86.B1      net (fanout=14)       0.647   cortexm0/u_logic/E5owx4
    SLICE_X19Y86.B       Tilo                  0.259   cortexm0/u_logic/Grl2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A1     net (fanout=8)        1.366   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A      Tilo                  0.259   cortexm0/u_logic/Ey03z4
                                                       cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D5       net (fanout=20)       1.361   cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D        Tilo                  0.259   cortexm0/u_logic/Nf03z4
                                                       cortexm0/u_logic/C3qvx41
    SLICE_X3Y101.AX      net (fanout=15)       1.016   cortexm0/u_logic/C3qvx4
    SLICE_X3Y101.CLK     Tdick                 0.063   cortexm0/u_logic/Rek2z4
                                                       cortexm0/u_logic/Rek2z4
    -------------------------------------------------  ---------------------------
    Total                                     13.261ns (3.303ns logic, 9.958ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/Ql23z4 (SLICE_X15Y95.CX), 462370 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Nnc3z4 (FF)
  Destination:          cortexm0/u_logic/Ql23z4 (FF)
  Requirement:          13.000ns
  Data Path Delay:      13.286ns (Levels of Logic = 12)
  Clock Path Skew:      -0.058ns (0.758 - 0.816)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Nnc3z4 to cortexm0/u_logic/Ql23z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.447   cortexm0/u_logic/Ipn2z4
                                                       cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C2       net (fanout=7)        0.449   cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C        Tilo                  0.259   N264
                                                       cortexm0/u_logic/Gyvwx4<10>_SW0
    SLICE_X7Y77.A1       net (fanout=6)        0.646   N264
    SLICE_X7Y77.A        Tilo                  0.259   cortexm0/u_logic/C9a3z4
                                                       cortexm0/u_logic/Gyvwx4<10>
    SLICE_X4Y75.B6       net (fanout=7)        0.505   cortexm0/u_logic/Gyvwx4
    SLICE_X4Y75.B        Tilo                  0.203   cortexm0/u_logic/Vve3z4
                                                       cortexm0/u_logic/Mmux_Mczwx411
    SLICE_X9Y78.B3       net (fanout=1)        0.920   cortexm0/u_logic/Mczwx4
    SLICE_X9Y78.B        Tilo                  0.259   cortexm0/u_logic/L8m2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y77.A5      net (fanout=6)        0.420   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y77.A       Tilo                  0.259   N672
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o3_2
    SLICE_X11Y77.C2      net (fanout=3)        0.441   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o31
    SLICE_X11Y77.C       Tilo                  0.259   N672
                                                       cortexm0/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW0_SW1
    SLICE_X11Y79.D5      net (fanout=1)        0.399   N1173
    SLICE_X11Y79.D       Tilo                  0.259   cortexm0/u_logic/Tse3z4
                                                       cortexm0/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X17Y86.B5      net (fanout=1)        1.175   N705
    SLICE_X17Y86.B       Tilo                  0.259   cortexm0/u_logic/Ujp2z4
                                                       cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A5      net (fanout=8)        0.424   cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A       Tilo                  0.259   cortexm0/u_logic/H133z4
                                                       cortexm0/u_logic/E5owx44
    SLICE_X19Y86.B1      net (fanout=14)       0.647   cortexm0/u_logic/E5owx4
    SLICE_X19Y86.B       Tilo                  0.259   cortexm0/u_logic/Grl2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A1     net (fanout=8)        1.366   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A      Tilo                  0.259   cortexm0/u_logic/Ey03z4
                                                       cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D5       net (fanout=20)       1.361   cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D        Tilo                  0.259   cortexm0/u_logic/Nf03z4
                                                       cortexm0/u_logic/C3qvx41
    SLICE_X15Y95.CX      net (fanout=15)       0.971   cortexm0/u_logic/C3qvx4
    SLICE_X15Y95.CLK     Tdick                 0.063   cortexm0/u_logic/Ql23z4
                                                       cortexm0/u_logic/Ql23z4
    -------------------------------------------------  ---------------------------
    Total                                     13.286ns (3.562ns logic, 9.724ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Nnc3z4 (FF)
  Destination:          cortexm0/u_logic/Ql23z4 (FF)
  Requirement:          13.000ns
  Data Path Delay:      13.242ns (Levels of Logic = 12)
  Clock Path Skew:      -0.058ns (0.758 - 0.816)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Nnc3z4 to cortexm0/u_logic/Ql23z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.447   cortexm0/u_logic/Ipn2z4
                                                       cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C2       net (fanout=7)        0.449   cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C        Tilo                  0.259   N264
                                                       cortexm0/u_logic/Gyvwx4<10>_SW0
    SLICE_X7Y77.A1       net (fanout=6)        0.646   N264
    SLICE_X7Y77.A        Tilo                  0.259   cortexm0/u_logic/C9a3z4
                                                       cortexm0/u_logic/Gyvwx4<10>
    SLICE_X4Y75.B6       net (fanout=7)        0.505   cortexm0/u_logic/Gyvwx4
    SLICE_X4Y75.B        Tilo                  0.203   cortexm0/u_logic/Vve3z4
                                                       cortexm0/u_logic/Mmux_Mczwx411
    SLICE_X9Y78.B3       net (fanout=1)        0.920   cortexm0/u_logic/Mczwx4
    SLICE_X9Y78.B        Tilo                  0.259   cortexm0/u_logic/L8m2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y78.A5      net (fanout=6)        0.566   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y78.A       Tilo                  0.259   cortexm0/u_logic/I4s2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o3_1
    SLICE_X14Y80.A6      net (fanout=2)        0.540   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o3
    SLICE_X14Y80.A       Tilo                  0.205   cortexm0/u_logic/Cvr2z4
                                                       cortexm0/u_logic/C7zwx4_J7zwx4_AND_4564_o2
    SLICE_X15Y81.A6      net (fanout=6)        0.308   cortexm0/u_logic/C7zwx4_J7zwx4_AND_4564_o2
    SLICE_X15Y81.A       Tilo                  0.259   cortexm0/u_logic/Kf23z4
                                                       cortexm0/u_logic/Vzywx43
    SLICE_X17Y86.B3      net (fanout=9)        1.031   cortexm0/u_logic/Vzywx4
    SLICE_X17Y86.B       Tilo                  0.259   cortexm0/u_logic/Ujp2z4
                                                       cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A5      net (fanout=8)        0.424   cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A       Tilo                  0.259   cortexm0/u_logic/H133z4
                                                       cortexm0/u_logic/E5owx44
    SLICE_X19Y86.B1      net (fanout=14)       0.647   cortexm0/u_logic/E5owx4
    SLICE_X19Y86.B       Tilo                  0.259   cortexm0/u_logic/Grl2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A1     net (fanout=8)        1.366   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A      Tilo                  0.259   cortexm0/u_logic/Ey03z4
                                                       cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D5       net (fanout=20)       1.361   cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D        Tilo                  0.259   cortexm0/u_logic/Nf03z4
                                                       cortexm0/u_logic/C3qvx41
    SLICE_X15Y95.CX      net (fanout=15)       0.971   cortexm0/u_logic/C3qvx4
    SLICE_X15Y95.CLK     Tdick                 0.063   cortexm0/u_logic/Ql23z4
                                                       cortexm0/u_logic/Ql23z4
    -------------------------------------------------  ---------------------------
    Total                                     13.242ns (3.508ns logic, 9.734ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Nnc3z4 (FF)
  Destination:          cortexm0/u_logic/Ql23z4 (FF)
  Requirement:          13.000ns
  Data Path Delay:      13.216ns (Levels of Logic = 11)
  Clock Path Skew:      -0.058ns (0.758 - 0.816)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Nnc3z4 to cortexm0/u_logic/Ql23z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.447   cortexm0/u_logic/Ipn2z4
                                                       cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C2       net (fanout=7)        0.449   cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C        Tilo                  0.259   N264
                                                       cortexm0/u_logic/Gyvwx4<10>_SW0
    SLICE_X7Y77.A1       net (fanout=6)        0.646   N264
    SLICE_X7Y77.A        Tilo                  0.259   cortexm0/u_logic/C9a3z4
                                                       cortexm0/u_logic/Gyvwx4<10>
    SLICE_X4Y75.B6       net (fanout=7)        0.505   cortexm0/u_logic/Gyvwx4
    SLICE_X4Y75.B        Tilo                  0.203   cortexm0/u_logic/Vve3z4
                                                       cortexm0/u_logic/Mmux_Mczwx411
    SLICE_X9Y78.B3       net (fanout=1)        0.920   cortexm0/u_logic/Mczwx4
    SLICE_X9Y78.B        Tilo                  0.259   cortexm0/u_logic/L8m2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X13Y80.A1      net (fanout=6)        0.878   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X13Y80.A       Tilo                  0.259   cortexm0/u_logic/Mhn2z4
                                                       cortexm0/u_logic/Mmux_H6zwx411
    SLICE_X11Y79.D3      net (fanout=9)        0.571   cortexm0/u_logic/H6zwx4
    SLICE_X11Y79.D       Tilo                  0.259   cortexm0/u_logic/Tse3z4
                                                       cortexm0/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X17Y86.B5      net (fanout=1)        1.175   N705
    SLICE_X17Y86.B       Tilo                  0.259   cortexm0/u_logic/Ujp2z4
                                                       cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A5      net (fanout=8)        0.424   cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A       Tilo                  0.259   cortexm0/u_logic/H133z4
                                                       cortexm0/u_logic/E5owx44
    SLICE_X19Y86.B1      net (fanout=14)       0.647   cortexm0/u_logic/E5owx4
    SLICE_X19Y86.B       Tilo                  0.259   cortexm0/u_logic/Grl2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A1     net (fanout=8)        1.366   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A      Tilo                  0.259   cortexm0/u_logic/Ey03z4
                                                       cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D5       net (fanout=20)       1.361   cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D        Tilo                  0.259   cortexm0/u_logic/Nf03z4
                                                       cortexm0/u_logic/C3qvx41
    SLICE_X15Y95.CX      net (fanout=15)       0.971   cortexm0/u_logic/C3qvx4
    SLICE_X15Y95.CLK     Tdick                 0.063   cortexm0/u_logic/Ql23z4
                                                       cortexm0/u_logic/Ql23z4
    -------------------------------------------------  ---------------------------
    Total                                     13.216ns (3.303ns logic, 9.913ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/Hc13z4 (SLICE_X2Y96.AX), 462370 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Nnc3z4 (FF)
  Destination:          cortexm0/u_logic/Hc13z4 (FF)
  Requirement:          13.000ns
  Data Path Delay:      13.309ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.890 - 0.908)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Nnc3z4 to cortexm0/u_logic/Hc13z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.447   cortexm0/u_logic/Ipn2z4
                                                       cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C2       net (fanout=7)        0.449   cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C        Tilo                  0.259   N264
                                                       cortexm0/u_logic/Gyvwx4<10>_SW0
    SLICE_X7Y77.A1       net (fanout=6)        0.646   N264
    SLICE_X7Y77.A        Tilo                  0.259   cortexm0/u_logic/C9a3z4
                                                       cortexm0/u_logic/Gyvwx4<10>
    SLICE_X4Y75.B6       net (fanout=7)        0.505   cortexm0/u_logic/Gyvwx4
    SLICE_X4Y75.B        Tilo                  0.203   cortexm0/u_logic/Vve3z4
                                                       cortexm0/u_logic/Mmux_Mczwx411
    SLICE_X9Y78.B3       net (fanout=1)        0.920   cortexm0/u_logic/Mczwx4
    SLICE_X9Y78.B        Tilo                  0.259   cortexm0/u_logic/L8m2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y77.A5      net (fanout=6)        0.420   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y77.A       Tilo                  0.259   N672
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o3_2
    SLICE_X11Y77.C2      net (fanout=3)        0.441   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o31
    SLICE_X11Y77.C       Tilo                  0.259   N672
                                                       cortexm0/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW0_SW1
    SLICE_X11Y79.D5      net (fanout=1)        0.399   N1173
    SLICE_X11Y79.D       Tilo                  0.259   cortexm0/u_logic/Tse3z4
                                                       cortexm0/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X17Y86.B5      net (fanout=1)        1.175   N705
    SLICE_X17Y86.B       Tilo                  0.259   cortexm0/u_logic/Ujp2z4
                                                       cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A5      net (fanout=8)        0.424   cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A       Tilo                  0.259   cortexm0/u_logic/H133z4
                                                       cortexm0/u_logic/E5owx44
    SLICE_X19Y86.B1      net (fanout=14)       0.647   cortexm0/u_logic/E5owx4
    SLICE_X19Y86.B       Tilo                  0.259   cortexm0/u_logic/Grl2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A1     net (fanout=8)        1.366   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A      Tilo                  0.259   cortexm0/u_logic/Ey03z4
                                                       cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D5       net (fanout=20)       1.361   cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D        Tilo                  0.259   cortexm0/u_logic/Nf03z4
                                                       cortexm0/u_logic/C3qvx41
    SLICE_X2Y96.AX       net (fanout=15)       0.921   cortexm0/u_logic/C3qvx4
    SLICE_X2Y96.CLK      Tdick                 0.136   cortexm0/u_logic/Hc13z4
                                                       cortexm0/u_logic/Hc13z4
    -------------------------------------------------  ---------------------------
    Total                                     13.309ns (3.635ns logic, 9.674ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Nnc3z4 (FF)
  Destination:          cortexm0/u_logic/Hc13z4 (FF)
  Requirement:          13.000ns
  Data Path Delay:      13.265ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.890 - 0.908)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Nnc3z4 to cortexm0/u_logic/Hc13z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.447   cortexm0/u_logic/Ipn2z4
                                                       cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C2       net (fanout=7)        0.449   cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C        Tilo                  0.259   N264
                                                       cortexm0/u_logic/Gyvwx4<10>_SW0
    SLICE_X7Y77.A1       net (fanout=6)        0.646   N264
    SLICE_X7Y77.A        Tilo                  0.259   cortexm0/u_logic/C9a3z4
                                                       cortexm0/u_logic/Gyvwx4<10>
    SLICE_X4Y75.B6       net (fanout=7)        0.505   cortexm0/u_logic/Gyvwx4
    SLICE_X4Y75.B        Tilo                  0.203   cortexm0/u_logic/Vve3z4
                                                       cortexm0/u_logic/Mmux_Mczwx411
    SLICE_X9Y78.B3       net (fanout=1)        0.920   cortexm0/u_logic/Mczwx4
    SLICE_X9Y78.B        Tilo                  0.259   cortexm0/u_logic/L8m2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y78.A5      net (fanout=6)        0.566   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X11Y78.A       Tilo                  0.259   cortexm0/u_logic/I4s2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o3_1
    SLICE_X14Y80.A6      net (fanout=2)        0.540   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o3
    SLICE_X14Y80.A       Tilo                  0.205   cortexm0/u_logic/Cvr2z4
                                                       cortexm0/u_logic/C7zwx4_J7zwx4_AND_4564_o2
    SLICE_X15Y81.A6      net (fanout=6)        0.308   cortexm0/u_logic/C7zwx4_J7zwx4_AND_4564_o2
    SLICE_X15Y81.A       Tilo                  0.259   cortexm0/u_logic/Kf23z4
                                                       cortexm0/u_logic/Vzywx43
    SLICE_X17Y86.B3      net (fanout=9)        1.031   cortexm0/u_logic/Vzywx4
    SLICE_X17Y86.B       Tilo                  0.259   cortexm0/u_logic/Ujp2z4
                                                       cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A5      net (fanout=8)        0.424   cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A       Tilo                  0.259   cortexm0/u_logic/H133z4
                                                       cortexm0/u_logic/E5owx44
    SLICE_X19Y86.B1      net (fanout=14)       0.647   cortexm0/u_logic/E5owx4
    SLICE_X19Y86.B       Tilo                  0.259   cortexm0/u_logic/Grl2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A1     net (fanout=8)        1.366   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A      Tilo                  0.259   cortexm0/u_logic/Ey03z4
                                                       cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D5       net (fanout=20)       1.361   cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D        Tilo                  0.259   cortexm0/u_logic/Nf03z4
                                                       cortexm0/u_logic/C3qvx41
    SLICE_X2Y96.AX       net (fanout=15)       0.921   cortexm0/u_logic/C3qvx4
    SLICE_X2Y96.CLK      Tdick                 0.136   cortexm0/u_logic/Hc13z4
                                                       cortexm0/u_logic/Hc13z4
    -------------------------------------------------  ---------------------------
    Total                                     13.265ns (3.581ns logic, 9.684ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Nnc3z4 (FF)
  Destination:          cortexm0/u_logic/Hc13z4 (FF)
  Requirement:          13.000ns
  Data Path Delay:      13.239ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.890 - 0.908)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Nnc3z4 to cortexm0/u_logic/Hc13z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.447   cortexm0/u_logic/Ipn2z4
                                                       cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C2       net (fanout=7)        0.449   cortexm0/u_logic/Nnc3z4
    SLICE_X5Y77.C        Tilo                  0.259   N264
                                                       cortexm0/u_logic/Gyvwx4<10>_SW0
    SLICE_X7Y77.A1       net (fanout=6)        0.646   N264
    SLICE_X7Y77.A        Tilo                  0.259   cortexm0/u_logic/C9a3z4
                                                       cortexm0/u_logic/Gyvwx4<10>
    SLICE_X4Y75.B6       net (fanout=7)        0.505   cortexm0/u_logic/Gyvwx4
    SLICE_X4Y75.B        Tilo                  0.203   cortexm0/u_logic/Vve3z4
                                                       cortexm0/u_logic/Mmux_Mczwx411
    SLICE_X9Y78.B3       net (fanout=1)        0.920   cortexm0/u_logic/Mczwx4
    SLICE_X9Y78.B        Tilo                  0.259   cortexm0/u_logic/L8m2z4
                                                       cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X13Y80.A1      net (fanout=6)        0.878   cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4574_o1
    SLICE_X13Y80.A       Tilo                  0.259   cortexm0/u_logic/Mhn2z4
                                                       cortexm0/u_logic/Mmux_H6zwx411
    SLICE_X11Y79.D3      net (fanout=9)        0.571   cortexm0/u_logic/H6zwx4
    SLICE_X11Y79.D       Tilo                  0.259   cortexm0/u_logic/Tse3z4
                                                       cortexm0/u_logic/R3hvx4_N2zwx4_AND_4553_o_SW1
    SLICE_X17Y86.B5      net (fanout=1)        1.175   N705
    SLICE_X17Y86.B       Tilo                  0.259   cortexm0/u_logic/Ujp2z4
                                                       cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A5      net (fanout=8)        0.424   cortexm0/u_logic/E5owx42
    SLICE_X19Y87.A       Tilo                  0.259   cortexm0/u_logic/H133z4
                                                       cortexm0/u_logic/E5owx44
    SLICE_X19Y86.B1      net (fanout=14)       0.647   cortexm0/u_logic/E5owx4
    SLICE_X19Y86.B       Tilo                  0.259   cortexm0/u_logic/Grl2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A1     net (fanout=8)        1.366   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o7
    SLICE_X19Y100.A      Tilo                  0.259   cortexm0/u_logic/Ey03z4
                                                       cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D5       net (fanout=20)       1.361   cortexm0/u_logic/Q8rwx4_X8rwx4_AND_3649_o
    SLICE_X5Y95.D        Tilo                  0.259   cortexm0/u_logic/Nf03z4
                                                       cortexm0/u_logic/C3qvx41
    SLICE_X2Y96.AX       net (fanout=15)       0.921   cortexm0/u_logic/C3qvx4
    SLICE_X2Y96.CLK      Tdick                 0.136   cortexm0/u_logic/Hc13z4
                                                       cortexm0/u_logic/Hc13z4
    -------------------------------------------------  ---------------------------
    Total                                     13.239ns (3.376ns logic, 9.863ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkm = PERIOD TIMEGRP "clkm" 13 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/B6j2z4 (SLICE_X30Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cortexm0/u_logic/B6j2z4 (FF)
  Destination:          cortexm0/u_logic/B6j2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 13.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cortexm0/u_logic/B6j2z4 to cortexm0/u_logic/B6j2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y89.AQ      Tcko                  0.200   cortexm0/u_logic/B6j2z4
                                                       cortexm0/u_logic/B6j2z4
    SLICE_X30Y89.A6      net (fanout=4)        0.030   cortexm0/u_logic/B6j2z4
    SLICE_X30Y89.CLK     Tah         (-Th)    -0.190   cortexm0/u_logic/B6j2z4
                                                       cortexm0/u_logic/K8ivx41
                                                       cortexm0/u_logic/B6j2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/Rhi2z4 (SLICE_X26Y94.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cortexm0/u_logic/Rhi2z4 (FF)
  Destination:          cortexm0/u_logic/Rhi2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 13.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cortexm0/u_logic/Rhi2z4 to cortexm0/u_logic/Rhi2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.200   cortexm0/u_logic/Rhi2z4
                                                       cortexm0/u_logic/Rhi2z4
    SLICE_X26Y94.A6      net (fanout=5)        0.032   cortexm0/u_logic/Rhi2z4
    SLICE_X26Y94.CLK     Tah         (-Th)    -0.190   cortexm0/u_logic/Rhi2z4
                                                       cortexm0/u_logic/Velvx4
                                                       cortexm0/u_logic/Rhi2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/Iua3z4 (SLICE_X22Y77.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cortexm0/u_logic/Iua3z4 (FF)
  Destination:          cortexm0/u_logic/Iua3z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 13.000ns
  Destination Clock:    clkm_BUFGP rising at 13.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cortexm0/u_logic/Iua3z4 to cortexm0/u_logic/Iua3z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y77.DQ      Tcko                  0.200   cortexm0/u_logic/Iua3z4
                                                       cortexm0/u_logic/Iua3z4
    SLICE_X22Y77.D6      net (fanout=4)        0.034   cortexm0/u_logic/Iua3z4
    SLICE_X22Y77.CLK     Tah         (-Th)    -0.190   cortexm0/u_logic/Iua3z4
                                                       cortexm0/u_logic/Ypmvx41
                                                       cortexm0/u_logic/Iua3z4
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkm = PERIOD TIMEGRP "clkm" 13 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.270ns (period - min period limit)
  Period: 13.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clkm_BUFGP/BUFG/I0
  Logical resource: clkm_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkm_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 11.361ns (period - min period limit)
  Period: 13.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cm0_led_OBUF/CLK0
  Logical resource: cm0_led/CK0
  Location pin: OLOGIC_X3Y172.CLK0
  Clock network: clkm_BUFGP
--------------------------------------------------------------------------------
Slack: 12.570ns (period - min period limit)
  Period: 13.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cortexm0/u_logic/Gji2z4/CLK
  Logical resource: cortexm0/u_logic/Gji2z4/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: clkm_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkm
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkm           |   13.393|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 31  Score: 5019  (Setup/Max: 5019, Hold: 0)

Constraints cover 214572049 paths, 0 nets, and 18404 connections

Design statistics:
   Minimum period:  13.393ns{1}   (Maximum frequency:  74.666MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 25 22:07:07 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4765 MB



