<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ixge.h source code [vpp_1804/src/plugins/ixge/ixge.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/src/plugins/ixge/ixge.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>vpp_1804</a>/<a href='../..'>src</a>/<a href='..'>plugins</a>/<a href='./'>ixge</a>/<a href='ixge.h.html'>ixge.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 Cisco and/or its affiliates.</i></td></tr>
<tr><th id="3">3</th><td><i> * Licensed under the Apache License, Version 2.0 (the "License");</i></td></tr>
<tr><th id="4">4</th><td><i> * you may not use this file except in compliance with the License.</i></td></tr>
<tr><th id="5">5</th><td><i> * You may obtain a copy of the License at:</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *     <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Unless required by applicable law or agreed to in writing, software</i></td></tr>
<tr><th id="10">10</th><td><i> * distributed under the License is distributed on an "AS IS" BASIS,</i></td></tr>
<tr><th id="11">11</th><td><i> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</i></td></tr>
<tr><th id="12">12</th><td><i> * See the License for the specific language governing permissions and</i></td></tr>
<tr><th id="13">13</th><td><i> * limitations under the License.</i></td></tr>
<tr><th id="14">14</th><td><i> */</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/included_ixge_h">included_ixge_h</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/included_ixge_h" data-ref="_M/included_ixge_h">included_ixge_h</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../vnet/vnet.h.html">&lt;vnet/vnet.h&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../vlib/pci/pci.h.html">&lt;vlib/pci/pci.h&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../vlib/i2c.h.html">&lt;vlib/i2c.h&gt;</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../vnet/ethernet/sfp.h.html">&lt;vnet/ethernet/sfp.h&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../vnet/ip/ip4_packet.h.html">&lt;vnet/ip/ip4_packet.h&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../vnet/ip/ip6_packet.h.html">&lt;vnet/ip/ip6_packet.h&gt;</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>typedef</b> <em>volatile</em> <b>struct</b></td></tr>
<tr><th id="27">27</th><td>{</td></tr>
<tr><th id="28">28</th><td>  <i>/* [31:7] 128 byte aligned. */</i></td></tr>
<tr><th id="29">29</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="1descriptor_address" title='descriptor_address' data-type='u32 [2]' data-ref="1descriptor_address">descriptor_address</dfn>[<var>2</var>];</td></tr>
<tr><th id="30">30</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="2n_descriptor_bytes" title='n_descriptor_bytes' data-type='u32' data-ref="2n_descriptor_bytes">n_descriptor_bytes</dfn>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <i>/* [5] rx/tx descriptor dca enable</i></td></tr>
<tr><th id="33">33</th><td><i>     [6] rx packet head dca enable</i></td></tr>
<tr><th id="34">34</th><td><i>     [7] rx packet tail dca enable</i></td></tr>
<tr><th id="35">35</th><td><i>     [9] rx/tx descriptor relaxed order</i></td></tr>
<tr><th id="36">36</th><td><i>     [11] rx/tx descriptor write back relaxed order</i></td></tr>
<tr><th id="37">37</th><td><i>     [13] rx/tx data write/read relaxed order</i></td></tr>
<tr><th id="38">38</th><td><i>     [15] rx head data write relaxed order</i></td></tr>
<tr><th id="39">39</th><td><i>     [31:24] apic id for cpu's cache. */</i></td></tr>
<tr><th id="40">40</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="3dca_control" title='dca_control' data-type='u32' data-ref="3dca_control">dca_control</dfn>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="4head_index" title='head_index' data-type='u32' data-ref="4head_index">head_index</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i>/* [4:0] tail buffer size (in 1k byte units)</i></td></tr>
<tr><th id="45">45</th><td><i>     [13:8] head buffer size (in 64 byte units)</i></td></tr>
<tr><th id="46">46</th><td><i>     [24:22] lo free descriptors threshold (units of 64 descriptors)</i></td></tr>
<tr><th id="47">47</th><td><i>     [27:25] descriptor type 0 = legacy, 1 = advanced one buffer (e.g. tail),</i></td></tr>
<tr><th id="48">48</th><td><i>     2 = advanced header splitting (head + tail), 5 = advanced header</i></td></tr>
<tr><th id="49">49</th><td><i>     splitting (head only).</i></td></tr>
<tr><th id="50">50</th><td><i>     [28] drop if no descriptors available. */</i></td></tr>
<tr><th id="51">51</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="5rx_split_control" title='rx_split_control' data-type='u32' data-ref="5rx_split_control">rx_split_control</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="6tail_index" title='tail_index' data-type='u32' data-ref="6tail_index">tail_index</dfn>;</td></tr>
<tr><th id="54">54</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x1c[(0x28) - (0x1c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x1c</var>, <var>0x28</var>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i>/* [7:0] rx/tx prefetch threshold</i></td></tr>
<tr><th id="57">57</th><td><i>     [15:8] rx/tx host threshold</i></td></tr>
<tr><th id="58">58</th><td><i>     [24:16] rx/tx write back threshold</i></td></tr>
<tr><th id="59">59</th><td><i>     [25] rx/tx enable</i></td></tr>
<tr><th id="60">60</th><td><i>     [26] tx descriptor writeback flush</i></td></tr>
<tr><th id="61">61</th><td><i>     [30] rx strip vlan enable */</i></td></tr>
<tr><th id="62">62</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="7control" title='control' data-type='u32' data-ref="7control">control</dfn>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="8rx_coallesce_control" title='rx_coallesce_control' data-type='u32' data-ref="8rx_coallesce_control">rx_coallesce_control</dfn>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <b>union</b></td></tr>
<tr><th id="67">67</th><td>  {</td></tr>
<tr><th id="68">68</th><td>    <b>struct</b></td></tr>
<tr><th id="69">69</th><td>    {</td></tr>
<tr><th id="70">70</th><td>      <i>/* packets bytes lo hi */</i></td></tr>
<tr><th id="71">71</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="9stats" title='stats' data-type='u32 [3]' data-ref="9stats">stats</dfn>[<var>3</var>];</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="10unused" title='unused' data-type='u32' data-ref="10unused">unused</dfn>;</td></tr>
<tr><th id="74">74</th><td>    } <dfn class="local col1 decl field" id="11rx" title='rx' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:68:5)' data-ref="11rx">rx</dfn>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>    <b>struct</b></td></tr>
<tr><th id="77">77</th><td>    {</td></tr>
<tr><th id="78">78</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="12unused" title='unused' data-type='u32 [2]' data-ref="12unused">unused</dfn>[<var>2</var>];</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>      <i>/* [0] enables head write back. */</i></td></tr>
<tr><th id="81">81</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="13head_index_write_back_address" title='head_index_write_back_address' data-type='u32 [2]' data-ref="13head_index_write_back_address">head_index_write_back_address</dfn>[<var>2</var>];</td></tr>
<tr><th id="82">82</th><td>    } <dfn class="local col4 decl field" id="14tx" title='tx' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:76:5)' data-ref="14tx">tx</dfn>;</td></tr>
<tr><th id="83">83</th><td>  };</td></tr>
<tr><th id="84">84</th><td>} <dfn class="typedef" id="ixge_dma_regs_t" title='ixge_dma_regs_t' data-type='volatile struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:26:18)' data-ref="ixge_dma_regs_t">ixge_dma_regs_t</dfn>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* Only advanced descriptors are supported. */</i></td></tr>
<tr><th id="87">87</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="88">88</th><td>{</td></tr>
<tr><th id="89">89</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u64" title='u64' data-type='unsigned long' data-ref="u64">u64</a> <dfn class="decl field" id="(anonymous)::tail_address" title='(anonymous struct)::tail_address' data-ref="(anonymous)::tail_address">tail_address</dfn>;</td></tr>
<tr><th id="90">90</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u64" title='u64' data-type='unsigned long' data-ref="u64">u64</a> <dfn class="decl field" id="(anonymous)::head_address" title='(anonymous struct)::head_address' data-ref="(anonymous)::head_address">head_address</dfn>;</td></tr>
<tr><th id="91">91</th><td>} <dfn class="typedef" id="ixge_rx_to_hw_descriptor_t" title='ixge_rx_to_hw_descriptor_t' data-type='struct ixge_rx_to_hw_descriptor_t' data-ref="ixge_rx_to_hw_descriptor_t">ixge_rx_to_hw_descriptor_t</dfn>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="94">94</th><td>{</td></tr>
<tr><th id="95">95</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::status" title='(anonymous struct)::status' data-ref="(anonymous)::status">status</dfn>[<var>3</var>];</td></tr>
<tr><th id="96">96</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::n_packet_bytes_this_descriptor" title='(anonymous struct)::n_packet_bytes_this_descriptor' data-ref="(anonymous)::n_packet_bytes_this_descriptor">n_packet_bytes_this_descriptor</dfn>;</td></tr>
<tr><th id="97">97</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::vlan_tag" title='(anonymous struct)::vlan_tag' data-ref="(anonymous)::vlan_tag">vlan_tag</dfn>;</td></tr>
<tr><th id="98">98</th><td>} <dfn class="typedef" id="ixge_rx_from_hw_descriptor_t" title='ixge_rx_from_hw_descriptor_t' data-type='struct ixge_rx_from_hw_descriptor_t' data-ref="ixge_rx_from_hw_descriptor_t">ixge_rx_from_hw_descriptor_t</dfn>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_LAYER2" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_LAYER2">IXGE_RX_DESCRIPTOR_STATUS0_IS_LAYER2</dfn> (1 &lt;&lt; (4 + 11))</u></td></tr>
<tr><th id="101">101</th><td><i>/* Valid if not layer2. */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_IP4" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_IP4">IXGE_RX_DESCRIPTOR_STATUS0_IS_IP4</dfn> (1 &lt;&lt; (4 + 0))</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_IP4_EXT" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_IP4_EXT">IXGE_RX_DESCRIPTOR_STATUS0_IS_IP4_EXT</dfn> (1 &lt;&lt; (4 + 1))</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_IP6" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_IP6">IXGE_RX_DESCRIPTOR_STATUS0_IS_IP6</dfn> (1 &lt;&lt; (4 + 2))</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_IP6_EXT" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_IP6_EXT">IXGE_RX_DESCRIPTOR_STATUS0_IS_IP6_EXT</dfn> (1 &lt;&lt; (4 + 3))</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_TCP" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_TCP">IXGE_RX_DESCRIPTOR_STATUS0_IS_TCP</dfn> (1 &lt;&lt; (4 + 4))</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_UDP" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS0_IS_UDP">IXGE_RX_DESCRIPTOR_STATUS0_IS_UDP</dfn> (1 &lt;&lt; (4 + 5))</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS0_L3_OFFSET" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS0_L3_OFFSET">IXGE_RX_DESCRIPTOR_STATUS0_L3_OFFSET</dfn>(s) (((s) &gt;&gt; 21) &amp; 0x3ff)</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_OWNED_BY_SOFTWARE" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_OWNED_BY_SOFTWARE">IXGE_RX_DESCRIPTOR_STATUS2_IS_OWNED_BY_SOFTWARE</dfn> (1 &lt;&lt; (0 + 0))</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_END_OF_PACKET" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_END_OF_PACKET">IXGE_RX_DESCRIPTOR_STATUS2_IS_END_OF_PACKET</dfn> (1 &lt;&lt; (0 + 1))</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_VLAN" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_VLAN">IXGE_RX_DESCRIPTOR_STATUS2_IS_VLAN</dfn> (1 &lt;&lt; (0 + 3))</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_UDP_CHECKSUMMED" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_UDP_CHECKSUMMED">IXGE_RX_DESCRIPTOR_STATUS2_IS_UDP_CHECKSUMMED</dfn> (1 &lt;&lt; (0 + 4))</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_TCP_CHECKSUMMED" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_TCP_CHECKSUMMED">IXGE_RX_DESCRIPTOR_STATUS2_IS_TCP_CHECKSUMMED</dfn> (1 &lt;&lt; (0 + 5))</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_IP4_CHECKSUMMED" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_IP4_CHECKSUMMED">IXGE_RX_DESCRIPTOR_STATUS2_IS_IP4_CHECKSUMMED</dfn> (1 &lt;&lt; (0 + 6))</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_NOT_UNICAST" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_NOT_UNICAST">IXGE_RX_DESCRIPTOR_STATUS2_NOT_UNICAST</dfn> (1 &lt;&lt; (0 + 7))</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_DOUBLE_VLAN" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_IS_DOUBLE_VLAN">IXGE_RX_DESCRIPTOR_STATUS2_IS_DOUBLE_VLAN</dfn> (1 &lt;&lt; (0 + 9))</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_UDP_CHECKSUM_ERROR" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_UDP_CHECKSUM_ERROR">IXGE_RX_DESCRIPTOR_STATUS2_UDP_CHECKSUM_ERROR</dfn> (1 &lt;&lt; (0 + 10))</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_ETHERNET_ERROR" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_ETHERNET_ERROR">IXGE_RX_DESCRIPTOR_STATUS2_ETHERNET_ERROR</dfn> (1 &lt;&lt; (20 + 9))</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_TCP_CHECKSUM_ERROR" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_TCP_CHECKSUM_ERROR">IXGE_RX_DESCRIPTOR_STATUS2_TCP_CHECKSUM_ERROR</dfn> (1 &lt;&lt; (20 + 10))</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS2_IP4_CHECKSUM_ERROR" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS2_IP4_CHECKSUM_ERROR">IXGE_RX_DESCRIPTOR_STATUS2_IP4_CHECKSUM_ERROR</dfn> (1 &lt;&lt; (20 + 11))</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* For layer2 packets stats0 bottom 3 bits give ether type index from filter. */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/IXGE_RX_DESCRIPTOR_STATUS0_LAYER2_ETHERNET_TYPE" data-ref="_M/IXGE_RX_DESCRIPTOR_STATUS0_LAYER2_ETHERNET_TYPE">IXGE_RX_DESCRIPTOR_STATUS0_LAYER2_ETHERNET_TYPE</dfn>(s) ((s) &amp; 7)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="127">127</th><td>{</td></tr>
<tr><th id="128">128</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u64" title='u64' data-type='unsigned long' data-ref="u64">u64</a> <dfn class="decl field" id="(anonymous)::buffer_address" title='(anonymous struct)::buffer_address' data-ref="(anonymous)::buffer_address">buffer_address</dfn>;</td></tr>
<tr><th id="129">129</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::n_bytes_this_buffer" title='(anonymous struct)::n_bytes_this_buffer' data-ref="(anonymous)::n_bytes_this_buffer">n_bytes_this_buffer</dfn>;</td></tr>
<tr><th id="130">130</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::status0" title='(anonymous struct)::status0' data-ref="(anonymous)::status0">status0</dfn>;</td></tr>
<tr><th id="131">131</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::status1" title='(anonymous struct)::status1' data-ref="(anonymous)::status1">status1</dfn>;</td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS0_ADVANCED" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS0_ADVANCED">IXGE_TX_DESCRIPTOR_STATUS0_ADVANCED</dfn> (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS0_IS_ADVANCED" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS0_IS_ADVANCED">IXGE_TX_DESCRIPTOR_STATUS0_IS_ADVANCED</dfn> (1 &lt;&lt; (8 + 5))</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS0_LOG2_REPORT_STATUS" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS0_LOG2_REPORT_STATUS">IXGE_TX_DESCRIPTOR_STATUS0_LOG2_REPORT_STATUS</dfn> (8 + 3)</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS0_REPORT_STATUS" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS0_REPORT_STATUS">IXGE_TX_DESCRIPTOR_STATUS0_REPORT_STATUS</dfn> (1 &lt;&lt; IXGE_TX_DESCRIPTOR_STATUS0_LOG2_REPORT_STATUS)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS0_INSERT_FCS" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS0_INSERT_FCS">IXGE_TX_DESCRIPTOR_STATUS0_INSERT_FCS</dfn> (1 &lt;&lt; (8 + 1))</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS0_LOG2_IS_END_OF_PACKET" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS0_LOG2_IS_END_OF_PACKET">IXGE_TX_DESCRIPTOR_STATUS0_LOG2_IS_END_OF_PACKET</dfn> (8 + 0)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS0_IS_END_OF_PACKET" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS0_IS_END_OF_PACKET">IXGE_TX_DESCRIPTOR_STATUS0_IS_END_OF_PACKET</dfn> (1 &lt;&lt; IXGE_TX_DESCRIPTOR_STATUS0_LOG2_IS_END_OF_PACKET)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS1_DONE" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS1_DONE">IXGE_TX_DESCRIPTOR_STATUS1_DONE</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS1_CONTEXT" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS1_CONTEXT">IXGE_TX_DESCRIPTOR_STATUS1_CONTEXT</dfn>(i) (/* valid */ (1 &lt;&lt; 7) | ((i) &lt;&lt; 4))</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS1_IPSEC_OFFLOAD" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS1_IPSEC_OFFLOAD">IXGE_TX_DESCRIPTOR_STATUS1_IPSEC_OFFLOAD</dfn> (1 &lt;&lt; (8 + 2))</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS1_INSERT_TCP_UDP_CHECKSUM" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS1_INSERT_TCP_UDP_CHECKSUM">IXGE_TX_DESCRIPTOR_STATUS1_INSERT_TCP_UDP_CHECKSUM</dfn> (1 &lt;&lt; (8 + 1))</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS1_INSERT_IP4_CHECKSUM" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS1_INSERT_IP4_CHECKSUM">IXGE_TX_DESCRIPTOR_STATUS1_INSERT_IP4_CHECKSUM</dfn> (1 &lt;&lt; (8 + 0))</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS0_N_BYTES_THIS_BUFFER" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS0_N_BYTES_THIS_BUFFER">IXGE_TX_DESCRIPTOR_STATUS0_N_BYTES_THIS_BUFFER</dfn>(l) ((l) &lt;&lt; 0)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/IXGE_TX_DESCRIPTOR_STATUS1_N_BYTES_IN_PACKET" data-ref="_M/IXGE_TX_DESCRIPTOR_STATUS1_N_BYTES_IN_PACKET">IXGE_TX_DESCRIPTOR_STATUS1_N_BYTES_IN_PACKET</dfn>(l) ((l) &lt;&lt; 14)</u></td></tr>
<tr><th id="146">146</th><td>} <dfn class="typedef" id="ixge_tx_descriptor_t" title='ixge_tx_descriptor_t' data-type='struct ixge_tx_descriptor_t' data-ref="ixge_tx_descriptor_t">ixge_tx_descriptor_t</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="149">149</th><td>{</td></tr>
<tr><th id="150">150</th><td>  <b>struct</b></td></tr>
<tr><th id="151">151</th><td>  {</td></tr>
<tr><th id="152">152</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymousstruct)::(anonymous)::checksum_start_offset" title='(anonymous struct)::(anonymous struct)::checksum_start_offset' data-ref="(anonymousstruct)::(anonymous)::checksum_start_offset">checksum_start_offset</dfn>;</td></tr>
<tr><th id="153">153</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymousstruct)::(anonymous)::checksum_insert_offset" title='(anonymous struct)::(anonymous struct)::checksum_insert_offset' data-ref="(anonymousstruct)::(anonymous)::checksum_insert_offset">checksum_insert_offset</dfn>;</td></tr>
<tr><th id="154">154</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymousstruct)::(anonymous)::checksum_end_offset" title='(anonymous struct)::(anonymous struct)::checksum_end_offset' data-ref="(anonymousstruct)::(anonymous)::checksum_end_offset">checksum_end_offset</dfn>;</td></tr>
<tr><th id="155">155</th><td>  } <dfn class="decl field" id="(anonymous)::ip" title='(anonymous struct)::ip' data-ref="(anonymous)::ip">ip</dfn>, <dfn class="decl field" id="(anonymous)::tcp" title='(anonymous struct)::tcp' data-ref="(anonymous)::tcp">tcp</dfn>;</td></tr>
<tr><th id="156">156</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::status0" title='(anonymous struct)::status0' data-ref="(anonymous)::status0">status0</dfn>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::status1" title='(anonymous struct)::status1' data-ref="(anonymous)::status1">status1</dfn>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>/* Byte offset after UDP/TCP header. */</i></td></tr>
<tr><th id="161">161</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::payload_offset" title='(anonymous struct)::payload_offset' data-ref="(anonymous)::payload_offset">payload_offset</dfn>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::max_tcp_segment_size" title='(anonymous struct)::max_tcp_segment_size' data-ref="(anonymous)::max_tcp_segment_size">max_tcp_segment_size</dfn>;</td></tr>
<tr><th id="164">164</th><td>} <b>__attribute__</b> ((packed)) <dfn class="typedef" id="ixge_tx_context_descriptor_t" title='ixge_tx_context_descriptor_t' data-type='struct ixge_tx_context_descriptor_t' data-ref="ixge_tx_context_descriptor_t">ixge_tx_context_descriptor_t</dfn>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><b>typedef</b> <b>union</b></td></tr>
<tr><th id="167">167</th><td>{</td></tr>
<tr><th id="168">168</th><td>  <a class="typedef" href="#ixge_rx_to_hw_descriptor_t" title='ixge_rx_to_hw_descriptor_t' data-type='struct ixge_rx_to_hw_descriptor_t' data-ref="ixge_rx_to_hw_descriptor_t">ixge_rx_to_hw_descriptor_t</a> <dfn class="decl field" id="(anonymous)::rx_to_hw" title='(anonymous union)::rx_to_hw' data-ref="(anonymous)::rx_to_hw">rx_to_hw</dfn>;</td></tr>
<tr><th id="169">169</th><td>  <a class="typedef" href="#ixge_rx_from_hw_descriptor_t" title='ixge_rx_from_hw_descriptor_t' data-type='struct ixge_rx_from_hw_descriptor_t' data-ref="ixge_rx_from_hw_descriptor_t">ixge_rx_from_hw_descriptor_t</a> <dfn class="decl field" id="(anonymous)::rx_from_hw" title='(anonymous union)::rx_from_hw' data-ref="(anonymous)::rx_from_hw">rx_from_hw</dfn>;</td></tr>
<tr><th id="170">170</th><td>  <a class="typedef" href="#ixge_tx_descriptor_t" title='ixge_tx_descriptor_t' data-type='struct ixge_tx_descriptor_t' data-ref="ixge_tx_descriptor_t">ixge_tx_descriptor_t</a> <dfn class="decl field" id="(anonymous)::tx" title='(anonymous union)::tx' data-ref="(anonymous)::tx">tx</dfn>;</td></tr>
<tr><th id="171">171</th><td>  <a class="typedef" href="../../vppinfra/vector.h.html#116" title='u32x4' data-type='__attribute__((__vector_size__(4 * sizeof(u32)))) u32' data-ref="u32x4">u32x4</a> <dfn class="decl field" id="(anonymous)::as_u32x4" title='(anonymous union)::as_u32x4' data-ref="(anonymous)::as_u32x4">as_u32x4</dfn>;</td></tr>
<tr><th id="172">172</th><td>} <dfn class="typedef" id="ixge_descriptor_t" title='ixge_descriptor_t' data-type='union ixge_descriptor_t' data-ref="ixge_descriptor_t">ixge_descriptor_t</dfn>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><b>typedef</b> <em>volatile</em> <b>struct</b></td></tr>
<tr><th id="175">175</th><td>{</td></tr>
<tr><th id="176">176</th><td>  <i>/* [2] pcie master disable</i></td></tr>
<tr><th id="177">177</th><td><i>     [3] mac reset</i></td></tr>
<tr><th id="178">178</th><td><i>     [26] global device reset */</i></td></tr>
<tr><th id="179">179</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="15control" title='control' data-type='u32' data-ref="15control">control</dfn>;</td></tr>
<tr><th id="180">180</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="16control_alias" title='control_alias' data-type='u32' data-ref="16control_alias">control_alias</dfn>;</td></tr>
<tr><th id="181">181</th><td>  <i>/* [3:2] device id (0 or 1 for dual port chips)</i></td></tr>
<tr><th id="182">182</th><td><i>     [7] link is up</i></td></tr>
<tr><th id="183">183</th><td><i>     [17:10] num vfs</i></td></tr>
<tr><th id="184">184</th><td><i>     [18] io active</i></td></tr>
<tr><th id="185">185</th><td><i>     [19] pcie master enable status */</i></td></tr>
<tr><th id="186">186</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="17status_read_only" title='status_read_only' data-type='u32' data-ref="17status_read_only">status_read_only</dfn>;</td></tr>
<tr><th id="187">187</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xc[(0x18) - (0xc)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xc</var>, <var>0x18</var>);</td></tr>
<tr><th id="188">188</th><td>  <i>/* [14] pf reset done</i></td></tr>
<tr><th id="189">189</th><td><i>     [17] relaxed ordering disable</i></td></tr>
<tr><th id="190">190</th><td><i>     [26] extended vlan enable</i></td></tr>
<tr><th id="191">191</th><td><i>     [28] driver loaded */</i></td></tr>
<tr><th id="192">192</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="18extended_control" title='extended_control' data-type='u32' data-ref="18extended_control">extended_control</dfn>;</td></tr>
<tr><th id="193">193</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x1c[(0x20) - (0x1c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x1c</var>, <var>0x20</var>);</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <i>/* software definable pins.</i></td></tr>
<tr><th id="196">196</th><td><i>     sdp_data [7:0]</i></td></tr>
<tr><th id="197">197</th><td><i>     sdp_is_output [15:8]</i></td></tr>
<tr><th id="198">198</th><td><i>     sdp_is_native [23:16]</i></td></tr>
<tr><th id="199">199</th><td><i>     sdp_function [31:24].</i></td></tr>
<tr><th id="200">200</th><td><i>   */</i></td></tr>
<tr><th id="201">201</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="19sdp_control" title='sdp_control' data-type='u32' data-ref="19sdp_control">sdp_control</dfn>;</td></tr>
<tr><th id="202">202</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x24[(0x28) - (0x24)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x24</var>, <var>0x28</var>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <i>/* [0] i2c clock in</i></td></tr>
<tr><th id="205">205</th><td><i>     [1] i2c clock out</i></td></tr>
<tr><th id="206">206</th><td><i>     [2] i2c data in</i></td></tr>
<tr><th id="207">207</th><td><i>     [3] i2c data out */</i></td></tr>
<tr><th id="208">208</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="20i2c_control" title='i2c_control' data-type='u32' data-ref="20i2c_control">i2c_control</dfn>;</td></tr>
<tr><th id="209">209</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x2c[(0x4c) - (0x2c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x2c</var>, <var>0x4c</var>);</td></tr>
<tr><th id="210">210</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="21tcp_timer" title='tcp_timer' data-type='u32' data-ref="21tcp_timer">tcp_timer</dfn>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x50[(0x200) - (0x50)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x50</var>, <var>0x200</var>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="22led_control" title='led_control' data-type='u32' data-ref="22led_control">led_control</dfn>;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x204[(0x600) - (0x204)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x204</var>, <var>0x600</var>);</td></tr>
<tr><th id="217">217</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="23core_spare" title='core_spare' data-type='u32' data-ref="23core_spare">core_spare</dfn>;</td></tr>
<tr><th id="218">218</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x604[(0x700) - (0x604)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x604</var>, <var>0x700</var>);</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <b>struct</b></td></tr>
<tr><th id="221">221</th><td>  {</td></tr>
<tr><th id="222">222</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="24vflr_events_clear" title='vflr_events_clear' data-type='u32 [4]' data-ref="24vflr_events_clear">vflr_events_clear</dfn>[<var>4</var>];</td></tr>
<tr><th id="223">223</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="25mailbox_interrupt_status" title='mailbox_interrupt_status' data-type='u32 [4]' data-ref="25mailbox_interrupt_status">mailbox_interrupt_status</dfn>[<var>4</var>];</td></tr>
<tr><th id="224">224</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="26mailbox_interrupt_enable" title='mailbox_interrupt_enable' data-type='u32 [4]' data-ref="26mailbox_interrupt_enable">mailbox_interrupt_enable</dfn>[<var>4</var>];</td></tr>
<tr><th id="225">225</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x730[(0x800) - (0x730)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x730</var>, <var>0x800</var>);</td></tr>
<tr><th id="226">226</th><td>  } <dfn class="local col7 decl field" id="27pf_foo" title='pf_foo' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:220:3)' data-ref="27pf_foo">pf_foo</dfn>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <b>struct</b></td></tr>
<tr><th id="229">229</th><td>  {</td></tr>
<tr><th id="230">230</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="28status_write_1_to_clear" title='status_write_1_to_clear' data-type='u32' data-ref="28status_write_1_to_clear">status_write_1_to_clear</dfn>;</td></tr>
<tr><th id="231">231</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x804[(0x808) - (0x804)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x804</var>, <var>0x808</var>);</td></tr>
<tr><th id="232">232</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="29status_write_1_to_set" title='status_write_1_to_set' data-type='u32' data-ref="29status_write_1_to_set">status_write_1_to_set</dfn>;</td></tr>
<tr><th id="233">233</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x80c[(0x810) - (0x80c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x80c</var>, <var>0x810</var>);</td></tr>
<tr><th id="234">234</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="30status_auto_clear_enable" title='status_auto_clear_enable' data-type='u32' data-ref="30status_auto_clear_enable">status_auto_clear_enable</dfn>;</td></tr>
<tr><th id="235">235</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x814[(0x820) - (0x814)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x814</var>, <var>0x820</var>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <i>/* [11:3] minimum inter-interrupt interval</i></td></tr>
<tr><th id="238">238</th><td><i>       (2e-6 units; 20e-6 units for fast ethernet).</i></td></tr>
<tr><th id="239">239</th><td><i>       [15] low-latency interrupt moderation enable</i></td></tr>
<tr><th id="240">240</th><td><i>       [20:16] low-latency interrupt credit</i></td></tr>
<tr><th id="241">241</th><td><i>       [27:21] interval counter</i></td></tr>
<tr><th id="242">242</th><td><i>       [31] write disable for credit and counter (write only). */</i></td></tr>
<tr><th id="243">243</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="31throttle0" title='throttle0' data-type='u32 [24]' data-ref="31throttle0">throttle0</dfn>[<var>24</var>];</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="32enable_write_1_to_set" title='enable_write_1_to_set' data-type='u32' data-ref="32enable_write_1_to_set">enable_write_1_to_set</dfn>;</td></tr>
<tr><th id="246">246</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x884[(0x888) - (0x884)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x884</var>, <var>0x888</var>);</td></tr>
<tr><th id="247">247</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="33enable_write_1_to_clear" title='enable_write_1_to_clear' data-type='u32' data-ref="33enable_write_1_to_clear">enable_write_1_to_clear</dfn>;</td></tr>
<tr><th id="248">248</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x88c[(0x890) - (0x88c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x88c</var>, <var>0x890</var>);</td></tr>
<tr><th id="249">249</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="34enable_auto_clear" title='enable_auto_clear' data-type='u32' data-ref="34enable_auto_clear">enable_auto_clear</dfn>;</td></tr>
<tr><th id="250">250</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="35msi_to_eitr_select" title='msi_to_eitr_select' data-type='u32' data-ref="35msi_to_eitr_select">msi_to_eitr_select</dfn>;</td></tr>
<tr><th id="251">251</th><td>    <i>/* [3:0] spd 0-3 interrupt detection enable</i></td></tr>
<tr><th id="252">252</th><td><i>       [4] msi-x enable</i></td></tr>
<tr><th id="253">253</th><td><i>       [5] other clear disable (makes other bits in status not clear on read)</i></td></tr>
<tr><th id="254">254</th><td><i>       etc. */</i></td></tr>
<tr><th id="255">255</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="36control" title='control' data-type='u32' data-ref="36control">control</dfn>;</td></tr>
<tr><th id="256">256</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x89c[(0x900) - (0x89c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x89c</var>, <var>0x900</var>);</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>    <i>/* Defines interrupt mapping for 128 rx + 128 tx queues.</i></td></tr>
<tr><th id="259">259</th><td><i>       64 x 4 8 bit entries.</i></td></tr>
<tr><th id="260">260</th><td><i>       For register [i]:</i></td></tr>
<tr><th id="261">261</th><td><i>       [5:0] bit in interrupt status for rx queue 2*i + 0</i></td></tr>
<tr><th id="262">262</th><td><i>       [7] valid bit</i></td></tr>
<tr><th id="263">263</th><td><i>       [13:8] bit for tx queue 2*i + 0</i></td></tr>
<tr><th id="264">264</th><td><i>       [15] valid bit</i></td></tr>
<tr><th id="265">265</th><td><i>       similar for rx 2*i + 1 and tx 2*i + 1. */</i></td></tr>
<tr><th id="266">266</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="37queue_mapping" title='queue_mapping' data-type='u32 [64]' data-ref="37queue_mapping">queue_mapping</dfn>[<var>64</var>];</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <i>/* tcp timer [7:0] and other interrupts [15:8] */</i></td></tr>
<tr><th id="269">269</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="38misc_mapping" title='misc_mapping' data-type='u32' data-ref="38misc_mapping">misc_mapping</dfn>;</td></tr>
<tr><th id="270">270</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xa04[(0xa90) - (0xa04)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xa04</var>, <var>0xa90</var>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>    <i>/* 64 interrupts determined by mappings. */</i></td></tr>
<tr><th id="273">273</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="39status1_write_1_to_clear" title='status1_write_1_to_clear' data-type='u32 [4]' data-ref="39status1_write_1_to_clear">status1_write_1_to_clear</dfn>[<var>4</var>];</td></tr>
<tr><th id="274">274</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="40enable1_write_1_to_set" title='enable1_write_1_to_set' data-type='u32 [4]' data-ref="40enable1_write_1_to_set">enable1_write_1_to_set</dfn>[<var>4</var>];</td></tr>
<tr><th id="275">275</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="41enable1_write_1_to_clear" title='enable1_write_1_to_clear' data-type='u32 [4]' data-ref="41enable1_write_1_to_clear">enable1_write_1_to_clear</dfn>[<var>4</var>];</td></tr>
<tr><th id="276">276</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xac0[(0xad0) - (0xac0)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xac0</var>, <var>0xad0</var>);</td></tr>
<tr><th id="277">277</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="42status1_enable_auto_clear" title='status1_enable_auto_clear' data-type='u32 [4]' data-ref="42status1_enable_auto_clear">status1_enable_auto_clear</dfn>[<var>4</var>];</td></tr>
<tr><th id="278">278</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xae0[(0x1000) - (0xae0)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xae0</var>, <var>0x1000</var>);</td></tr>
<tr><th id="279">279</th><td>  } <dfn class="local col3 decl field" id="43interrupt" title='interrupt' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:228:3)' data-ref="43interrupt">interrupt</dfn>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <a class="typedef" href="#ixge_dma_regs_t" title='ixge_dma_regs_t' data-type='volatile struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:26:18)' data-ref="ixge_dma_regs_t">ixge_dma_regs_t</a> <dfn class="local col4 decl field" id="44rx_dma0" title='rx_dma0' data-type='ixge_dma_regs_t [64]' data-ref="44rx_dma0">rx_dma0</dfn>[<var>64</var>];</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x2000[(0x2140) - (0x2000)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x2000</var>, <var>0x2140</var>);</td></tr>
<tr><th id="284">284</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="45dcb_rx_packet_plane_t4_config" title='dcb_rx_packet_plane_t4_config' data-type='u32 [8]' data-ref="45dcb_rx_packet_plane_t4_config">dcb_rx_packet_plane_t4_config</dfn>[<var>8</var>];</td></tr>
<tr><th id="285">285</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="46dcb_rx_packet_plane_t4_status" title='dcb_rx_packet_plane_t4_status' data-type='u32 [8]' data-ref="46dcb_rx_packet_plane_t4_status">dcb_rx_packet_plane_t4_status</dfn>[<var>8</var>];</td></tr>
<tr><th id="286">286</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x2180[(0x2300) - (0x2180)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x2180</var>, <var>0x2300</var>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i>/* reg i defines mapping for 4 rx queues starting at 4*i + 0. */</i></td></tr>
<tr><th id="289">289</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="47rx_queue_stats_mapping" title='rx_queue_stats_mapping' data-type='u32 [32]' data-ref="47rx_queue_stats_mapping">rx_queue_stats_mapping</dfn>[<var>32</var>];</td></tr>
<tr><th id="290">290</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="48rx_queue_stats_control" title='rx_queue_stats_control' data-type='u32' data-ref="48rx_queue_stats_control">rx_queue_stats_control</dfn>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x2384[(0x2410) - (0x2384)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x2384</var>, <var>0x2410</var>);</td></tr>
<tr><th id="293">293</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="49fc_user_descriptor_ptr" title='fc_user_descriptor_ptr' data-type='u32 [2]' data-ref="49fc_user_descriptor_ptr">fc_user_descriptor_ptr</dfn>[<var>2</var>];</td></tr>
<tr><th id="294">294</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="50fc_buffer_control" title='fc_buffer_control' data-type='u32' data-ref="50fc_buffer_control">fc_buffer_control</dfn>;</td></tr>
<tr><th id="295">295</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x241c[(0x2420) - (0x241c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x241c</var>, <var>0x2420</var>);</td></tr>
<tr><th id="296">296</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="51fc_rx_dma" title='fc_rx_dma' data-type='u32' data-ref="51fc_rx_dma">fc_rx_dma</dfn>;</td></tr>
<tr><th id="297">297</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x2424[(0x2430) - (0x2424)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x2424</var>, <var>0x2430</var>);</td></tr>
<tr><th id="298">298</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="52dcb_packet_plane_control" title='dcb_packet_plane_control' data-type='u32' data-ref="52dcb_packet_plane_control">dcb_packet_plane_control</dfn>;</td></tr>
<tr><th id="299">299</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x2434[(0x2f00) - (0x2434)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x2434</var>, <var>0x2f00</var>);</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="53rx_dma_control" title='rx_dma_control' data-type='u32' data-ref="53rx_dma_control">rx_dma_control</dfn>;</td></tr>
<tr><th id="302">302</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="54pf_queue_drop_enable" title='pf_queue_drop_enable' data-type='u32' data-ref="54pf_queue_drop_enable">pf_queue_drop_enable</dfn>;</td></tr>
<tr><th id="303">303</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x2f08[(0x2f20) - (0x2f08)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x2f08</var>, <var>0x2f20</var>);</td></tr>
<tr><th id="304">304</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="55rx_dma_descriptor_cache_config" title='rx_dma_descriptor_cache_config' data-type='u32' data-ref="55rx_dma_descriptor_cache_config">rx_dma_descriptor_cache_config</dfn>;</td></tr>
<tr><th id="305">305</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x2f24[(0x3000) - (0x2f24)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x2f24</var>, <var>0x3000</var>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <i>/* 1 bit. */</i></td></tr>
<tr><th id="308">308</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="56rx_enable" title='rx_enable' data-type='u32' data-ref="56rx_enable">rx_enable</dfn>;</td></tr>
<tr><th id="309">309</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x3004[(0x3008) - (0x3004)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x3004</var>, <var>0x3008</var>);</td></tr>
<tr><th id="310">310</th><td>  <i>/* [15:0] ether type (little endian)</i></td></tr>
<tr><th id="311">311</th><td><i>     [31:16] opcode (big endian) */</i></td></tr>
<tr><th id="312">312</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="57flow_control_control" title='flow_control_control' data-type='u32' data-ref="57flow_control_control">flow_control_control</dfn>;</td></tr>
<tr><th id="313">313</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x300c[(0x3020) - (0x300c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x300c</var>, <var>0x3020</var>);</td></tr>
<tr><th id="314">314</th><td>  <i>/* 3 bit traffic class for each of 8 priorities. */</i></td></tr>
<tr><th id="315">315</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="58rx_priority_to_traffic_class" title='rx_priority_to_traffic_class' data-type='u32' data-ref="58rx_priority_to_traffic_class">rx_priority_to_traffic_class</dfn>;</td></tr>
<tr><th id="316">316</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x3024[(0x3028) - (0x3024)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x3024</var>, <var>0x3028</var>);</td></tr>
<tr><th id="317">317</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="59rx_coallesce_data_buffer_control" title='rx_coallesce_data_buffer_control' data-type='u32' data-ref="59rx_coallesce_data_buffer_control">rx_coallesce_data_buffer_control</dfn>;</td></tr>
<tr><th id="318">318</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x302c[(0x3190) - (0x302c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x302c</var>, <var>0x3190</var>);</td></tr>
<tr><th id="319">319</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="60rx_packet_buffer_flush_detect" title='rx_packet_buffer_flush_detect' data-type='u32' data-ref="60rx_packet_buffer_flush_detect">rx_packet_buffer_flush_detect</dfn>;</td></tr>
<tr><th id="320">320</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x3194[(0x3200) - (0x3194)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x3194</var>, <var>0x3200</var>);</td></tr>
<tr><th id="321">321</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="61flow_control_tx_timers" title='flow_control_tx_timers' data-type='u32 [4]' data-ref="61flow_control_tx_timers">flow_control_tx_timers</dfn>[<var>4</var>];	<i>/* 2 timer values */</i></td></tr>
<tr><th id="322">322</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x3210[(0x3220) - (0x3210)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x3210</var>, <var>0x3220</var>);</td></tr>
<tr><th id="323">323</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="62flow_control_rx_threshold_lo" title='flow_control_rx_threshold_lo' data-type='u32 [8]' data-ref="62flow_control_rx_threshold_lo">flow_control_rx_threshold_lo</dfn>[<var>8</var>];</td></tr>
<tr><th id="324">324</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x3240[(0x3260) - (0x3240)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x3240</var>, <var>0x3260</var>);</td></tr>
<tr><th id="325">325</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="63flow_control_rx_threshold_hi" title='flow_control_rx_threshold_hi' data-type='u32 [8]' data-ref="63flow_control_rx_threshold_hi">flow_control_rx_threshold_hi</dfn>[<var>8</var>];</td></tr>
<tr><th id="326">326</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x3280[(0x32a0) - (0x3280)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x3280</var>, <var>0x32a0</var>);</td></tr>
<tr><th id="327">327</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="64flow_control_refresh_threshold" title='flow_control_refresh_threshold' data-type='u32' data-ref="64flow_control_refresh_threshold">flow_control_refresh_threshold</dfn>;</td></tr>
<tr><th id="328">328</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x32a4[(0x3c00) - (0x32a4)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x32a4</var>, <var>0x3c00</var>);</td></tr>
<tr><th id="329">329</th><td>  <i>/* For each of 8 traffic classes (units of bytes). */</i></td></tr>
<tr><th id="330">330</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="65rx_packet_buffer_size" title='rx_packet_buffer_size' data-type='u32 [8]' data-ref="65rx_packet_buffer_size">rx_packet_buffer_size</dfn>[<var>8</var>];</td></tr>
<tr><th id="331">331</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x3c20[(0x3d00) - (0x3c20)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x3c20</var>, <var>0x3d00</var>);</td></tr>
<tr><th id="332">332</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="66flow_control_config" title='flow_control_config' data-type='u32' data-ref="66flow_control_config">flow_control_config</dfn>;</td></tr>
<tr><th id="333">333</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x3d04[(0x4200) - (0x3d04)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x3d04</var>, <var>0x4200</var>);</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <b>struct</b></td></tr>
<tr><th id="336">336</th><td>  {</td></tr>
<tr><th id="337">337</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="67pcs_config" title='pcs_config' data-type='u32' data-ref="67pcs_config">pcs_config</dfn>;</td></tr>
<tr><th id="338">338</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4204[(0x4208) - (0x4204)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4204</var>, <var>0x4208</var>);</td></tr>
<tr><th id="339">339</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="68link_control" title='link_control' data-type='u32' data-ref="68link_control">link_control</dfn>;</td></tr>
<tr><th id="340">340</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="69link_status" title='link_status' data-type='u32' data-ref="69link_status">link_status</dfn>;</td></tr>
<tr><th id="341">341</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="70pcs_debug" title='pcs_debug' data-type='u32 [2]' data-ref="70pcs_debug">pcs_debug</dfn>[<var>2</var>];</td></tr>
<tr><th id="342">342</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="71auto_negotiation" title='auto_negotiation' data-type='u32' data-ref="71auto_negotiation">auto_negotiation</dfn>;</td></tr>
<tr><th id="343">343</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="72link_partner_ability" title='link_partner_ability' data-type='u32' data-ref="72link_partner_ability">link_partner_ability</dfn>;</td></tr>
<tr><th id="344">344</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="73auto_negotiation_tx_next_page" title='auto_negotiation_tx_next_page' data-type='u32' data-ref="73auto_negotiation_tx_next_page">auto_negotiation_tx_next_page</dfn>;</td></tr>
<tr><th id="345">345</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="74auto_negotiation_link_partner_next_page" title='auto_negotiation_link_partner_next_page' data-type='u32' data-ref="74auto_negotiation_link_partner_next_page">auto_negotiation_link_partner_next_page</dfn>;</td></tr>
<tr><th id="346">346</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4228[(0x4240) - (0x4228)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4228</var>, <var>0x4240</var>);</td></tr>
<tr><th id="347">347</th><td>  } <dfn class="local col5 decl field" id="75gige_mac" title='gige_mac' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:335:3)' data-ref="75gige_mac">gige_mac</dfn>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <b>struct</b></td></tr>
<tr><th id="350">350</th><td>  {</td></tr>
<tr><th id="351">351</th><td>    <i>/* [0] tx crc enable</i></td></tr>
<tr><th id="352">352</th><td><i>       [2] enable frames up to max frame size register [31:16]</i></td></tr>
<tr><th id="353">353</th><td><i>       [10] pad frames &lt; 64 bytes if specified by user</i></td></tr>
<tr><th id="354">354</th><td><i>       [15] loopback enable</i></td></tr>
<tr><th id="355">355</th><td><i>       [16] mdc hi speed</i></td></tr>
<tr><th id="356">356</th><td><i>       [17] turn off mdc between mdio packets */</i></td></tr>
<tr><th id="357">357</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="76control" title='control' data-type='u32' data-ref="76control">control</dfn>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <i>/* [5] rx symbol error (all bits clear on read)</i></td></tr>
<tr><th id="360">360</th><td><i>       [6] rx illegal symbol</i></td></tr>
<tr><th id="361">361</th><td><i>       [7] rx idle error</i></td></tr>
<tr><th id="362">362</th><td><i>       [8] rx local fault</i></td></tr>
<tr><th id="363">363</th><td><i>       [9] rx remote fault */</i></td></tr>
<tr><th id="364">364</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="77status" title='status' data-type='u32' data-ref="77status">status</dfn>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="78pause_and_pace_control" title='pause_and_pace_control' data-type='u32' data-ref="78pause_and_pace_control">pause_and_pace_control</dfn>;</td></tr>
<tr><th id="367">367</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x424c[(0x425c) - (0x424c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x424c</var>, <var>0x425c</var>);</td></tr>
<tr><th id="368">368</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="79phy_command" title='phy_command' data-type='u32' data-ref="79phy_command">phy_command</dfn>;</td></tr>
<tr><th id="369">369</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="80phy_data" title='phy_data' data-type='u32' data-ref="80phy_data">phy_data</dfn>;</td></tr>
<tr><th id="370">370</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4264[(0x4268) - (0x4264)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4264</var>, <var>0x4268</var>);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>    <i>/* [31:16] max frame size in bytes. */</i></td></tr>
<tr><th id="373">373</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="81rx_max_frame_size" title='rx_max_frame_size' data-type='u32' data-ref="81rx_max_frame_size">rx_max_frame_size</dfn>;</td></tr>
<tr><th id="374">374</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x426c[(0x4288) - (0x426c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x426c</var>, <var>0x4288</var>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>    <i>/* [0]</i></td></tr>
<tr><th id="377">377</th><td><i>       [2] pcs receive link up? (latch lo)</i></td></tr>
<tr><th id="378">378</th><td><i>       [7] local fault</i></td></tr>
<tr><th id="379">379</th><td><i>       [1]</i></td></tr>
<tr><th id="380">380</th><td><i>       [0] pcs 10g base r capable</i></td></tr>
<tr><th id="381">381</th><td><i>       [1] pcs 10g base x capable</i></td></tr>
<tr><th id="382">382</th><td><i>       [2] pcs 10g base w capable</i></td></tr>
<tr><th id="383">383</th><td><i>       [10] rx local fault</i></td></tr>
<tr><th id="384">384</th><td><i>       [11] tx local fault</i></td></tr>
<tr><th id="385">385</th><td><i>       [15:14] 2 =&gt; device present at this address (else not present) */</i></td></tr>
<tr><th id="386">386</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="82xgxs_status" title='xgxs_status' data-type='u32 [2]' data-ref="82xgxs_status">xgxs_status</dfn>[<var>2</var>];</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="83base_x_pcs_status" title='base_x_pcs_status' data-type='u32' data-ref="83base_x_pcs_status">base_x_pcs_status</dfn>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>    <i>/* [0] pass unrecognized flow control frames</i></td></tr>
<tr><th id="391">391</th><td><i>       [1] discard pause frames</i></td></tr>
<tr><th id="392">392</th><td><i>       [2] rx priority flow control enable (only in dcb mode)</i></td></tr>
<tr><th id="393">393</th><td><i>       [3] rx flow control enable. */</i></td></tr>
<tr><th id="394">394</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="84flow_control" title='flow_control' data-type='u32' data-ref="84flow_control">flow_control</dfn>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <i>/* [3:0] tx lanes change polarity</i></td></tr>
<tr><th id="397">397</th><td><i>       [7:4] rx lanes change polarity</i></td></tr>
<tr><th id="398">398</th><td><i>       [11:8] swizzle tx lanes</i></td></tr>
<tr><th id="399">399</th><td><i>       [15:12] swizzle rx lanes</i></td></tr>
<tr><th id="400">400</th><td><i>       4 x 2 bit tx lane swap</i></td></tr>
<tr><th id="401">401</th><td><i>       4 x 2 bit rx lane swap. */</i></td></tr>
<tr><th id="402">402</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="85serdes_control" title='serdes_control' data-type='u32' data-ref="85serdes_control">serdes_control</dfn>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="86fifo_control" title='fifo_control' data-type='u32' data-ref="86fifo_control">fifo_control</dfn>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>    <i>/* [0] force link up</i></td></tr>
<tr><th id="407">407</th><td><i>       [1] autoneg ack2 bit to transmit</i></td></tr>
<tr><th id="408">408</th><td><i>       [6:2] autoneg selector field to transmit</i></td></tr>
<tr><th id="409">409</th><td><i>       [8:7] 10g pma/pmd type 0 =&gt; xaui, 1 kx4, 2 cx4</i></td></tr>
<tr><th id="410">410</th><td><i>       [9] 1g pma/pmd type 0 =&gt; sfi, 1 =&gt; kx/bx</i></td></tr>
<tr><th id="411">411</th><td><i>       [10] disable 10g on without main power</i></td></tr>
<tr><th id="412">412</th><td><i>       [11] restart autoneg on transition to dx power state</i></td></tr>
<tr><th id="413">413</th><td><i>       [12] restart autoneg</i></td></tr>
<tr><th id="414">414</th><td><i>       [15:13] link mode:</i></td></tr>
<tr><th id="415">415</th><td><i>       0 =&gt; 1g no autoneg</i></td></tr>
<tr><th id="416">416</th><td><i>       1 =&gt; 10g kx4 parallel link no autoneg</i></td></tr>
<tr><th id="417">417</th><td><i>       2 =&gt; 1g bx autoneg</i></td></tr>
<tr><th id="418">418</th><td><i>       3 =&gt; 10g sfi serdes</i></td></tr>
<tr><th id="419">419</th><td><i>       4 =&gt; kx4/kx/kr</i></td></tr>
<tr><th id="420">420</th><td><i>       5 =&gt; xgmii 1g/100m</i></td></tr>
<tr><th id="421">421</th><td><i>       6 =&gt; kx4/kx/kr 1g an</i></td></tr>
<tr><th id="422">422</th><td><i>       7 kx4/kx/kr sgmii.</i></td></tr>
<tr><th id="423">423</th><td><i>       [16] kr support</i></td></tr>
<tr><th id="424">424</th><td><i>       [17] fec requested</i></td></tr>
<tr><th id="425">425</th><td><i>       [18] fec ability</i></td></tr>
<tr><th id="426">426</th><td><i>       etc. */</i></td></tr>
<tr><th id="427">427</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="87auto_negotiation_control" title='auto_negotiation_control' data-type='u32' data-ref="87auto_negotiation_control">auto_negotiation_control</dfn>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>    <i>/* [0] signal detect 1g/100m</i></td></tr>
<tr><th id="430">430</th><td><i>       [1] fec signal detect</i></td></tr>
<tr><th id="431">431</th><td><i>       [2] 10g serial pcs fec block lock</i></td></tr>
<tr><th id="432">432</th><td><i>       [3] 10g serial high error rate</i></td></tr>
<tr><th id="433">433</th><td><i>       [4] 10g serial pcs block lock</i></td></tr>
<tr><th id="434">434</th><td><i>       [5] kx/kx4/kr autoneg next page received</i></td></tr>
<tr><th id="435">435</th><td><i>       [6] kx/kx4/kr backplane autoneg next page received</i></td></tr>
<tr><th id="436">436</th><td><i>       [7] link status clear to read</i></td></tr>
<tr><th id="437">437</th><td><i>       [11:8] 10g signal detect (4 lanes) (for serial just lane 0)</i></td></tr>
<tr><th id="438">438</th><td><i>       [12] 10g serial signal detect</i></td></tr>
<tr><th id="439">439</th><td><i>       [16:13] 10g parallel lane sync status</i></td></tr>
<tr><th id="440">440</th><td><i>       [17] 10g parallel align status</i></td></tr>
<tr><th id="441">441</th><td><i>       [18] 1g sync status</i></td></tr>
<tr><th id="442">442</th><td><i>       [19] kx/kx4/kr backplane autoneg is idle</i></td></tr>
<tr><th id="443">443</th><td><i>       [20] 1g autoneg enabled</i></td></tr>
<tr><th id="444">444</th><td><i>       [21] 1g pcs enabled for sgmii</i></td></tr>
<tr><th id="445">445</th><td><i>       [22] 10g xgxs enabled</i></td></tr>
<tr><th id="446">446</th><td><i>       [23] 10g serial fec enabled (forward error detection)</i></td></tr>
<tr><th id="447">447</th><td><i>       [24] 10g kr pcs enabled</i></td></tr>
<tr><th id="448">448</th><td><i>       [25] sgmii enabled</i></td></tr>
<tr><th id="449">449</th><td><i>       [27:26] mac link mode</i></td></tr>
<tr><th id="450">450</th><td><i>       0 =&gt; 1g</i></td></tr>
<tr><th id="451">451</th><td><i>       1 =&gt; 10g parallel</i></td></tr>
<tr><th id="452">452</th><td><i>       2 =&gt; 10g serial</i></td></tr>
<tr><th id="453">453</th><td><i>       3 =&gt; autoneg</i></td></tr>
<tr><th id="454">454</th><td><i>       [29:28] link speed</i></td></tr>
<tr><th id="455">455</th><td><i>       1 =&gt; 100m</i></td></tr>
<tr><th id="456">456</th><td><i>       2 =&gt; 1g</i></td></tr>
<tr><th id="457">457</th><td><i>       3 =&gt; 10g</i></td></tr>
<tr><th id="458">458</th><td><i>       [30] link is up</i></td></tr>
<tr><th id="459">459</th><td><i>       [31] kx/kx4/kr backplane autoneg completed successfully. */</i></td></tr>
<tr><th id="460">460</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="88link_status" title='link_status' data-type='u32' data-ref="88link_status">link_status</dfn>;</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>    <i>/* [17:16] pma/pmd for 10g serial</i></td></tr>
<tr><th id="463">463</th><td><i>       0 =&gt; kr, 2 =&gt; sfi</i></td></tr>
<tr><th id="464">464</th><td><i>       [18] disable dme pages */</i></td></tr>
<tr><th id="465">465</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="89auto_negotiation_control2" title='auto_negotiation_control2' data-type='u32' data-ref="89auto_negotiation_control2">auto_negotiation_control2</dfn>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x42ac[(0x42b0) - (0x42ac)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x42ac</var>, <var>0x42b0</var>);</td></tr>
<tr><th id="468">468</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="90link_partner_ability" title='link_partner_ability' data-type='u32 [2]' data-ref="90link_partner_ability">link_partner_ability</dfn>[<var>2</var>];</td></tr>
<tr><th id="469">469</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x42b8[(0x42d0) - (0x42b8)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x42b8</var>, <var>0x42d0</var>);</td></tr>
<tr><th id="470">470</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="91manageability_control" title='manageability_control' data-type='u32' data-ref="91manageability_control">manageability_control</dfn>;</td></tr>
<tr><th id="471">471</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="92link_partner_next_page" title='link_partner_next_page' data-type='u32 [2]' data-ref="92link_partner_next_page">link_partner_next_page</dfn>[<var>2</var>];</td></tr>
<tr><th id="472">472</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x42dc[(0x42e0) - (0x42dc)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x42dc</var>, <var>0x42e0</var>);</td></tr>
<tr><th id="473">473</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="93kr_pcs_control" title='kr_pcs_control' data-type='u32' data-ref="93kr_pcs_control">kr_pcs_control</dfn>;</td></tr>
<tr><th id="474">474</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="94kr_pcs_status" title='kr_pcs_status' data-type='u32' data-ref="94kr_pcs_status">kr_pcs_status</dfn>;</td></tr>
<tr><th id="475">475</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="95fec_status" title='fec_status' data-type='u32 [2]' data-ref="95fec_status">fec_status</dfn>[<var>2</var>];</td></tr>
<tr><th id="476">476</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x42f0[(0x4314) - (0x42f0)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x42f0</var>, <var>0x4314</var>);</td></tr>
<tr><th id="477">477</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="96sgmii_control" title='sgmii_control' data-type='u32' data-ref="96sgmii_control">sgmii_control</dfn>;</td></tr>
<tr><th id="478">478</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4318[(0x4324) - (0x4318)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4318</var>, <var>0x4324</var>);</td></tr>
<tr><th id="479">479</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="97link_status2" title='link_status2' data-type='u32' data-ref="97link_status2">link_status2</dfn>;</td></tr>
<tr><th id="480">480</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4328[(0x4900) - (0x4328)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4328</var>, <var>0x4900</var>);</td></tr>
<tr><th id="481">481</th><td>  } <dfn class="local col8 decl field" id="98xge_mac" title='xge_mac' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:349:3)' data-ref="98xge_mac">xge_mac</dfn>;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="99tx_dcb_control" title='tx_dcb_control' data-type='u32' data-ref="99tx_dcb_control">tx_dcb_control</dfn>;</td></tr>
<tr><th id="484">484</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="100tx_dcb_descriptor_plane_queue_select" title='tx_dcb_descriptor_plane_queue_select' data-type='u32' data-ref="100tx_dcb_descriptor_plane_queue_select">tx_dcb_descriptor_plane_queue_select</dfn>;</td></tr>
<tr><th id="485">485</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="101tx_dcb_descriptor_plane_t1_config" title='tx_dcb_descriptor_plane_t1_config' data-type='u32' data-ref="101tx_dcb_descriptor_plane_t1_config">tx_dcb_descriptor_plane_t1_config</dfn>;</td></tr>
<tr><th id="486">486</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="102tx_dcb_descriptor_plane_t1_status" title='tx_dcb_descriptor_plane_t1_status' data-type='u32' data-ref="102tx_dcb_descriptor_plane_t1_status">tx_dcb_descriptor_plane_t1_status</dfn>;</td></tr>
<tr><th id="487">487</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4910[(0x4950) - (0x4910)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4910</var>, <var>0x4950</var>);</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <i>/* For each TC in units of 1k bytes. */</i></td></tr>
<tr><th id="490">490</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="103tx_packet_buffer_thresholds" title='tx_packet_buffer_thresholds' data-type='u32 [8]' data-ref="103tx_packet_buffer_thresholds">tx_packet_buffer_thresholds</dfn>[<var>8</var>];</td></tr>
<tr><th id="491">491</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4970[(0x4980) - (0x4970)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4970</var>, <var>0x4980</var>);</td></tr>
<tr><th id="492">492</th><td>  <b>struct</b></td></tr>
<tr><th id="493">493</th><td>  {</td></tr>
<tr><th id="494">494</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="104mmw" title='mmw' data-type='u32' data-ref="104mmw">mmw</dfn>;</td></tr>
<tr><th id="495">495</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="105config" title='config' data-type='u32' data-ref="105config">config</dfn>;</td></tr>
<tr><th id="496">496</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="106status" title='status' data-type='u32' data-ref="106status">status</dfn>;</td></tr>
<tr><th id="497">497</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="107rate_drift" title='rate_drift' data-type='u32' data-ref="107rate_drift">rate_drift</dfn>;</td></tr>
<tr><th id="498">498</th><td>  } <dfn class="local col8 decl field" id="108dcb_tx_rate_scheduler" title='dcb_tx_rate_scheduler' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:492:3)' data-ref="108dcb_tx_rate_scheduler">dcb_tx_rate_scheduler</dfn>;</td></tr>
<tr><th id="499">499</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4990[(0x4a80) - (0x4990)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4990</var>, <var>0x4a80</var>);</td></tr>
<tr><th id="500">500</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="109tx_dma_control" title='tx_dma_control' data-type='u32' data-ref="109tx_dma_control">tx_dma_control</dfn>;</td></tr>
<tr><th id="501">501</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4a84[(0x4a88) - (0x4a84)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4a84</var>, <var>0x4a88</var>);</td></tr>
<tr><th id="502">502</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="110tx_dma_tcp_flags_control" title='tx_dma_tcp_flags_control' data-type='u32 [2]' data-ref="110tx_dma_tcp_flags_control">tx_dma_tcp_flags_control</dfn>[<var>2</var>];</td></tr>
<tr><th id="503">503</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4a90[(0x4b00) - (0x4a90)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4a90</var>, <var>0x4b00</var>);</td></tr>
<tr><th id="504">504</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="111pf_mailbox" title='pf_mailbox' data-type='u32 [64]' data-ref="111pf_mailbox">pf_mailbox</dfn>[<var>64</var>];</td></tr>
<tr><th id="505">505</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x4c00[(0x5000) - (0x4c00)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x4c00</var>, <var>0x5000</var>);</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <i>/* RX */</i></td></tr>
<tr><th id="508">508</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="112checksum_control" title='checksum_control' data-type='u32' data-ref="112checksum_control">checksum_control</dfn>;</td></tr>
<tr><th id="509">509</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5004[(0x5008) - (0x5004)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5004</var>, <var>0x5008</var>);</td></tr>
<tr><th id="510">510</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="113rx_filter_control" title='rx_filter_control' data-type='u32' data-ref="113rx_filter_control">rx_filter_control</dfn>;</td></tr>
<tr><th id="511">511</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x500c[(0x5010) - (0x500c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x500c</var>, <var>0x5010</var>);</td></tr>
<tr><th id="512">512</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="114management_vlan_tag" title='management_vlan_tag' data-type='u32 [8]' data-ref="114management_vlan_tag">management_vlan_tag</dfn>[<var>8</var>];</td></tr>
<tr><th id="513">513</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="115management_udp_tcp_ports" title='management_udp_tcp_ports' data-type='u32 [8]' data-ref="115management_udp_tcp_ports">management_udp_tcp_ports</dfn>[<var>8</var>];</td></tr>
<tr><th id="514">514</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5050[(0x5078) - (0x5050)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5050</var>, <var>0x5078</var>);</td></tr>
<tr><th id="515">515</th><td>  <i>/* little endian. */</i></td></tr>
<tr><th id="516">516</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="116extended_vlan_ether_type" title='extended_vlan_ether_type' data-type='u32' data-ref="116extended_vlan_ether_type">extended_vlan_ether_type</dfn>;</td></tr>
<tr><th id="517">517</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x507c[(0x5080) - (0x507c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x507c</var>, <var>0x5080</var>);</td></tr>
<tr><th id="518">518</th><td>  <i>/* [1] store/dma bad packets</i></td></tr>
<tr><th id="519">519</th><td><i>     [8] accept all multicast</i></td></tr>
<tr><th id="520">520</th><td><i>     [9] accept all unicast</i></td></tr>
<tr><th id="521">521</th><td><i>     [10] accept all broadcast. */</i></td></tr>
<tr><th id="522">522</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="117filter_control" title='filter_control' data-type='u32' data-ref="117filter_control">filter_control</dfn>;</td></tr>
<tr><th id="523">523</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5084[(0x5088) - (0x5084)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5084</var>, <var>0x5088</var>);</td></tr>
<tr><th id="524">524</th><td>  <i>/* [15:0] vlan ethernet type (0x8100) little endian</i></td></tr>
<tr><th id="525">525</th><td><i>     [28] cfi bit expected</i></td></tr>
<tr><th id="526">526</th><td><i>     [29] drop packets with unexpected cfi bit</i></td></tr>
<tr><th id="527">527</th><td><i>     [30] vlan filter enable. */</i></td></tr>
<tr><th id="528">528</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="118vlan_control" title='vlan_control' data-type='u32' data-ref="118vlan_control">vlan_control</dfn>;</td></tr>
<tr><th id="529">529</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x508c[(0x5090) - (0x508c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x508c</var>, <var>0x5090</var>);</td></tr>
<tr><th id="530">530</th><td>  <i>/* [1:0] hi bit of ethernet address for 12 bit index into multicast table</i></td></tr>
<tr><th id="531">531</th><td><i>     0 =&gt; 47, 1 =&gt; 46, 2 =&gt; 45, 3 =&gt; 43.</i></td></tr>
<tr><th id="532">532</th><td><i>     [2] enable multicast filter</i></td></tr>
<tr><th id="533">533</th><td><i>   */</i></td></tr>
<tr><th id="534">534</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="119multicast_control" title='multicast_control' data-type='u32' data-ref="119multicast_control">multicast_control</dfn>;</td></tr>
<tr><th id="535">535</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5094[(0x5100) - (0x5094)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5094</var>, <var>0x5100</var>);</td></tr>
<tr><th id="536">536</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="120fcoe_rx_control" title='fcoe_rx_control' data-type='u32' data-ref="120fcoe_rx_control">fcoe_rx_control</dfn>;</td></tr>
<tr><th id="537">537</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5104[(0x5108) - (0x5104)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5104</var>, <var>0x5108</var>);</td></tr>
<tr><th id="538">538</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="121fc_flt_context" title='fc_flt_context' data-type='u32' data-ref="121fc_flt_context">fc_flt_context</dfn>;</td></tr>
<tr><th id="539">539</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x510c[(0x5110) - (0x510c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x510c</var>, <var>0x5110</var>);</td></tr>
<tr><th id="540">540</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="122fc_filter_control" title='fc_filter_control' data-type='u32' data-ref="122fc_filter_control">fc_filter_control</dfn>;</td></tr>
<tr><th id="541">541</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5114[(0x5120) - (0x5114)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5114</var>, <var>0x5120</var>);</td></tr>
<tr><th id="542">542</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="123rx_message_type_lo" title='rx_message_type_lo' data-type='u32' data-ref="123rx_message_type_lo">rx_message_type_lo</dfn>;</td></tr>
<tr><th id="543">543</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5124[(0x5128) - (0x5124)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5124</var>, <var>0x5128</var>);</td></tr>
<tr><th id="544">544</th><td>  <i>/* [15:0] ethernet type (little endian)</i></td></tr>
<tr><th id="545">545</th><td><i>     [18:16] matche pri in vlan tag</i></td></tr>
<tr><th id="546">546</th><td><i>     [19] priority match enable</i></td></tr>
<tr><th id="547">547</th><td><i>     [25:20] virtualization pool</i></td></tr>
<tr><th id="548">548</th><td><i>     [26] pool enable</i></td></tr>
<tr><th id="549">549</th><td><i>     [27] is fcoe</i></td></tr>
<tr><th id="550">550</th><td><i>     [30] ieee 1588 timestamp enable</i></td></tr>
<tr><th id="551">551</th><td><i>     [31] filter enable.</i></td></tr>
<tr><th id="552">552</th><td><i>     (See ethernet_type_queue_select.) */</i></td></tr>
<tr><th id="553">553</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="124ethernet_type_queue_filter" title='ethernet_type_queue_filter' data-type='u32 [8]' data-ref="124ethernet_type_queue_filter">ethernet_type_queue_filter</dfn>[<var>8</var>];</td></tr>
<tr><th id="554">554</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5148[(0x5160) - (0x5148)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5148</var>, <var>0x5160</var>);</td></tr>
<tr><th id="555">555</th><td>  <i>/* [7:0] l2 ethernet type and</i></td></tr>
<tr><th id="556">556</th><td><i>     [15:8] l2 ethernet type or */</i></td></tr>
<tr><th id="557">557</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="125management_decision_filters1" title='management_decision_filters1' data-type='u32 [8]' data-ref="125management_decision_filters1">management_decision_filters1</dfn>[<var>8</var>];</td></tr>
<tr><th id="558">558</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="126vf_vm_tx_switch_loopback_enable" title='vf_vm_tx_switch_loopback_enable' data-type='u32 [2]' data-ref="126vf_vm_tx_switch_loopback_enable">vf_vm_tx_switch_loopback_enable</dfn>[<var>2</var>];</td></tr>
<tr><th id="559">559</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="127rx_time_sync_control" title='rx_time_sync_control' data-type='u32' data-ref="127rx_time_sync_control">rx_time_sync_control</dfn>;</td></tr>
<tr><th id="560">560</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x518c[(0x5190) - (0x518c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x518c</var>, <var>0x5190</var>);</td></tr>
<tr><th id="561">561</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="128management_ethernet_type_filters" title='management_ethernet_type_filters' data-type='u32 [4]' data-ref="128management_ethernet_type_filters">management_ethernet_type_filters</dfn>[<var>4</var>];</td></tr>
<tr><th id="562">562</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="129rx_timestamp_attributes_lo" title='rx_timestamp_attributes_lo' data-type='u32' data-ref="129rx_timestamp_attributes_lo">rx_timestamp_attributes_lo</dfn>;</td></tr>
<tr><th id="563">563</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="130rx_timestamp_hi" title='rx_timestamp_hi' data-type='u32' data-ref="130rx_timestamp_hi">rx_timestamp_hi</dfn>;</td></tr>
<tr><th id="564">564</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="131rx_timestamp_attributes_hi" title='rx_timestamp_attributes_hi' data-type='u32' data-ref="131rx_timestamp_attributes_hi">rx_timestamp_attributes_hi</dfn>;</td></tr>
<tr><th id="565">565</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x51ac[(0x51b0) - (0x51ac)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x51ac</var>, <var>0x51b0</var>);</td></tr>
<tr><th id="566">566</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="132pf_virtual_control" title='pf_virtual_control' data-type='u32' data-ref="132pf_virtual_control">pf_virtual_control</dfn>;</td></tr>
<tr><th id="567">567</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x51b4[(0x51d8) - (0x51b4)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x51b4</var>, <var>0x51d8</var>);</td></tr>
<tr><th id="568">568</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="133fc_offset_parameter" title='fc_offset_parameter' data-type='u32' data-ref="133fc_offset_parameter">fc_offset_parameter</dfn>;</td></tr>
<tr><th id="569">569</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x51dc[(0x51e0) - (0x51dc)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x51dc</var>, <var>0x51e0</var>);</td></tr>
<tr><th id="570">570</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="134vf_rx_enable" title='vf_rx_enable' data-type='u32 [2]' data-ref="134vf_rx_enable">vf_rx_enable</dfn>[<var>2</var>];</td></tr>
<tr><th id="571">571</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="135rx_timestamp_lo" title='rx_timestamp_lo' data-type='u32' data-ref="135rx_timestamp_lo">rx_timestamp_lo</dfn>;</td></tr>
<tr><th id="572">572</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x51ec[(0x5200) - (0x51ec)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x51ec</var>, <var>0x5200</var>);</td></tr>
<tr><th id="573">573</th><td>  <i>/* 12 bits determined by multicast_control</i></td></tr>
<tr><th id="574">574</th><td><i>     lookup bits in this vector. */</i></td></tr>
<tr><th id="575">575</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="136multicast_enable" title='multicast_enable' data-type='u32 [128]' data-ref="136multicast_enable">multicast_enable</dfn>[<var>128</var>];</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <i>/* [0] ethernet address [31:0]</i></td></tr>
<tr><th id="578">578</th><td><i>     [1] [15:0] ethernet address [47:32]</i></td></tr>
<tr><th id="579">579</th><td><i>     [31] valid bit.</i></td></tr>
<tr><th id="580">580</th><td><i>     Index 0 is read from eeprom after reset. */</i></td></tr>
<tr><th id="581">581</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="137rx_ethernet_address0" title='rx_ethernet_address0' data-type='u32 [16][2]' data-ref="137rx_ethernet_address0">rx_ethernet_address0</dfn>[<var>16</var>][<var>2</var>];</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5480[(0x5800) - (0x5480)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5480</var>, <var>0x5800</var>);</td></tr>
<tr><th id="584">584</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="138wake_up_control" title='wake_up_control' data-type='u32' data-ref="138wake_up_control">wake_up_control</dfn>;</td></tr>
<tr><th id="585">585</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5804[(0x5808) - (0x5804)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5804</var>, <var>0x5808</var>);</td></tr>
<tr><th id="586">586</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="139wake_up_filter_control" title='wake_up_filter_control' data-type='u32' data-ref="139wake_up_filter_control">wake_up_filter_control</dfn>;</td></tr>
<tr><th id="587">587</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x580c[(0x5818) - (0x580c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x580c</var>, <var>0x5818</var>);</td></tr>
<tr><th id="588">588</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="140multiple_rx_queue_command_82598" title='multiple_rx_queue_command_82598' data-type='u32' data-ref="140multiple_rx_queue_command_82598">multiple_rx_queue_command_82598</dfn>;</td></tr>
<tr><th id="589">589</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x581c[(0x5820) - (0x581c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x581c</var>, <var>0x5820</var>);</td></tr>
<tr><th id="590">590</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="141management_control" title='management_control' data-type='u32' data-ref="141management_control">management_control</dfn>;</td></tr>
<tr><th id="591">591</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="142management_filter_control" title='management_filter_control' data-type='u32' data-ref="142management_filter_control">management_filter_control</dfn>;</td></tr>
<tr><th id="592">592</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5828[(0x5838) - (0x5828)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5828</var>, <var>0x5838</var>);</td></tr>
<tr><th id="593">593</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="143wake_up_ip4_address_valid" title='wake_up_ip4_address_valid' data-type='u32' data-ref="143wake_up_ip4_address_valid">wake_up_ip4_address_valid</dfn>;</td></tr>
<tr><th id="594">594</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x583c[(0x5840) - (0x583c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x583c</var>, <var>0x5840</var>);</td></tr>
<tr><th id="595">595</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="144wake_up_ip4_address_table" title='wake_up_ip4_address_table' data-type='u32 [4]' data-ref="144wake_up_ip4_address_table">wake_up_ip4_address_table</dfn>[<var>4</var>];</td></tr>
<tr><th id="596">596</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="145management_control_to_host" title='management_control_to_host' data-type='u32' data-ref="145management_control_to_host">management_control_to_host</dfn>;</td></tr>
<tr><th id="597">597</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5854[(0x5880) - (0x5854)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5854</var>, <var>0x5880</var>);</td></tr>
<tr><th id="598">598</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="146wake_up_ip6_address_table" title='wake_up_ip6_address_table' data-type='u32 [4]' data-ref="146wake_up_ip6_address_table">wake_up_ip6_address_table</dfn>[<var>4</var>];</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <i>/* unicast_and broadcast_and vlan_and ip_address_and</i></td></tr>
<tr><th id="601">601</th><td><i>     etc. */</i></td></tr>
<tr><th id="602">602</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="147management_decision_filters" title='management_decision_filters' data-type='u32 [8]' data-ref="147management_decision_filters">management_decision_filters</dfn>[<var>8</var>];</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="148management_ip4_or_ip6_address_filters" title='management_ip4_or_ip6_address_filters' data-type='u32 [4][4]' data-ref="148management_ip4_or_ip6_address_filters">management_ip4_or_ip6_address_filters</dfn>[<var>4</var>][<var>4</var>];</td></tr>
<tr><th id="605">605</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x58f0[(0x5900) - (0x58f0)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x58f0</var>, <var>0x5900</var>);</td></tr>
<tr><th id="606">606</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="149wake_up_packet_length" title='wake_up_packet_length' data-type='u32' data-ref="149wake_up_packet_length">wake_up_packet_length</dfn>;</td></tr>
<tr><th id="607">607</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5904[(0x5910) - (0x5904)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5904</var>, <var>0x5910</var>);</td></tr>
<tr><th id="608">608</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="150management_ethernet_address_filters" title='management_ethernet_address_filters' data-type='u32 [4][2]' data-ref="150management_ethernet_address_filters">management_ethernet_address_filters</dfn>[<var>4</var>][<var>2</var>];</td></tr>
<tr><th id="609">609</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5930[(0x5a00) - (0x5930)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5930</var>, <var>0x5a00</var>);</td></tr>
<tr><th id="610">610</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="151wake_up_packet_memory" title='wake_up_packet_memory' data-type='u32 [32]' data-ref="151wake_up_packet_memory">wake_up_packet_memory</dfn>[<var>32</var>];</td></tr>
<tr><th id="611">611</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5a80[(0x5c00) - (0x5a80)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5a80</var>, <var>0x5c00</var>);</td></tr>
<tr><th id="612">612</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="152redirection_table_82598" title='redirection_table_82598' data-type='u32 [32]' data-ref="152redirection_table_82598">redirection_table_82598</dfn>[<var>32</var>];</td></tr>
<tr><th id="613">613</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="153rss_random_keys_82598" title='rss_random_keys_82598' data-type='u32 [10]' data-ref="153rss_random_keys_82598">rss_random_keys_82598</dfn>[<var>10</var>];</td></tr>
<tr><th id="614">614</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x5ca8[(0x6000) - (0x5ca8)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x5ca8</var>, <var>0x6000</var>);</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <a class="typedef" href="#ixge_dma_regs_t" title='ixge_dma_regs_t' data-type='volatile struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:26:18)' data-ref="ixge_dma_regs_t">ixge_dma_regs_t</a> <dfn class="local col4 decl field" id="154tx_dma" title='tx_dma' data-type='ixge_dma_regs_t [128]' data-ref="154tx_dma">tx_dma</dfn>[<var>128</var>];</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="155pf_vm_vlan_insert" title='pf_vm_vlan_insert' data-type='u32 [64]' data-ref="155pf_vm_vlan_insert">pf_vm_vlan_insert</dfn>[<var>64</var>];</td></tr>
<tr><th id="619">619</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="156tx_dma_tcp_max_alloc_size_requests" title='tx_dma_tcp_max_alloc_size_requests' data-type='u32' data-ref="156tx_dma_tcp_max_alloc_size_requests">tx_dma_tcp_max_alloc_size_requests</dfn>;</td></tr>
<tr><th id="620">620</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8104[(0x8110) - (0x8104)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8104</var>, <var>0x8110</var>);</td></tr>
<tr><th id="621">621</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="157vf_tx_enable" title='vf_tx_enable' data-type='u32 [2]' data-ref="157vf_tx_enable">vf_tx_enable</dfn>[<var>2</var>];</td></tr>
<tr><th id="622">622</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8118[(0x8120) - (0x8118)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8118</var>, <var>0x8120</var>);</td></tr>
<tr><th id="623">623</th><td>  <i>/* [0] dcb mode enable</i></td></tr>
<tr><th id="624">624</th><td><i>     [1] virtualization mode enable</i></td></tr>
<tr><th id="625">625</th><td><i>     [3:2] number of tcs/qs per pool. */</i></td></tr>
<tr><th id="626">626</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="158multiple_tx_queues_command" title='multiple_tx_queues_command' data-type='u32' data-ref="158multiple_tx_queues_command">multiple_tx_queues_command</dfn>;</td></tr>
<tr><th id="627">627</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8124[(0x8200) - (0x8124)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8124</var>, <var>0x8200</var>);</td></tr>
<tr><th id="628">628</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="159pf_vf_anti_spoof" title='pf_vf_anti_spoof' data-type='u32 [8]' data-ref="159pf_vf_anti_spoof">pf_vf_anti_spoof</dfn>[<var>8</var>];</td></tr>
<tr><th id="629">629</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="160pf_dma_tx_switch_control" title='pf_dma_tx_switch_control' data-type='u32' data-ref="160pf_dma_tx_switch_control">pf_dma_tx_switch_control</dfn>;</td></tr>
<tr><th id="630">630</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8224[(0x82e0) - (0x8224)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8224</var>, <var>0x82e0</var>);</td></tr>
<tr><th id="631">631</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="161tx_strict_low_latency_queues" title='tx_strict_low_latency_queues' data-type='u32 [4]' data-ref="161tx_strict_low_latency_queues">tx_strict_low_latency_queues</dfn>[<var>4</var>];</td></tr>
<tr><th id="632">632</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x82f0[(0x8600) - (0x82f0)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x82f0</var>, <var>0x8600</var>);</td></tr>
<tr><th id="633">633</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="162tx_queue_stats_mapping_82599" title='tx_queue_stats_mapping_82599' data-type='u32 [32]' data-ref="162tx_queue_stats_mapping_82599">tx_queue_stats_mapping_82599</dfn>[<var>32</var>];</td></tr>
<tr><th id="634">634</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="163tx_queue_packet_counts" title='tx_queue_packet_counts' data-type='u32 [32]' data-ref="163tx_queue_packet_counts">tx_queue_packet_counts</dfn>[<var>32</var>];</td></tr>
<tr><th id="635">635</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="164tx_queue_byte_counts" title='tx_queue_byte_counts' data-type='u32 [32][2]' data-ref="164tx_queue_byte_counts">tx_queue_byte_counts</dfn>[<var>32</var>][<var>2</var>];</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <b>struct</b></td></tr>
<tr><th id="638">638</th><td>  {</td></tr>
<tr><th id="639">639</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="165control" title='control' data-type='u32' data-ref="165control">control</dfn>;</td></tr>
<tr><th id="640">640</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="166status" title='status' data-type='u32' data-ref="166status">status</dfn>;</td></tr>
<tr><th id="641">641</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="167buffer_almost_full" title='buffer_almost_full' data-type='u32' data-ref="167buffer_almost_full">buffer_almost_full</dfn>;</td></tr>
<tr><th id="642">642</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x880c[(0x8810) - (0x880c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x880c</var>, <var>0x8810</var>);</td></tr>
<tr><th id="643">643</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="168buffer_min_ifg" title='buffer_min_ifg' data-type='u32' data-ref="168buffer_min_ifg">buffer_min_ifg</dfn>;</td></tr>
<tr><th id="644">644</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8814[(0x8900) - (0x8814)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8814</var>, <var>0x8900</var>);</td></tr>
<tr><th id="645">645</th><td>  } <dfn class="local col9 decl field" id="169tx_security" title='tx_security' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:637:3)' data-ref="169tx_security">tx_security</dfn>;</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <b>struct</b></td></tr>
<tr><th id="648">648</th><td>  {</td></tr>
<tr><th id="649">649</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="170index" title='index' data-type='u32' data-ref="170index">index</dfn>;</td></tr>
<tr><th id="650">650</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="171salt" title='salt' data-type='u32' data-ref="171salt">salt</dfn>;</td></tr>
<tr><th id="651">651</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="172key" title='key' data-type='u32 [4]' data-ref="172key">key</dfn>[<var>4</var>];</td></tr>
<tr><th id="652">652</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8918[(0x8a00) - (0x8918)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8918</var>, <var>0x8a00</var>);</td></tr>
<tr><th id="653">653</th><td>  } <dfn class="local col3 decl field" id="173tx_ipsec" title='tx_ipsec' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:647:3)' data-ref="173tx_ipsec">tx_ipsec</dfn>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <b>struct</b></td></tr>
<tr><th id="656">656</th><td>  {</td></tr>
<tr><th id="657">657</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="174capabilities" title='capabilities' data-type='u32' data-ref="174capabilities">capabilities</dfn>;</td></tr>
<tr><th id="658">658</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="175control" title='control' data-type='u32' data-ref="175control">control</dfn>;</td></tr>
<tr><th id="659">659</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="176tx_sci" title='tx_sci' data-type='u32 [2]' data-ref="176tx_sci">tx_sci</dfn>[<var>2</var>];</td></tr>
<tr><th id="660">660</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="177sa" title='sa' data-type='u32' data-ref="177sa">sa</dfn>;</td></tr>
<tr><th id="661">661</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="178sa_pn" title='sa_pn' data-type='u32 [2]' data-ref="178sa_pn">sa_pn</dfn>[<var>2</var>];</td></tr>
<tr><th id="662">662</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="179key" title='key' data-type='u32 [2][4]' data-ref="179key">key</dfn>[<var>2</var>][<var>4</var>];</td></tr>
<tr><th id="663">663</th><td>    <i>/* untagged packets, encrypted packets, protected packets,</i></td></tr>
<tr><th id="664">664</th><td><i>       encrypted bytes, protected bytes */</i></td></tr>
<tr><th id="665">665</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="180stats" title='stats' data-type='u32 [5]' data-ref="180stats">stats</dfn>[<var>5</var>];</td></tr>
<tr><th id="666">666</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8a50[(0x8c00) - (0x8a50)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8a50</var>, <var>0x8c00</var>);</td></tr>
<tr><th id="667">667</th><td>  } <dfn class="local col1 decl field" id="181tx_link_security" title='tx_link_security' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:655:3)' data-ref="181tx_link_security">tx_link_security</dfn>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <b>struct</b></td></tr>
<tr><th id="670">670</th><td>  {</td></tr>
<tr><th id="671">671</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="182control" title='control' data-type='u32' data-ref="182control">control</dfn>;</td></tr>
<tr><th id="672">672</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="183timestamp_value" title='timestamp_value' data-type='u32 [2]' data-ref="183timestamp_value">timestamp_value</dfn>[<var>2</var>];</td></tr>
<tr><th id="673">673</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="184system_time" title='system_time' data-type='u32 [2]' data-ref="184system_time">system_time</dfn>[<var>2</var>];</td></tr>
<tr><th id="674">674</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="185increment_attributes" title='increment_attributes' data-type='u32' data-ref="185increment_attributes">increment_attributes</dfn>;</td></tr>
<tr><th id="675">675</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="186time_adjustment_offset" title='time_adjustment_offset' data-type='u32 [2]' data-ref="186time_adjustment_offset">time_adjustment_offset</dfn>[<var>2</var>];</td></tr>
<tr><th id="676">676</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="187aux_control" title='aux_control' data-type='u32' data-ref="187aux_control">aux_control</dfn>;</td></tr>
<tr><th id="677">677</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="188target_time" title='target_time' data-type='u32 [2][2]' data-ref="188target_time">target_time</dfn>[<var>2</var>][<var>2</var>];</td></tr>
<tr><th id="678">678</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8c34[(0x8c3c) - (0x8c34)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8c34</var>, <var>0x8c3c</var>);</td></tr>
<tr><th id="679">679</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="189aux_time_stamp" title='aux_time_stamp' data-type='u32 [2][2]' data-ref="189aux_time_stamp">aux_time_stamp</dfn>[<var>2</var>][<var>2</var>];</td></tr>
<tr><th id="680">680</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8c4c[(0x8d00) - (0x8c4c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8c4c</var>, <var>0x8d00</var>);</td></tr>
<tr><th id="681">681</th><td>  } <dfn class="local col0 decl field" id="190tx_timesync" title='tx_timesync' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:669:3)' data-ref="190tx_timesync">tx_timesync</dfn>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <b>struct</b></td></tr>
<tr><th id="684">684</th><td>  {</td></tr>
<tr><th id="685">685</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="191control" title='control' data-type='u32' data-ref="191control">control</dfn>;</td></tr>
<tr><th id="686">686</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="192status" title='status' data-type='u32' data-ref="192status">status</dfn>;</td></tr>
<tr><th id="687">687</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8d08[(0x8e00) - (0x8d08)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8d08</var>, <var>0x8e00</var>);</td></tr>
<tr><th id="688">688</th><td>  } <dfn class="local col3 decl field" id="193rx_security" title='rx_security' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:683:3)' data-ref="193rx_security">rx_security</dfn>;</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <b>struct</b></td></tr>
<tr><th id="691">691</th><td>  {</td></tr>
<tr><th id="692">692</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="194index" title='index' data-type='u32' data-ref="194index">index</dfn>;</td></tr>
<tr><th id="693">693</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="195ip_address" title='ip_address' data-type='u32 [4]' data-ref="195ip_address">ip_address</dfn>[<var>4</var>];</td></tr>
<tr><th id="694">694</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="196spi" title='spi' data-type='u32' data-ref="196spi">spi</dfn>;</td></tr>
<tr><th id="695">695</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="197ip_index" title='ip_index' data-type='u32' data-ref="197ip_index">ip_index</dfn>;</td></tr>
<tr><th id="696">696</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="198key" title='key' data-type='u32 [4]' data-ref="198key">key</dfn>[<var>4</var>];</td></tr>
<tr><th id="697">697</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="199salt" title='salt' data-type='u32' data-ref="199salt">salt</dfn>;</td></tr>
<tr><th id="698">698</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="200mode" title='mode' data-type='u32' data-ref="200mode">mode</dfn>;</td></tr>
<tr><th id="699">699</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8e34[(0x8f00) - (0x8e34)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8e34</var>, <var>0x8f00</var>);</td></tr>
<tr><th id="700">700</th><td>  } <dfn class="local col1 decl field" id="201rx_ipsec" title='rx_ipsec' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:690:3)' data-ref="201rx_ipsec">rx_ipsec</dfn>;</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <b>struct</b></td></tr>
<tr><th id="703">703</th><td>  {</td></tr>
<tr><th id="704">704</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="202capabilities" title='capabilities' data-type='u32' data-ref="202capabilities">capabilities</dfn>;</td></tr>
<tr><th id="705">705</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="203control" title='control' data-type='u32' data-ref="203control">control</dfn>;</td></tr>
<tr><th id="706">706</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="204sci" title='sci' data-type='u32 [2]' data-ref="204sci">sci</dfn>[<var>2</var>];</td></tr>
<tr><th id="707">707</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="205sa" title='sa' data-type='u32 [2]' data-ref="205sa">sa</dfn>[<var>2</var>];</td></tr>
<tr><th id="708">708</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="206sa_pn" title='sa_pn' data-type='u32 [2]' data-ref="206sa_pn">sa_pn</dfn>[<var>2</var>];</td></tr>
<tr><th id="709">709</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="207key" title='key' data-type='u32 [2][4]' data-ref="207key">key</dfn>[<var>2</var>][<var>4</var>];</td></tr>
<tr><th id="710">710</th><td>    <i>/* see datasheet */</i></td></tr>
<tr><th id="711">711</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="208stats" title='stats' data-type='u32 [17]' data-ref="208stats">stats</dfn>[<var>17</var>];</td></tr>
<tr><th id="712">712</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x8f84[(0x9000) - (0x8f84)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x8f84</var>, <var>0x9000</var>);</td></tr>
<tr><th id="713">713</th><td>  } <dfn class="local col9 decl field" id="209rx_link_security" title='rx_link_security' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:702:3)' data-ref="209rx_link_security">rx_link_security</dfn>;</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <i>/* 4 wake up, 2 management, 2 wake up. */</i></td></tr>
<tr><th id="716">716</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="210flexible_filters" title='flexible_filters' data-type='u32 [8][16][4]' data-ref="210flexible_filters">flexible_filters</dfn>[<var>8</var>][<var>16</var>][<var>4</var>];</td></tr>
<tr><th id="717">717</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x9800[(0xa000) - (0x9800)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x9800</var>, <var>0xa000</var>);</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <i>/* 4096 bits. */</i></td></tr>
<tr><th id="720">720</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="211vlan_filter" title='vlan_filter' data-type='u32 [128]' data-ref="211vlan_filter">vlan_filter</dfn>[<var>128</var>];</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <i>/* [0] ethernet address [31:0]</i></td></tr>
<tr><th id="723">723</th><td><i>     [1] [15:0] ethernet address [47:32]</i></td></tr>
<tr><th id="724">724</th><td><i>     [31] valid bit.</i></td></tr>
<tr><th id="725">725</th><td><i>     Index 0 is read from eeprom after reset. */</i></td></tr>
<tr><th id="726">726</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="212rx_ethernet_address1" title='rx_ethernet_address1' data-type='u32 [128][2]' data-ref="212rx_ethernet_address1">rx_ethernet_address1</dfn>[<var>128</var>][<var>2</var>];</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <i>/* select one of 64 pools for each rx address. */</i></td></tr>
<tr><th id="729">729</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="213rx_ethernet_address_pool_select" title='rx_ethernet_address_pool_select' data-type='u32 [128][2]' data-ref="213rx_ethernet_address_pool_select">rx_ethernet_address_pool_select</dfn>[<var>128</var>][<var>2</var>];</td></tr>
<tr><th id="730">730</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xaa00[(0xc800) - (0xaa00)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xaa00</var>, <var>0xc800</var>);</td></tr>
<tr><th id="731">731</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="214tx_priority_to_traffic_class" title='tx_priority_to_traffic_class' data-type='u32' data-ref="214tx_priority_to_traffic_class">tx_priority_to_traffic_class</dfn>;</td></tr>
<tr><th id="732">732</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xc804[(0xcc00) - (0xc804)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xc804</var>, <var>0xcc00</var>);</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <i>/* In bytes units of 1k.  Total packet buffer is 160k. */</i></td></tr>
<tr><th id="735">735</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="215tx_packet_buffer_size" title='tx_packet_buffer_size' data-type='u32 [8]' data-ref="215tx_packet_buffer_size">tx_packet_buffer_size</dfn>[<var>8</var>];</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xcc20[(0xcd10) - (0xcc20)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xcc20</var>, <var>0xcd10</var>);</td></tr>
<tr><th id="738">738</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="216tx_manageability_tc_mapping" title='tx_manageability_tc_mapping' data-type='u32' data-ref="216tx_manageability_tc_mapping">tx_manageability_tc_mapping</dfn>;</td></tr>
<tr><th id="739">739</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xcd14[(0xcd20) - (0xcd14)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xcd14</var>, <var>0xcd20</var>);</td></tr>
<tr><th id="740">740</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="217dcb_tx_packet_plane_t2_config" title='dcb_tx_packet_plane_t2_config' data-type='u32 [8]' data-ref="217dcb_tx_packet_plane_t2_config">dcb_tx_packet_plane_t2_config</dfn>[<var>8</var>];</td></tr>
<tr><th id="741">741</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="218dcb_tx_packet_plane_t2_status" title='dcb_tx_packet_plane_t2_status' data-type='u32 [8]' data-ref="218dcb_tx_packet_plane_t2_status">dcb_tx_packet_plane_t2_status</dfn>[<var>8</var>];</td></tr>
<tr><th id="742">742</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xcd60[(0xce00) - (0xcd60)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xcd60</var>, <var>0xce00</var>);</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="219tx_flow_control_status" title='tx_flow_control_status' data-type='u32' data-ref="219tx_flow_control_status">tx_flow_control_status</dfn>;</td></tr>
<tr><th id="745">745</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xce04[(0xd000) - (0xce04)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xce04</var>, <var>0xd000</var>);</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <a class="typedef" href="#ixge_dma_regs_t" title='ixge_dma_regs_t' data-type='volatile struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:26:18)' data-ref="ixge_dma_regs_t">ixge_dma_regs_t</a> <dfn class="local col0 decl field" id="220rx_dma1" title='rx_dma1' data-type='ixge_dma_regs_t [64]' data-ref="220rx_dma1">rx_dma1</dfn>[<var>64</var>];</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <b>struct</b></td></tr>
<tr><th id="750">750</th><td>  {</td></tr>
<tr><th id="751">751</th><td>    <i>/* Bigendian ip4 src/dst address. */</i></td></tr>
<tr><th id="752">752</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="221src_address" title='src_address' data-type='u32 [128]' data-ref="221src_address">src_address</dfn>[<var>128</var>];</td></tr>
<tr><th id="753">753</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="222dst_address" title='dst_address' data-type='u32 [128]' data-ref="222dst_address">dst_address</dfn>[<var>128</var>];</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>    <i>/* TCP/UDP ports [15:0] src [31:16] dst; bigendian. */</i></td></tr>
<tr><th id="756">756</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="223tcp_udp_port" title='tcp_udp_port' data-type='u32 [128]' data-ref="223tcp_udp_port">tcp_udp_port</dfn>[<var>128</var>];</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>    <i>/* [1:0] protocol tcp, udp, sctp, other</i></td></tr>
<tr><th id="759">759</th><td><i>       [4:2] match priority (highest wins)</i></td></tr>
<tr><th id="760">760</th><td><i>       [13:8] pool</i></td></tr>
<tr><th id="761">761</th><td><i>       [25] src address match disable</i></td></tr>
<tr><th id="762">762</th><td><i>       [26] dst address match disable</i></td></tr>
<tr><th id="763">763</th><td><i>       [27] src port match disable</i></td></tr>
<tr><th id="764">764</th><td><i>       [28] dst port match disable</i></td></tr>
<tr><th id="765">765</th><td><i>       [29] protocol match disable</i></td></tr>
<tr><th id="766">766</th><td><i>       [30] pool match disable</i></td></tr>
<tr><th id="767">767</th><td><i>       [31] enable. */</i></td></tr>
<tr><th id="768">768</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="224control" title='control' data-type='u32 [128]' data-ref="224control">control</dfn>[<var>128</var>];</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>    <i>/* [12] size bypass</i></td></tr>
<tr><th id="771">771</th><td><i>       [19:13] must be 0x80</i></td></tr>
<tr><th id="772">772</th><td><i>       [20] low-latency interrupt</i></td></tr>
<tr><th id="773">773</th><td><i>       [27:21] rx queue. */</i></td></tr>
<tr><th id="774">774</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="225interrupt" title='interrupt' data-type='u32 [128]' data-ref="225interrupt">interrupt</dfn>[<var>128</var>];</td></tr>
<tr><th id="775">775</th><td>  } <dfn class="local col6 decl field" id="226ip4_filters" title='ip4_filters' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:749:3)' data-ref="226ip4_filters">ip4_filters</dfn>;</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xea00[(0xeb00) - (0xea00)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xea00</var>, <var>0xeb00</var>);</td></tr>
<tr><th id="778">778</th><td>  <i>/* 4 bit rss output index indexed by 7 bit hash.</i></td></tr>
<tr><th id="779">779</th><td><i>     128 8 bit fields = 32 registers. */</i></td></tr>
<tr><th id="780">780</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="227redirection_table_82599" title='redirection_table_82599' data-type='u32 [32]' data-ref="227redirection_table_82599">redirection_table_82599</dfn>[<var>32</var>];</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="228rss_random_key_82599" title='rss_random_key_82599' data-type='u32 [10]' data-ref="228rss_random_key_82599">rss_random_key_82599</dfn>[<var>10</var>];</td></tr>
<tr><th id="783">783</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xeba8[(0xec00) - (0xeba8)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xeba8</var>, <var>0xec00</var>);</td></tr>
<tr><th id="784">784</th><td>  <i>/* [15:0] reserved</i></td></tr>
<tr><th id="785">785</th><td><i>     [22:16] rx queue index</i></td></tr>
<tr><th id="786">786</th><td><i>     [29] low-latency interrupt on match</i></td></tr>
<tr><th id="787">787</th><td><i>     [31] enable */</i></td></tr>
<tr><th id="788">788</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="229ethernet_type_queue_select" title='ethernet_type_queue_select' data-type='u32 [8]' data-ref="229ethernet_type_queue_select">ethernet_type_queue_select</dfn>[<var>8</var>];</td></tr>
<tr><th id="789">789</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xec20[(0xec30) - (0xec20)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xec20</var>, <var>0xec30</var>);</td></tr>
<tr><th id="790">790</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="230syn_packet_queue_filter" title='syn_packet_queue_filter' data-type='u32' data-ref="230syn_packet_queue_filter">syn_packet_queue_filter</dfn>;</td></tr>
<tr><th id="791">791</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xec34[(0xec60) - (0xec34)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xec34</var>, <var>0xec60</var>);</td></tr>
<tr><th id="792">792</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="231immediate_interrupt_rx_vlan_priority" title='immediate_interrupt_rx_vlan_priority' data-type='u32' data-ref="231immediate_interrupt_rx_vlan_priority">immediate_interrupt_rx_vlan_priority</dfn>;</td></tr>
<tr><th id="793">793</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xec64[(0xec70) - (0xec64)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xec64</var>, <var>0xec70</var>);</td></tr>
<tr><th id="794">794</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="232rss_queues_per_traffic_class" title='rss_queues_per_traffic_class' data-type='u32' data-ref="232rss_queues_per_traffic_class">rss_queues_per_traffic_class</dfn>;</td></tr>
<tr><th id="795">795</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xec74[(0xec90) - (0xec74)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xec74</var>, <var>0xec90</var>);</td></tr>
<tr><th id="796">796</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="233lli_size_threshold" title='lli_size_threshold' data-type='u32' data-ref="233lli_size_threshold">lli_size_threshold</dfn>;</td></tr>
<tr><th id="797">797</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xec94[(0xed00) - (0xec94)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xec94</var>, <var>0xed00</var>);</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>  <b>struct</b></td></tr>
<tr><th id="800">800</th><td>  {</td></tr>
<tr><th id="801">801</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="234control" title='control' data-type='u32' data-ref="234control">control</dfn>;</td></tr>
<tr><th id="802">802</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xed04[(0xed10) - (0xed04)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xed04</var>, <var>0xed10</var>);</td></tr>
<tr><th id="803">803</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="235table" title='table' data-type='u32 [8]' data-ref="235table">table</dfn>[<var>8</var>];</td></tr>
<tr><th id="804">804</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xed30[(0xee00) - (0xed30)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xed30</var>, <var>0xee00</var>);</td></tr>
<tr><th id="805">805</th><td>  } <dfn class="local col6 decl field" id="236fcoe_redirection" title='fcoe_redirection' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:799:3)' data-ref="236fcoe_redirection">fcoe_redirection</dfn>;</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <b>struct</b></td></tr>
<tr><th id="808">808</th><td>  {</td></tr>
<tr><th id="809">809</th><td>    <i>/* [1:0] packet buffer allocation 0 =&gt; disabled, else 64k*2^(f-1)</i></td></tr>
<tr><th id="810">810</th><td><i>       [3] packet buffer initialization done</i></td></tr>
<tr><th id="811">811</th><td><i>       [4] perfetch match mode</i></td></tr>
<tr><th id="812">812</th><td><i>       [5] report status in rss field of rx descriptors</i></td></tr>
<tr><th id="813">813</th><td><i>       [7] report status always</i></td></tr>
<tr><th id="814">814</th><td><i>       [14:8] drop queue</i></td></tr>
<tr><th id="815">815</th><td><i>       [20:16] flex 2 byte packet offset (units of 2 bytes)</i></td></tr>
<tr><th id="816">816</th><td><i>       [27:24] max linked list length</i></td></tr>
<tr><th id="817">817</th><td><i>       [31:28] full threshold. */</i></td></tr>
<tr><th id="818">818</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="237control" title='control' data-type='u32' data-ref="237control">control</dfn>;</td></tr>
<tr><th id="819">819</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xee04[(0xee0c) - (0xee04)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xee04</var>, <var>0xee0c</var>);</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="238data" title='data' data-type='u32 [8]' data-ref="238data">data</dfn>[<var>8</var>];</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>    <i>/* [1:0] 0 =&gt; no action, 1 =&gt; add, 2 =&gt; remove, 3 =&gt; query.</i></td></tr>
<tr><th id="824">824</th><td><i>       [2] valid filter found by query command</i></td></tr>
<tr><th id="825">825</th><td><i>       [3] filter update override</i></td></tr>
<tr><th id="826">826</th><td><i>       [4] ip6 adress table</i></td></tr>
<tr><th id="827">827</th><td><i>       [6:5] l4 protocol reserved, udp, tcp, sctp</i></td></tr>
<tr><th id="828">828</th><td><i>       [7] is ip6</i></td></tr>
<tr><th id="829">829</th><td><i>       [8] clear head/tail</i></td></tr>
<tr><th id="830">830</th><td><i>       [9] packet drop action</i></td></tr>
<tr><th id="831">831</th><td><i>       [10] matched packet generates low-latency interrupt</i></td></tr>
<tr><th id="832">832</th><td><i>       [11] last in linked list</i></td></tr>
<tr><th id="833">833</th><td><i>       [12] collision</i></td></tr>
<tr><th id="834">834</th><td><i>       [15] rx queue enable</i></td></tr>
<tr><th id="835">835</th><td><i>       [22:16] rx queue</i></td></tr>
<tr><th id="836">836</th><td><i>       [29:24] pool. */</i></td></tr>
<tr><th id="837">837</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="239command" title='command' data-type='u32' data-ref="239command">command</dfn>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xee30[(0xee3c) - (0xee30)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xee30</var>, <var>0xee3c</var>);</td></tr>
<tr><th id="840">840</th><td>    <i>/* ip4 dst/src address, tcp ports, udp ports.</i></td></tr>
<tr><th id="841">841</th><td><i>       set bits mean bit is ignored. */</i></td></tr>
<tr><th id="842">842</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="240ip4_masks" title='ip4_masks' data-type='u32 [4]' data-ref="240ip4_masks">ip4_masks</dfn>[<var>4</var>];</td></tr>
<tr><th id="843">843</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="241filter_length" title='filter_length' data-type='u32' data-ref="241filter_length">filter_length</dfn>;</td></tr>
<tr><th id="844">844</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="242usage_stats" title='usage_stats' data-type='u32' data-ref="242usage_stats">usage_stats</dfn>;</td></tr>
<tr><th id="845">845</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="243failed_usage_stats" title='failed_usage_stats' data-type='u32' data-ref="243failed_usage_stats">failed_usage_stats</dfn>;</td></tr>
<tr><th id="846">846</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="244filters_match_stats" title='filters_match_stats' data-type='u32' data-ref="244filters_match_stats">filters_match_stats</dfn>;</td></tr>
<tr><th id="847">847</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="245filters_miss_stats" title='filters_miss_stats' data-type='u32' data-ref="245filters_miss_stats">filters_miss_stats</dfn>;</td></tr>
<tr><th id="848">848</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xee60[(0xee68) - (0xee60)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xee60</var>, <var>0xee68</var>);</td></tr>
<tr><th id="849">849</th><td>    <i>/* Lookup, signature. */</i></td></tr>
<tr><th id="850">850</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="246hash_keys" title='hash_keys' data-type='u32 [2]' data-ref="246hash_keys">hash_keys</dfn>[<var>2</var>];</td></tr>
<tr><th id="851">851</th><td>    <i>/* [15:0] ip6 src address 1 bit per byte</i></td></tr>
<tr><th id="852">852</th><td><i>       [31:16] ip6 dst address. */</i></td></tr>
<tr><th id="853">853</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="247ip6_mask" title='ip6_mask' data-type='u32' data-ref="247ip6_mask">ip6_mask</dfn>;</td></tr>
<tr><th id="854">854</th><td>    <i>/* [0] vlan id</i></td></tr>
<tr><th id="855">855</th><td><i>       [1] vlan priority</i></td></tr>
<tr><th id="856">856</th><td><i>       [2] pool</i></td></tr>
<tr><th id="857">857</th><td><i>       [3] ip protocol</i></td></tr>
<tr><th id="858">858</th><td><i>       [4] flex</i></td></tr>
<tr><th id="859">859</th><td><i>       [5] dst ip6. */</i></td></tr>
<tr><th id="860">860</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="248other_mask" title='other_mask' data-type='u32' data-ref="248other_mask">other_mask</dfn>;</td></tr>
<tr><th id="861">861</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xee78[(0xf000) - (0xee78)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xee78</var>, <var>0xf000</var>);</td></tr>
<tr><th id="862">862</th><td>  } <dfn class="local col9 decl field" id="249flow_director" title='flow_director' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:807:3)' data-ref="249flow_director">flow_director</dfn>;</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <b>struct</b></td></tr>
<tr><th id="865">865</th><td>  {</td></tr>
<tr><th id="866">866</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="250l2_control" title='l2_control' data-type='u32 [64]' data-ref="250l2_control">l2_control</dfn>[<var>64</var>];</td></tr>
<tr><th id="867">867</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="251vlan_pool_filter" title='vlan_pool_filter' data-type='u32 [64]' data-ref="251vlan_pool_filter">vlan_pool_filter</dfn>[<var>64</var>];</td></tr>
<tr><th id="868">868</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="252vlan_pool_filter_bitmap" title='vlan_pool_filter_bitmap' data-type='u32 [128]' data-ref="252vlan_pool_filter_bitmap">vlan_pool_filter_bitmap</dfn>[<var>128</var>];</td></tr>
<tr><th id="869">869</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="253dst_ethernet_address" title='dst_ethernet_address' data-type='u32 [128]' data-ref="253dst_ethernet_address">dst_ethernet_address</dfn>[<var>128</var>];</td></tr>
<tr><th id="870">870</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="254mirror_rule" title='mirror_rule' data-type='u32 [4]' data-ref="254mirror_rule">mirror_rule</dfn>[<var>4</var>];</td></tr>
<tr><th id="871">871</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="255mirror_rule_vlan" title='mirror_rule_vlan' data-type='u32 [8]' data-ref="255mirror_rule_vlan">mirror_rule_vlan</dfn>[<var>8</var>];</td></tr>
<tr><th id="872">872</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="256mirror_rule_pool" title='mirror_rule_pool' data-type='u32 [8]' data-ref="256mirror_rule_pool">mirror_rule_pool</dfn>[<var>8</var>];</td></tr>
<tr><th id="873">873</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0xf650[(0x10010) - (0xf650)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0xf650</var>, <var>0x10010</var>);</td></tr>
<tr><th id="874">874</th><td>  } <dfn class="local col7 decl field" id="257pf_bar" title='pf_bar' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:864:3)' data-ref="257pf_bar">pf_bar</dfn>;</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="258eeprom_flash_control" title='eeprom_flash_control' data-type='u32' data-ref="258eeprom_flash_control">eeprom_flash_control</dfn>;</td></tr>
<tr><th id="877">877</th><td>  <i>/* [0] start</i></td></tr>
<tr><th id="878">878</th><td><i>     [1] done</i></td></tr>
<tr><th id="879">879</th><td><i>     [15:2] address</i></td></tr>
<tr><th id="880">880</th><td><i>     [31:16] read data. */</i></td></tr>
<tr><th id="881">881</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="259eeprom_read" title='eeprom_read' data-type='u32' data-ref="259eeprom_read">eeprom_read</dfn>;</td></tr>
<tr><th id="882">882</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x10018[(0x1001c) - (0x10018)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x10018</var>, <var>0x1001c</var>);</td></tr>
<tr><th id="883">883</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="260flash_access" title='flash_access' data-type='u32' data-ref="260flash_access">flash_access</dfn>;</td></tr>
<tr><th id="884">884</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x10020[(0x10114) - (0x10020)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x10020</var>, <var>0x10114</var>);</td></tr>
<tr><th id="885">885</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="261flash_data" title='flash_data' data-type='u32' data-ref="261flash_data">flash_data</dfn>;</td></tr>
<tr><th id="886">886</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="262flash_control" title='flash_control' data-type='u32' data-ref="262flash_control">flash_control</dfn>;</td></tr>
<tr><th id="887">887</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="263flash_read_data" title='flash_read_data' data-type='u32' data-ref="263flash_read_data">flash_read_data</dfn>;</td></tr>
<tr><th id="888">888</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x10120[(0x1013c) - (0x10120)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x10120</var>, <var>0x1013c</var>);</td></tr>
<tr><th id="889">889</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="264flash_opcode" title='flash_opcode' data-type='u32' data-ref="264flash_opcode">flash_opcode</dfn>;</td></tr>
<tr><th id="890">890</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="265software_semaphore" title='software_semaphore' data-type='u32' data-ref="265software_semaphore">software_semaphore</dfn>;</td></tr>
<tr><th id="891">891</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x10144[(0x10148) - (0x10144)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x10144</var>, <var>0x10148</var>);</td></tr>
<tr><th id="892">892</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="266firmware_semaphore" title='firmware_semaphore' data-type='u32' data-ref="266firmware_semaphore">firmware_semaphore</dfn>;</td></tr>
<tr><th id="893">893</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x1014c[(0x10160) - (0x1014c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x1014c</var>, <var>0x10160</var>);</td></tr>
<tr><th id="894">894</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="267software_firmware_sync" title='software_firmware_sync' data-type='u32' data-ref="267software_firmware_sync">software_firmware_sync</dfn>;</td></tr>
<tr><th id="895">895</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x10164[(0x10200) - (0x10164)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x10164</var>, <var>0x10200</var>);</td></tr>
<tr><th id="896">896</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="268general_rx_control" title='general_rx_control' data-type='u32' data-ref="268general_rx_control">general_rx_control</dfn>;</td></tr>
<tr><th id="897">897</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x10204[(0x11000) - (0x10204)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x10204</var>, <var>0x11000</var>);</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <b>struct</b></td></tr>
<tr><th id="900">900</th><td>  {</td></tr>
<tr><th id="901">901</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="269control" title='control' data-type='u32' data-ref="269control">control</dfn>;</td></tr>
<tr><th id="902">902</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x11004[(0x11010) - (0x11004)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x11004</var>, <var>0x11010</var>);</td></tr>
<tr><th id="903">903</th><td>    <i>/* [3:0] enable counters</i></td></tr>
<tr><th id="904">904</th><td><i>       [7:4] leaky bucket counter mode</i></td></tr>
<tr><th id="905">905</th><td><i>       [29] reset</i></td></tr>
<tr><th id="906">906</th><td><i>       [30] stop</i></td></tr>
<tr><th id="907">907</th><td><i>       [31] start. */</i></td></tr>
<tr><th id="908">908</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="270counter_control" title='counter_control' data-type='u32' data-ref="270counter_control">counter_control</dfn>;</td></tr>
<tr><th id="909">909</th><td>    <i>/* [7:0],[15:8],[23:16],[31:24] event for counters 0-3.</i></td></tr>
<tr><th id="910">910</th><td><i>       event codes:</i></td></tr>
<tr><th id="911">911</th><td><i>       0x0 bad tlp</i></td></tr>
<tr><th id="912">912</th><td><i>       0x10 reqs that reached timeout</i></td></tr>
<tr><th id="913">913</th><td><i>       etc. */</i></td></tr>
<tr><th id="914">914</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="271counter_event" title='counter_event' data-type='u32' data-ref="271counter_event">counter_event</dfn>;</td></tr>
<tr><th id="915">915</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x11018[(0x11020) - (0x11018)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x11018</var>, <var>0x11020</var>);</td></tr>
<tr><th id="916">916</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="272counters_clear_on_read" title='counters_clear_on_read' data-type='u32 [4]' data-ref="272counters_clear_on_read">counters_clear_on_read</dfn>[<var>4</var>];</td></tr>
<tr><th id="917">917</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="273counter_config" title='counter_config' data-type='u32 [4]' data-ref="273counter_config">counter_config</dfn>[<var>4</var>];</td></tr>
<tr><th id="918">918</th><td>    <b>struct</b></td></tr>
<tr><th id="919">919</th><td>    {</td></tr>
<tr><th id="920">920</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl field" id="274address" title='address' data-type='u32' data-ref="274address">address</dfn>;</td></tr>
<tr><th id="921">921</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="275data" title='data' data-type='u32' data-ref="275data">data</dfn>;</td></tr>
<tr><th id="922">922</th><td>    } <dfn class="local col6 decl field" id="276indirect_access" title='indirect_access' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:918:5)' data-ref="276indirect_access">indirect_access</dfn>;</td></tr>
<tr><th id="923">923</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x11048[(0x11050) - (0x11048)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x11048</var>, <var>0x11050</var>);</td></tr>
<tr><th id="924">924</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="277extended_control" title='extended_control' data-type='u32' data-ref="277extended_control">extended_control</dfn>;</td></tr>
<tr><th id="925">925</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x11054[(0x11064) - (0x11054)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x11054</var>, <var>0x11064</var>);</td></tr>
<tr><th id="926">926</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="278mirrored_revision_id" title='mirrored_revision_id' data-type='u32' data-ref="278mirrored_revision_id">mirrored_revision_id</dfn>;</td></tr>
<tr><th id="927">927</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x11068[(0x11070) - (0x11068)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x11068</var>, <var>0x11070</var>);</td></tr>
<tr><th id="928">928</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl field" id="279dca_requester_id_information" title='dca_requester_id_information' data-type='u32' data-ref="279dca_requester_id_information">dca_requester_id_information</dfn>;</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>    <i>/* [0] global disable</i></td></tr>
<tr><th id="931">931</th><td><i>       [4:1] mode: 0 =&gt; legacy, 1 =&gt; dca 1.0. */</i></td></tr>
<tr><th id="932">932</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl field" id="280dca_control" title='dca_control' data-type='u32' data-ref="280dca_control">dca_control</dfn>;</td></tr>
<tr><th id="933">933</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x11078[(0x110b0) - (0x11078)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x11078</var>, <var>0x110b0</var>);</td></tr>
<tr><th id="934">934</th><td>    <i>/* [0] pci completion abort</i></td></tr>
<tr><th id="935">935</th><td><i>       [1] unsupported i/o address</i></td></tr>
<tr><th id="936">936</th><td><i>       [2] wrong byte enable</i></td></tr>
<tr><th id="937">937</th><td><i>       [3] pci timeout */</i></td></tr>
<tr><th id="938">938</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl field" id="281pcie_interrupt_status" title='pcie_interrupt_status' data-type='u32' data-ref="281pcie_interrupt_status">pcie_interrupt_status</dfn>;</td></tr>
<tr><th id="939">939</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x110b4[(0x110b8) - (0x110b4)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x110b4</var>, <var>0x110b8</var>);</td></tr>
<tr><th id="940">940</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="282pcie_interrupt_enable" title='pcie_interrupt_enable' data-type='u32' data-ref="282pcie_interrupt_enable">pcie_interrupt_enable</dfn>;</td></tr>
<tr><th id="941">941</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x110bc[(0x110c0) - (0x110bc)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x110bc</var>, <var>0x110c0</var>);</td></tr>
<tr><th id="942">942</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="283msi_x_pba_clear" title='msi_x_pba_clear' data-type='u32 [8]' data-ref="283msi_x_pba_clear">msi_x_pba_clear</dfn>[<var>8</var>];</td></tr>
<tr><th id="943">943</th><td>      <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x110e0[(0x12300) - (0x110e0)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x110e0</var>, <var>0x12300</var>);</td></tr>
<tr><th id="944">944</th><td>  } <dfn class="local col4 decl field" id="284pcie" title='pcie' data-type='struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:899:3)' data-ref="284pcie">pcie</dfn>;</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl field" id="285interrupt_throttle1" title='interrupt_throttle1' data-type='u32 [104]' data-ref="285interrupt_throttle1">interrupt_throttle1</dfn>[<var>128</var> - <var>24</var>];</td></tr>
<tr><th id="947">947</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x124a0[(0x14f00) - (0x124a0)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x124a0</var>, <var>0x14f00</var>);</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl field" id="286core_analog_config" title='core_analog_config' data-type='u32' data-ref="286core_analog_config">core_analog_config</dfn>;</td></tr>
<tr><th id="950">950</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x14f04[(0x14f10) - (0x14f04)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x14f04</var>, <var>0x14f10</var>);</td></tr>
<tr><th id="951">951</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl field" id="287core_common_config" title='core_common_config' data-type='u32' data-ref="287core_common_config">core_common_config</dfn>;</td></tr>
<tr><th id="952">952</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x14f14[(0x15f14) - (0x14f14)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x14f14</var>, <var>0x15f14</var>);</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl field" id="288link_sec_software_firmware_interface" title='link_sec_software_firmware_interface' data-type='u32' data-ref="288link_sec_software_firmware_interface">link_sec_software_firmware_interface</dfn>;</td></tr>
<tr><th id="955">955</th><td>} <dfn class="typedef" id="ixge_regs_t" title='ixge_regs_t' data-type='volatile struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:174:18)' data-ref="ixge_regs_t">ixge_regs_t</dfn>;</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><b>typedef</b> <b>union</b></td></tr>
<tr><th id="958">958</th><td>{</td></tr>
<tr><th id="959">959</th><td>  <b>struct</b></td></tr>
<tr><th id="960">960</th><td>  {</td></tr>
<tr><th id="961">961</th><td>    <i>/* Addresses bigendian. */</i></td></tr>
<tr><th id="962">962</th><td>    <b>union</b></td></tr>
<tr><th id="963">963</th><td>    {</td></tr>
<tr><th id="964">964</th><td>      <b>struct</b></td></tr>
<tr><th id="965">965</th><td>      {</td></tr>
<tr><th id="966">966</th><td>	<a class="typedef" href="../../vnet/ip/ip6_packet.h.html#ip6_address_t" title='ip6_address_t' data-type='union ip6_address_t' data-ref="ip6_address_t">ip6_address_t</a> <dfn class="decl field" id="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::src_address" title='(anonymous union)::(anonymous struct)::(anonymous union)::(anonymous struct)::src_address' data-ref="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::src_address">src_address</dfn>;</td></tr>
<tr><th id="967">967</th><td>	<a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::unused" title='(anonymous union)::(anonymous struct)::(anonymous union)::(anonymous struct)::unused' data-ref="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::unused">unused</dfn>[<var>1</var>];</td></tr>
<tr><th id="968">968</th><td>      } <dfn class="decl field" id="(anonymousunion)::(anonymousstruct)::(anonymous)::ip6" title='(anonymous union)::(anonymous struct)::(anonymous union)::ip6' data-ref="(anonymousunion)::(anonymousstruct)::(anonymous)::ip6">ip6</dfn>;</td></tr>
<tr><th id="969">969</th><td>      <b>struct</b></td></tr>
<tr><th id="970">970</th><td>      {</td></tr>
<tr><th id="971">971</th><td>	<a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::unused" title='(anonymous union)::(anonymous struct)::(anonymous union)::(anonymous struct)::unused' data-ref="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::unused">unused</dfn>[<var>3</var>];</td></tr>
<tr><th id="972">972</th><td>	<a class="typedef" href="../../vnet/ip/ip4_packet.h.html#ip4_address_t" title='ip4_address_t' data-type='union ip4_address_t' data-ref="ip4_address_t">ip4_address_t</a> <dfn class="decl field" id="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::src_address" title='(anonymous union)::(anonymous struct)::(anonymous union)::(anonymous struct)::src_address' data-ref="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::src_address">src_address</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::dst_address" title='(anonymous union)::(anonymous struct)::(anonymous union)::(anonymous struct)::dst_address' data-ref="(anonymousunion)::(anonymousstruct)::(anonymousunion)::(anonymous)::dst_address">dst_address</dfn>;</td></tr>
<tr><th id="973">973</th><td>      } <dfn class="decl field" id="(anonymousunion)::(anonymousstruct)::(anonymous)::ip4" title='(anonymous union)::(anonymous struct)::(anonymous union)::ip4' data-ref="(anonymousunion)::(anonymousstruct)::(anonymous)::ip4">ip4</dfn>;</td></tr>
<tr><th id="974">974</th><td>    };</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>    <i>/* [15:0] src port (little endian).</i></td></tr>
<tr><th id="977">977</th><td><i>       [31:16] dst port. */</i></td></tr>
<tr><th id="978">978</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousunion)::(anonymous)::tcp_udp_ports" title='(anonymous union)::(anonymous struct)::tcp_udp_ports' data-ref="(anonymousunion)::(anonymous)::tcp_udp_ports">tcp_udp_ports</dfn>;</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>    <i>/* [15:0] vlan (cfi bit set to 0).</i></td></tr>
<tr><th id="981">981</th><td><i>       [31:16] flex bytes.  bigendian. */</i></td></tr>
<tr><th id="982">982</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousunion)::(anonymous)::vlan_and_flex_word" title='(anonymous union)::(anonymous struct)::vlan_and_flex_word' data-ref="(anonymousunion)::(anonymous)::vlan_and_flex_word">vlan_and_flex_word</dfn>;</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>    <i>/* [14:0] hash</i></td></tr>
<tr><th id="985">985</th><td><i>       [15] bucket valid</i></td></tr>
<tr><th id="986">986</th><td><i>       [31:16] signature (signature filers)/sw-index (perfect match). */</i></td></tr>
<tr><th id="987">987</th><td>    <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousunion)::(anonymous)::hash" title='(anonymous union)::(anonymous struct)::hash' data-ref="(anonymousunion)::(anonymous)::hash">hash</dfn>;</td></tr>
<tr><th id="988">988</th><td>  };</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::as_u32" title='(anonymous union)::as_u32' data-ref="(anonymous)::as_u32">as_u32</dfn>[<var>8</var>];</td></tr>
<tr><th id="991">991</th><td>} <dfn class="typedef" id="ixge_flow_director_key_t" title='ixge_flow_director_key_t' data-type='union ixge_flow_director_key_t' data-ref="ixge_flow_director_key_t">ixge_flow_director_key_t</dfn>;</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td><a class="macro" href="../../vppinfra/clib.h.html#92" title="static inline" data-ref="_M/always_inline">always_inline</a> <em>void</em></td></tr>
<tr><th id="994">994</th><td><dfn class="decl def fn" id="ixge_throttle_queue_interrupt" title='ixge_throttle_queue_interrupt' data-ref="ixge_throttle_queue_interrupt">ixge_throttle_queue_interrupt</dfn> (<a class="typedef" href="#ixge_regs_t" title='ixge_regs_t' data-type='volatile struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:174:18)' data-ref="ixge_regs_t">ixge_regs_t</a> * <dfn class="local col9 decl" id="289r" title='r' data-type='ixge_regs_t *' data-ref="289r">r</dfn>,</td></tr>
<tr><th id="995">995</th><td>			       <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl" id="290queue_interrupt_index" title='queue_interrupt_index' data-type='u32' data-ref="290queue_interrupt_index">queue_interrupt_index</dfn>,</td></tr>
<tr><th id="996">996</th><td>			       <a class="typedef" href="../../vppinfra/types.h.html#f64" title='f64' data-type='double' data-ref="f64">f64</a> <dfn class="local col1 decl" id="291inter_interrupt_interval_in_secs" title='inter_interrupt_interval_in_secs' data-type='f64' data-ref="291inter_interrupt_interval_in_secs">inter_interrupt_interval_in_secs</dfn>)</td></tr>
<tr><th id="997">997</th><td>{</td></tr>
<tr><th id="998">998</th><td>  <em>volatile</em> <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="local col2 decl" id="292tr" title='tr' data-type='volatile u32 *' data-ref="292tr">tr</dfn> =</td></tr>
<tr><th id="999">999</th><td>    (<a class="local col0 ref" href="#290queue_interrupt_index" title='queue_interrupt_index' data-ref="290queue_interrupt_index">queue_interrupt_index</a> &lt; <a class="macro" href="../../vppinfra/clib.h.html#59" title="(sizeof (r-&gt;interrupt.throttle0)/sizeof (r-&gt;interrupt.throttle0[0]))" data-ref="_M/ARRAY_LEN">ARRAY_LEN</a> (<a class="local col9 ref" href="#289r" title='r' data-ref="289r">r</a>-&gt;<a class="local col3 ref field" href="#43interrupt" title='interrupt' data-ref="43interrupt">interrupt</a>.<a class="local col1 ref field" href="#31throttle0" title='throttle0' data-ref="31throttle0">throttle0</a>)</td></tr>
<tr><th id="1000">1000</th><td>     ? &amp;<a class="local col9 ref" href="#289r" title='r' data-ref="289r">r</a>-&gt;<a class="local col3 ref field" href="#43interrupt" title='interrupt' data-ref="43interrupt">interrupt</a>.<a class="local col1 ref field" href="#31throttle0" title='throttle0' data-ref="31throttle0">throttle0</a>[<a class="local col0 ref" href="#290queue_interrupt_index" title='queue_interrupt_index' data-ref="290queue_interrupt_index">queue_interrupt_index</a>]</td></tr>
<tr><th id="1001">1001</th><td>     : &amp;<a class="local col9 ref" href="#289r" title='r' data-ref="289r">r</a>-&gt;<a class="local col5 ref field" href="#285interrupt_throttle1" title='interrupt_throttle1' data-ref="285interrupt_throttle1">interrupt_throttle1</a>[<a class="local col0 ref" href="#290queue_interrupt_index" title='queue_interrupt_index' data-ref="290queue_interrupt_index">queue_interrupt_index</a>]);</td></tr>
<tr><th id="1002">1002</th><td>  <a class="macro" href="../../vppinfra/error_bootstrap.h.html#69" title="do { if ((1 &gt; 0) &amp;&amp; ! (queue_interrupt_index &lt; 128)) { _clib_error (CLIB_ERROR_ABORT, 0, 0, &quot;%s:%d (%s) assertion `%s&apos; fails&quot;, &quot;/home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h&quot;, (uword) 1002, ((char *) __FUNCTION__), &quot;queue_interrupt_index &lt; 128&quot;); } } while (0)" data-ref="_M/ASSERT">ASSERT</a> (<a class="local col0 ref" href="#290queue_interrupt_index" title='queue_interrupt_index' data-ref="290queue_interrupt_index">queue_interrupt_index</a> &lt; <var>128</var>);</td></tr>
<tr><th id="1003">1003</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl" id="293v" title='v' data-type='u32' data-ref="293v">v</dfn>;</td></tr>
<tr><th id="1004">1004</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#i32" title='i32' data-type='int' data-ref="i32">i32</a> <dfn class="local col4 decl" id="294i" title='i' data-type='i32' data-ref="294i">i</dfn>, <dfn class="local col5 decl" id="295mask" title='mask' data-type='i32' data-ref="295mask">mask</dfn> = (<var>1</var> &lt;&lt; <var>9</var>) - <var>1</var>;</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> = <a class="ref fn" href="../../vppinfra/clib.h.html#flt_round_nearest" title='flt_round_nearest' data-ref="flt_round_nearest">flt_round_nearest</a> (<a class="local col1 ref" href="#291inter_interrupt_interval_in_secs" title='inter_interrupt_interval_in_secs' data-ref="291inter_interrupt_interval_in_secs">inter_interrupt_interval_in_secs</a> / <var>2e-6</var>);</td></tr>
<tr><th id="1007">1007</th><td>  <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> = <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> &lt; <var>1</var> ? <var>1</var> : <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a>;</td></tr>
<tr><th id="1008">1008</th><td>  <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> = <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> &gt;= <a class="local col5 ref" href="#295mask" title='mask' data-ref="295mask">mask</a> ? <a class="local col5 ref" href="#295mask" title='mask' data-ref="295mask">mask</a> : <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a>;</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <a class="local col3 ref" href="#293v" title='v' data-ref="293v">v</a> = <a class="local col2 ref" href="#292tr" title='tr' data-ref="292tr">tr</a>[<var>0</var>];</td></tr>
<tr><th id="1011">1011</th><td>  <a class="local col3 ref" href="#293v" title='v' data-ref="293v">v</a> &amp;= ~(<a class="local col5 ref" href="#295mask" title='mask' data-ref="295mask">mask</a> &lt;&lt; <var>3</var>);</td></tr>
<tr><th id="1012">1012</th><td>  <a class="local col3 ref" href="#293v" title='v' data-ref="293v">v</a> |= <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="1013">1013</th><td>  <a class="local col2 ref" href="#292tr" title='tr' data-ref="292tr">tr</a>[<var>0</var>] = <a class="local col3 ref" href="#293v" title='v' data-ref="293v">v</a>;</td></tr>
<tr><th id="1014">1014</th><td>}</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/foreach_ixge_counter" data-ref="_M/foreach_ixge_counter">foreach_ixge_counter</dfn>				\</u></td></tr>
<tr><th id="1017">1017</th><td><u>  _ (0x40d0, rx_total_packets)				\</u></td></tr>
<tr><th id="1018">1018</th><td><u>  _64 (0x40c0, rx_total_bytes)				\</u></td></tr>
<tr><th id="1019">1019</th><td><u>  _ (0x41b0, rx_good_packets_before_filtering)		\</u></td></tr>
<tr><th id="1020">1020</th><td><u>  _64 (0x41b4, rx_good_bytes_before_filtering)		\</u></td></tr>
<tr><th id="1021">1021</th><td><u>  _ (0x2f50, rx_dma_good_packets)			\</u></td></tr>
<tr><th id="1022">1022</th><td><u>  _64 (0x2f54, rx_dma_good_bytes)			\</u></td></tr>
<tr><th id="1023">1023</th><td><u>  _ (0x2f5c, rx_dma_duplicated_good_packets)		\</u></td></tr>
<tr><th id="1024">1024</th><td><u>  _64 (0x2f60, rx_dma_duplicated_good_bytes)		\</u></td></tr>
<tr><th id="1025">1025</th><td><u>  _ (0x2f68, rx_dma_good_loopback_packets)		\</u></td></tr>
<tr><th id="1026">1026</th><td><u>  _64 (0x2f6c, rx_dma_good_loopback_bytes)		\</u></td></tr>
<tr><th id="1027">1027</th><td><u>  _ (0x2f74, rx_dma_good_duplicated_loopback_packets)	\</u></td></tr>
<tr><th id="1028">1028</th><td><u>  _64 (0x2f78, rx_dma_good_duplicated_loopback_bytes)	\</u></td></tr>
<tr><th id="1029">1029</th><td><u>  _ (0x4074, rx_good_packets)				\</u></td></tr>
<tr><th id="1030">1030</th><td><u>  _64 (0x4088, rx_good_bytes)				\</u></td></tr>
<tr><th id="1031">1031</th><td><u>  _ (0x407c, rx_multicast_packets)			\</u></td></tr>
<tr><th id="1032">1032</th><td><u>  _ (0x4078, rx_broadcast_packets)			\</u></td></tr>
<tr><th id="1033">1033</th><td><u>  _ (0x405c, rx_64_byte_packets)			\</u></td></tr>
<tr><th id="1034">1034</th><td><u>  _ (0x4060, rx_65_127_byte_packets)			\</u></td></tr>
<tr><th id="1035">1035</th><td><u>  _ (0x4064, rx_128_255_byte_packets)			\</u></td></tr>
<tr><th id="1036">1036</th><td><u>  _ (0x4068, rx_256_511_byte_packets)			\</u></td></tr>
<tr><th id="1037">1037</th><td><u>  _ (0x406c, rx_512_1023_byte_packets)			\</u></td></tr>
<tr><th id="1038">1038</th><td><u>  _ (0x4070, rx_gt_1023_byte_packets)			\</u></td></tr>
<tr><th id="1039">1039</th><td><u>  _ (0x4000, rx_crc_errors)				\</u></td></tr>
<tr><th id="1040">1040</th><td><u>  _ (0x4120, rx_ip_checksum_errors)			\</u></td></tr>
<tr><th id="1041">1041</th><td><u>  _ (0x4004, rx_illegal_symbol_errors)			\</u></td></tr>
<tr><th id="1042">1042</th><td><u>  _ (0x4008, rx_error_symbol_errors)			\</u></td></tr>
<tr><th id="1043">1043</th><td><u>  _ (0x4034, rx_mac_local_faults)			\</u></td></tr>
<tr><th id="1044">1044</th><td><u>  _ (0x4038, rx_mac_remote_faults)			\</u></td></tr>
<tr><th id="1045">1045</th><td><u>  _ (0x4040, rx_length_errors)				\</u></td></tr>
<tr><th id="1046">1046</th><td><u>  _ (0x41a4, rx_xons)					\</u></td></tr>
<tr><th id="1047">1047</th><td><u>  _ (0x41a8, rx_xoffs)					\</u></td></tr>
<tr><th id="1048">1048</th><td><u>  _ (0x40a4, rx_undersize_packets)			\</u></td></tr>
<tr><th id="1049">1049</th><td><u>  _ (0x40a8, rx_fragments)				\</u></td></tr>
<tr><th id="1050">1050</th><td><u>  _ (0x40ac, rx_oversize_packets)			\</u></td></tr>
<tr><th id="1051">1051</th><td><u>  _ (0x40b0, rx_jabbers)				\</u></td></tr>
<tr><th id="1052">1052</th><td><u>  _ (0x40b4, rx_management_packets)			\</u></td></tr>
<tr><th id="1053">1053</th><td><u>  _ (0x40b8, rx_management_drops)			\</u></td></tr>
<tr><th id="1054">1054</th><td><u>  _ (0x3fa0, rx_missed_packets_pool_0)			\</u></td></tr>
<tr><th id="1055">1055</th><td><u>  _ (0x40d4, tx_total_packets)				\</u></td></tr>
<tr><th id="1056">1056</th><td><u>  _ (0x4080, tx_good_packets)				\</u></td></tr>
<tr><th id="1057">1057</th><td><u>  _64 (0x4090, tx_good_bytes)				\</u></td></tr>
<tr><th id="1058">1058</th><td><u>  _ (0x40f0, tx_multicast_packets)			\</u></td></tr>
<tr><th id="1059">1059</th><td><u>  _ (0x40f4, tx_broadcast_packets)			\</u></td></tr>
<tr><th id="1060">1060</th><td><u>  _ (0x87a0, tx_dma_good_packets)			\</u></td></tr>
<tr><th id="1061">1061</th><td><u>  _64 (0x87a4, tx_dma_good_bytes)			\</u></td></tr>
<tr><th id="1062">1062</th><td><u>  _ (0x40d8, tx_64_byte_packets)			\</u></td></tr>
<tr><th id="1063">1063</th><td><u>  _ (0x40dc, tx_65_127_byte_packets)			\</u></td></tr>
<tr><th id="1064">1064</th><td><u>  _ (0x40e0, tx_128_255_byte_packets)			\</u></td></tr>
<tr><th id="1065">1065</th><td><u>  _ (0x40e4, tx_256_511_byte_packets)			\</u></td></tr>
<tr><th id="1066">1066</th><td><u>  _ (0x40e8, tx_512_1023_byte_packets)			\</u></td></tr>
<tr><th id="1067">1067</th><td><u>  _ (0x40ec, tx_gt_1023_byte_packets)			\</u></td></tr>
<tr><th id="1068">1068</th><td><u>  _ (0x4010, tx_undersize_drops)			\</u></td></tr>
<tr><th id="1069">1069</th><td><u>  _ (0x8780, switch_security_violation_packets)		\</u></td></tr>
<tr><th id="1070">1070</th><td><u>  _ (0x5118, fc_crc_errors)				\</u></td></tr>
<tr><th id="1071">1071</th><td><u>  _ (0x241c, fc_rx_drops)				\</u></td></tr>
<tr><th id="1072">1072</th><td><u>  _ (0x2424, fc_last_error_count)			\</u></td></tr>
<tr><th id="1073">1073</th><td><u>  _ (0x2428, fcoe_rx_packets)				\</u></td></tr>
<tr><th id="1074">1074</th><td><u>  _ (0x242c, fcoe_rx_dwords)				\</u></td></tr>
<tr><th id="1075">1075</th><td><u>  _ (0x8784, fcoe_tx_packets)				\</u></td></tr>
<tr><th id="1076">1076</th><td><u>  _ (0x8788, fcoe_tx_dwords)				\</u></td></tr>
<tr><th id="1077">1077</th><td><u>  _ (0x1030, queue_0_rx_count)				\</u></td></tr>
<tr><th id="1078">1078</th><td><u>  _ (0x1430, queue_0_drop_count)			\</u></td></tr>
<tr><th id="1079">1079</th><td><u>  _ (0x1070, queue_1_rx_count)				\</u></td></tr>
<tr><th id="1080">1080</th><td><u>  _ (0x1470, queue_1_drop_count)			\</u></td></tr>
<tr><th id="1081">1081</th><td><u>  _ (0x10b0, queue_2_rx_count)				\</u></td></tr>
<tr><th id="1082">1082</th><td><u>  _ (0x14b0, queue_2_drop_count)			\</u></td></tr>
<tr><th id="1083">1083</th><td><u>  _ (0x10f0, queue_3_rx_count)				\</u></td></tr>
<tr><th id="1084">1084</th><td><u>  _ (0x14f0, queue_3_drop_count)			\</u></td></tr>
<tr><th id="1085">1085</th><td><u>  _ (0x1130, queue_4_rx_count)				\</u></td></tr>
<tr><th id="1086">1086</th><td><u>  _ (0x1530, queue_4_drop_count)			\</u></td></tr>
<tr><th id="1087">1087</th><td><u>  _ (0x1170, queue_5_rx_count)				\</u></td></tr>
<tr><th id="1088">1088</th><td><u>  _ (0x1570, queue_5_drop_count)			\</u></td></tr>
<tr><th id="1089">1089</th><td><u>  _ (0x11b0, queue_6_rx_count)				\</u></td></tr>
<tr><th id="1090">1090</th><td><u>  _ (0x15b0, queue_6_drop_count)			\</u></td></tr>
<tr><th id="1091">1091</th><td><u>  _ (0x11f0, queue_7_rx_count)				\</u></td></tr>
<tr><th id="1092">1092</th><td><u>  _ (0x15f0, queue_7_drop_count)			\</u></td></tr>
<tr><th id="1093">1093</th><td><u>  _ (0x1230, queue_8_rx_count)				\</u></td></tr>
<tr><th id="1094">1094</th><td><u>  _ (0x1630, queue_8_drop_count)			\</u></td></tr>
<tr><th id="1095">1095</th><td><u>  _ (0x1270, queue_9_rx_count)				\</u></td></tr>
<tr><th id="1096">1096</th><td><u>  _ (0x1270, queue_9_drop_count)</u></td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><b>typedef</b> <b>enum</b></td></tr>
<tr><th id="1102">1102</th><td>{</td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/_" data-ref="_M/_">_</dfn>(a,f) IXGE_COUNTER_##f,</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/_64" data-ref="_M/_64">_64</dfn>(a,f) _(a,f)</u></td></tr>
<tr><th id="1105">1105</th><td>  <a class="macro" href="#1016" title="IXGE_COUNTER_rx_total_packets, IXGE_COUNTER_rx_total_bytes, IXGE_COUNTER_rx_good_packets_before_filtering, IXGE_COUNTER_rx_good_bytes_before_filtering, IXGE_COUNTER_rx_dma_good_packets, IXGE_COUNTER_rx_dma_good_bytes, IXGE_COUNTER_rx_dma_duplicated_good_packets, IXGE_COUNTER_rx_dma_duplicated_good_bytes, IXGE_COUNTER_rx_dma_good_loopback_packets, IXGE_COUNTER_rx_dma_good_loopback_bytes, IXGE_COUNTER_rx_dma_good_duplicated_loopback_packets, IXGE_COUNTER_rx_dma_good_duplicated_loopback_bytes, IXGE_COUNTER_rx_good_packets, IXGE_COUNTER_rx_good_bytes, IXGE_COUNTER_rx_multicast_packets, IXGE_COUNTER_rx_broadcast_packets, IXGE_COUNTER_rx_64_byte_packets, IXGE_COUNTER_rx_65_127_byte_packets, IXGE_COUNTER_rx_128_255_byte_packets, IXGE_COUNTER_rx_256_511_byte_packets, IXGE_COUNTER_rx_512_1023_byte_packets, IXGE_COUNTER_rx_gt_1023_byte_packets, IXGE_COUNTER_rx_crc_errors, IXGE_COUNTER_rx_ip_checksum_errors, IXGE_COUNTER_rx_illegal_symbol_errors, IXGE_COUNTER_rx_error_symbol_errors, IXGE_COUNTER_rx_mac_local_faults, IXGE_COUNTER_rx_mac_remote_faults, IXGE_COUNTER_rx_length_errors, IXGE_COUNTER_rx_xons, IXGE_COUNTER_rx_xoffs, IXGE_COUNTER_rx_undersize_packets, IXGE_COUNTER_rx_fragments, IXGE_COUNTER_rx_oversize_packets, IXGE_COUNTER_rx_jabbers, IXGE_COUNTER_rx_management_packets, IXGE_COUNTER_rx_management_drops, IXGE_COUNTER_rx_missed_packets_pool_0, IXGE_COUNTER_tx_total_packets, IXGE_COUNTER_tx_good_packets, IXGE_COUNTER_tx_good_bytes, IXGE_COUNTER_tx_multicast_packets, IXGE_COUNTER_tx_broadcast_packets, IXGE_COUNTER_tx_dma_good_packets, IXGE_COUNTER_tx_dma_good_bytes, IXGE_COUNTER_tx_64_byte_packets, IXGE_COUNTER_tx_65_127_byte_packets, IXGE_COUNTER_tx_128_255_byte_packets, IXGE_COUNTER_tx_256_511_byte_packets, IXGE_COUNTER_tx_512_1023_byte_packets, IXGE_COUNTER_tx_gt_1023_byte_packets, IXGE_COUNTER_tx_undersize_drops, IXGE_COUNTER_switch_security_violation_packets, IXGE_COUNTER_fc_crc_errors, IXGE_COUNTER_fc_rx_drops, IXGE_COUNTER_fc_last_error_count, IXGE_COUNTER_fcoe_rx_packets, IXGE_COUNTER_fcoe_rx_dwords, IXGE_COUNTER_fcoe_tx_packets, IXGE_COUNTER_fcoe_tx_dwords, IXGE_COUNTER_queue_0_rx_count, IXGE_COUNTER_queue_0_drop_count, IXGE_COUNTER_queue_1_rx_count, IXGE_COUNTER_queue_1_drop_count, IXGE_COUNTER_queue_2_rx_count, IXGE_COUNTER_queue_2_drop_count, IXGE_COUNTER_queue_3_rx_count, IXGE_COUNTER_queue_3_drop_count, IXGE_COUNTER_queue_4_rx_count, IXGE_COUNTER_queue_4_drop_count, IXGE_COUNTER_queue_5_rx_count, IXGE_COUNTER_queue_5_drop_count, IXGE_COUNTER_queue_6_rx_count, IXGE_COUNTER_queue_6_drop_count, IXGE_COUNTER_queue_7_rx_count, IXGE_COUNTER_queue_7_drop_count, IXGE_COUNTER_queue_8_rx_count, IXGE_COUNTER_queue_8_drop_count, IXGE_COUNTER_queue_9_rx_count, IXGE_COUNTER_queue_9_drop_count," data-ref="_M/foreach_ixge_counter">foreach_ixge_counter</a></td></tr>
<tr><th id="1106">1106</th><td><u>#undef <a class="macro" href="#1103" data-ref="_M/_">_</a></u></td></tr>
<tr><th id="1107">1107</th><td><u>#undef <a class="macro" href="#1104" data-ref="_M/_64">_64</a></u></td></tr>
<tr><th id="1108">1108</th><td>    <dfn class="enum" id="IXGE_N_COUNTER" title='IXGE_N_COUNTER' data-ref="IXGE_N_COUNTER">IXGE_N_COUNTER</dfn>,</td></tr>
<tr><th id="1109">1109</th><td>} <dfn class="typedef" id="ixge_counter_type_t" title='ixge_counter_type_t' data-type='enum ixge_counter_type_t' data-ref="ixge_counter_type_t">ixge_counter_type_t</dfn>;</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="1112">1112</th><td>{</td></tr>
<tr><th id="1113">1113</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::mdio_address" title='(anonymous struct)::mdio_address' data-ref="(anonymous)::mdio_address">mdio_address</dfn>;</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>  <i>/* 32 bit ID read from ID registers. */</i></td></tr>
<tr><th id="1116">1116</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::id" title='(anonymous struct)::id' data-ref="(anonymous)::id">id</dfn>;</td></tr>
<tr><th id="1117">1117</th><td>} <dfn class="typedef" id="ixge_phy_t" title='ixge_phy_t' data-type='struct ixge_phy_t' data-ref="ixge_phy_t">ixge_phy_t</dfn>;</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="1120">1120</th><td>{</td></tr>
<tr><th id="1121">1121</th><td>  <i>/* Cache aligned descriptors. */</i></td></tr>
<tr><th id="1122">1122</th><td>  <a class="typedef" href="#ixge_descriptor_t" title='ixge_descriptor_t' data-type='union ixge_descriptor_t' data-ref="ixge_descriptor_t">ixge_descriptor_t</a> *<dfn class="decl field" id="(anonymous)::descriptors" title='(anonymous struct)::descriptors' data-ref="(anonymous)::descriptors">descriptors</dfn>;</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>  <i>/* Number of descriptors in table. */</i></td></tr>
<tr><th id="1125">1125</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::n_descriptors" title='(anonymous struct)::n_descriptors' data-ref="(anonymous)::n_descriptors">n_descriptors</dfn>;</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>  <i>/* Software head and tail pointers into descriptor ring. */</i></td></tr>
<tr><th id="1128">1128</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::head_index" title='(anonymous struct)::head_index' data-ref="(anonymous)::head_index">head_index</dfn>, <dfn class="decl field" id="(anonymous)::tail_index" title='(anonymous struct)::tail_index' data-ref="(anonymous)::tail_index">tail_index</dfn>;</td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td>  <i>/* Index into dma_queues vector. */</i></td></tr>
<tr><th id="1131">1131</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::queue_index" title='(anonymous struct)::queue_index' data-ref="(anonymous)::queue_index">queue_index</dfn>;</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>  <i>/* Buffer indices corresponding to each active descriptor. */</i></td></tr>
<tr><th id="1134">1134</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="decl field" id="(anonymous)::descriptor_buffer_indices" title='(anonymous struct)::descriptor_buffer_indices' data-ref="(anonymous)::descriptor_buffer_indices">descriptor_buffer_indices</dfn>;</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <b>union</b></td></tr>
<tr><th id="1137">1137</th><td>  {</td></tr>
<tr><th id="1138">1138</th><td>    <b>struct</b></td></tr>
<tr><th id="1139">1139</th><td>    {</td></tr>
<tr><th id="1140">1140</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<em>volatile</em> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::head_index_write_back" title='(anonymous struct)::(anonymous union)::(anonymous struct)::head_index_write_back' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::head_index_write_back">head_index_write_back</dfn>;</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::n_buffers_on_ring" title='(anonymous struct)::(anonymous union)::(anonymous struct)::n_buffers_on_ring' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::n_buffers_on_ring">n_buffers_on_ring</dfn>;</td></tr>
<tr><th id="1143">1143</th><td>    } <dfn class="decl field" id="(anonymousstruct)::(anonymous)::tx" title='(anonymous struct)::(anonymous union)::tx' data-ref="(anonymousstruct)::(anonymous)::tx">tx</dfn>;</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>    <b>struct</b></td></tr>
<tr><th id="1146">1146</th><td>    {</td></tr>
<tr><th id="1147">1147</th><td>      <i>/* Buffer indices to use to replenish each descriptor. */</i></td></tr>
<tr><th id="1148">1148</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::replenish_buffer_indices" title='(anonymous struct)::(anonymous union)::(anonymous struct)::replenish_buffer_indices' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::replenish_buffer_indices">replenish_buffer_indices</dfn>;</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td>      <a class="typedef" href="../../vlib/node.h.html#vlib_node_runtime_t" title='vlib_node_runtime_t' data-type='struct vlib_node_runtime_t' data-ref="vlib_node_runtime_t">vlib_node_runtime_t</a> *<dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::node" title='(anonymous struct)::(anonymous union)::(anonymous struct)::node' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::node">node</dfn>;</td></tr>
<tr><th id="1151">1151</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::next_index" title='(anonymous struct)::(anonymous union)::(anonymous struct)::next_index' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::next_index">next_index</dfn>;</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::saved_start_of_packet_buffer_index" title='(anonymous struct)::(anonymous union)::(anonymous struct)::saved_start_of_packet_buffer_index' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::saved_start_of_packet_buffer_index">saved_start_of_packet_buffer_index</dfn>;</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::saved_start_of_packet_next_index" title='(anonymous struct)::(anonymous union)::(anonymous struct)::saved_start_of_packet_next_index' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::saved_start_of_packet_next_index">saved_start_of_packet_next_index</dfn>;</td></tr>
<tr><th id="1156">1156</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::saved_last_buffer_index" title='(anonymous struct)::(anonymous union)::(anonymous struct)::saved_last_buffer_index' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::saved_last_buffer_index">saved_last_buffer_index</dfn>;</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::is_start_of_packet" title='(anonymous struct)::(anonymous union)::(anonymous struct)::is_start_of_packet' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::is_start_of_packet">is_start_of_packet</dfn>;</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::n_descriptors_done_total" title='(anonymous struct)::(anonymous union)::(anonymous struct)::n_descriptors_done_total' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::n_descriptors_done_total">n_descriptors_done_total</dfn>;</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::n_descriptors_done_this_call" title='(anonymous struct)::(anonymous union)::(anonymous struct)::n_descriptors_done_this_call' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::n_descriptors_done_this_call">n_descriptors_done_this_call</dfn>;</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td>      <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymousstruct)::(anonymousunion)::(anonymous)::n_bytes" title='(anonymous struct)::(anonymous union)::(anonymous struct)::n_bytes' data-ref="(anonymousstruct)::(anonymousunion)::(anonymous)::n_bytes">n_bytes</dfn>;</td></tr>
<tr><th id="1165">1165</th><td>    } <dfn class="decl field" id="(anonymousstruct)::(anonymous)::rx" title='(anonymous struct)::(anonymous union)::rx' data-ref="(anonymousstruct)::(anonymous)::rx">rx</dfn>;</td></tr>
<tr><th id="1166">1166</th><td>  };</td></tr>
<tr><th id="1167">1167</th><td>} <dfn class="typedef" id="ixge_dma_queue_t" title='ixge_dma_queue_t' data-type='struct ixge_dma_queue_t' data-ref="ixge_dma_queue_t">ixge_dma_queue_t</dfn>;</td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/foreach_ixge_pci_device_id" data-ref="_M/foreach_ixge_pci_device_id">foreach_ixge_pci_device_id</dfn>		\</u></td></tr>
<tr><th id="1170">1170</th><td><u>  _ (82598, 0x10b6)				\</u></td></tr>
<tr><th id="1171">1171</th><td><u>  _ (82598_bx, 0x1508)				\</u></td></tr>
<tr><th id="1172">1172</th><td><u>  _ (82598af_dual_port, 0x10c6)			\</u></td></tr>
<tr><th id="1173">1173</th><td><u>  _ (82598af_single_port, 0x10c7)		\</u></td></tr>
<tr><th id="1174">1174</th><td><u>  _ (82598at, 0x10c8)				\</u></td></tr>
<tr><th id="1175">1175</th><td><u>  _ (82598at2, 0x150b)				\</u></td></tr>
<tr><th id="1176">1176</th><td><u>  _ (82598eb_sfp_lom, 0x10db)			\</u></td></tr>
<tr><th id="1177">1177</th><td><u>  _ (82598eb_cx4, 0x10dd)			\</u></td></tr>
<tr><th id="1178">1178</th><td><u>  _ (82598_cx4_dual_port, 0x10ec)		\</u></td></tr>
<tr><th id="1179">1179</th><td><u>  _ (82598_da_dual_port, 0x10f1)		\</u></td></tr>
<tr><th id="1180">1180</th><td><u>  _ (82598_sr_dual_port_em, 0x10e1)		\</u></td></tr>
<tr><th id="1181">1181</th><td><u>  _ (82598eb_xf_lr, 0x10f4)			\</u></td></tr>
<tr><th id="1182">1182</th><td><u>  _ (82599_kx4, 0x10f7)				\</u></td></tr>
<tr><th id="1183">1183</th><td><u>  _ (82599_kx4_mezz, 0x1514)			\</u></td></tr>
<tr><th id="1184">1184</th><td><u>  _ (82599_kr, 0x1517)				\</u></td></tr>
<tr><th id="1185">1185</th><td><u>  _ (82599_combo_backplane, 0x10f8)		\</u></td></tr>
<tr><th id="1186">1186</th><td><u>  _ (82599_cx4, 0x10f9)				\</u></td></tr>
<tr><th id="1187">1187</th><td><u>  _ (82599_sfp, 0x10fb)				\</u></td></tr>
<tr><th id="1188">1188</th><td><u>  _ (82599_backplane_fcoe, 0x152a)		\</u></td></tr>
<tr><th id="1189">1189</th><td><u>  _ (82599_sfp_fcoe, 0x1529)			\</u></td></tr>
<tr><th id="1190">1190</th><td><u>  _ (82599_sfp_em, 0x1507)			\</u></td></tr>
<tr><th id="1191">1191</th><td><u>  _ (82599_xaui_lom, 0x10fc)			\</u></td></tr>
<tr><th id="1192">1192</th><td><u>  _ (82599_t3_lom, 0x151c)			\</u></td></tr>
<tr><th id="1193">1193</th><td><u>  _ (x540t, 0x1528)</u></td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td><b>typedef</b> <b>enum</b></td></tr>
<tr><th id="1196">1196</th><td>{</td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/_" data-ref="_M/_">_</dfn>(f,n) IXGE_##f = n,</u></td></tr>
<tr><th id="1198">1198</th><td>  <a class="macro" href="#1169" title="IXGE_82598 = 0x10b6, IXGE_82598_bx = 0x1508, IXGE_82598af_dual_port = 0x10c6, IXGE_82598af_single_port = 0x10c7, IXGE_82598at = 0x10c8, IXGE_82598at2 = 0x150b, IXGE_82598eb_sfp_lom = 0x10db, IXGE_82598eb_cx4 = 0x10dd, IXGE_82598_cx4_dual_port = 0x10ec, IXGE_82598_da_dual_port = 0x10f1, IXGE_82598_sr_dual_port_em = 0x10e1, IXGE_82598eb_xf_lr = 0x10f4, IXGE_82599_kx4 = 0x10f7, IXGE_82599_kx4_mezz = 0x1514, IXGE_82599_kr = 0x1517, IXGE_82599_combo_backplane = 0x10f8, IXGE_82599_cx4 = 0x10f9, IXGE_82599_sfp = 0x10fb, IXGE_82599_backplane_fcoe = 0x152a, IXGE_82599_sfp_fcoe = 0x1529, IXGE_82599_sfp_em = 0x1507, IXGE_82599_xaui_lom = 0x10fc, IXGE_82599_t3_lom = 0x151c, IXGE_x540t = 0x1528," data-ref="_M/foreach_ixge_pci_device_id">foreach_ixge_pci_device_id</a></td></tr>
<tr><th id="1199">1199</th><td><u>#undef <a class="macro" href="#1197" data-ref="_M/_">_</a></u></td></tr>
<tr><th id="1200">1200</th><td>} <dfn class="typedef" id="ixge_pci_device_id_t" title='ixge_pci_device_id_t' data-type='enum ixge_pci_device_id_t' data-ref="ixge_pci_device_id_t">ixge_pci_device_id_t</dfn>;</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="1203">1203</th><td>{</td></tr>
<tr><th id="1204">1204</th><td>  <i>/* registers */</i></td></tr>
<tr><th id="1205">1205</th><td>  <a class="typedef" href="#ixge_regs_t" title='ixge_regs_t' data-type='volatile struct (anonymous struct at /home/tempdban/vpp/build-data/../src/plugins/ixge/ixge.h:174:18)' data-ref="ixge_regs_t">ixge_regs_t</a> *<dfn class="decl field" id="(anonymous)::regs" title='(anonymous struct)::regs' data-ref="(anonymous)::regs">regs</dfn>;</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <i>/* Specific next index when using dynamic redirection */</i></td></tr>
<tr><th id="1208">1208</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::per_interface_next_index" title='(anonymous struct)::per_interface_next_index' data-ref="(anonymous)::per_interface_next_index">per_interface_next_index</dfn>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>  <i>/* PCI bus info. */</i></td></tr>
<tr><th id="1211">1211</th><td>  <a class="typedef" href="../../vlib/pci/pci.h.html#vlib_pci_dev_handle_t" title='vlib_pci_dev_handle_t' data-type='u32' data-ref="vlib_pci_dev_handle_t">vlib_pci_dev_handle_t</a> <dfn class="decl field" id="(anonymous)::pci_dev_handle" title='(anonymous struct)::pci_dev_handle' data-ref="(anonymous)::pci_dev_handle">pci_dev_handle</dfn>;</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>  <i>/* From PCI config space header. */</i></td></tr>
<tr><th id="1214">1214</th><td>  <a class="typedef" href="#ixge_pci_device_id_t" title='ixge_pci_device_id_t' data-type='enum ixge_pci_device_id_t' data-ref="ixge_pci_device_id_t">ixge_pci_device_id_t</a> <dfn class="decl field" id="(anonymous)::device_id" title='(anonymous struct)::device_id' data-ref="(anonymous)::device_id">device_id</dfn>;</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::device_index" title='(anonymous struct)::device_index' data-ref="(anonymous)::device_index">device_index</dfn>;</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>  <i>/* 0 or 1. */</i></td></tr>
<tr><th id="1219">1219</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::pci_function" title='(anonymous struct)::pci_function' data-ref="(anonymous)::pci_function">pci_function</dfn>;</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>  <i>/* VLIB interface for this instance. */</i></td></tr>
<tr><th id="1222">1222</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::vlib_hw_if_index" title='(anonymous struct)::vlib_hw_if_index' data-ref="(anonymous)::vlib_hw_if_index">vlib_hw_if_index</dfn>, <dfn class="decl field" id="(anonymous)::vlib_sw_if_index" title='(anonymous struct)::vlib_sw_if_index' data-ref="(anonymous)::vlib_sw_if_index">vlib_sw_if_index</dfn>;</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <a class="typedef" href="#ixge_dma_queue_t" title='ixge_dma_queue_t' data-type='struct ixge_dma_queue_t' data-ref="ixge_dma_queue_t">ixge_dma_queue_t</a> *<dfn class="decl field" id="(anonymous)::dma_queues" title='(anonymous struct)::dma_queues' data-ref="(anonymous)::dma_queues">dma_queues</dfn>[<a class="enum" href="../../vlib/defs.h.html#VLIB_N_RX_TX" title='VLIB_N_RX_TX' data-ref="VLIB_N_RX_TX">VLIB_N_RX_TX</a>];</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>  <i>/* Phy index (0 or 1) and address on MDI bus. */</i></td></tr>
<tr><th id="1227">1227</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::phy_index" title='(anonymous struct)::phy_index' data-ref="(anonymous)::phy_index">phy_index</dfn>;</td></tr>
<tr><th id="1228">1228</th><td>  <a class="typedef" href="#ixge_phy_t" title='ixge_phy_t' data-type='struct ixge_phy_t' data-ref="ixge_phy_t">ixge_phy_t</a> <dfn class="decl field" id="(anonymous)::phys" title='(anonymous struct)::phys' data-ref="(anonymous)::phys">phys</dfn>[<var>2</var>];</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <i>/* Value of link_status register at last link change. */</i></td></tr>
<tr><th id="1231">1231</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::link_status_at_last_link_change" title='(anonymous struct)::link_status_at_last_link_change' data-ref="(anonymous)::link_status_at_last_link_change">link_status_at_last_link_change</dfn>;</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <a class="typedef" href="../../vlib/i2c.h.html#i2c_bus_t" title='i2c_bus_t' data-type='struct i2c_bus_t' data-ref="i2c_bus_t">i2c_bus_t</a> <dfn class="decl field" id="(anonymous)::i2c_bus" title='(anonymous struct)::i2c_bus' data-ref="(anonymous)::i2c_bus">i2c_bus</dfn>;</td></tr>
<tr><th id="1234">1234</th><td>  <a class="typedef" href="../../vnet/ethernet/sfp.h.html#sfp_eeprom_t" title='sfp_eeprom_t' data-type='struct sfp_eeprom_t' data-ref="sfp_eeprom_t">sfp_eeprom_t</a> <dfn class="decl field" id="(anonymous)::sfp_eeprom" title='(anonymous struct)::sfp_eeprom' data-ref="(anonymous)::sfp_eeprom">sfp_eeprom</dfn>;</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>  <i>/* Counters. */</i></td></tr>
<tr><th id="1237">1237</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u64" title='u64' data-type='unsigned long' data-ref="u64">u64</a> <dfn class="decl field" id="(anonymous)::counters" title='(anonymous struct)::counters' data-ref="(anonymous)::counters">counters</dfn>[<a class="enum" href="#IXGE_N_COUNTER" title='IXGE_N_COUNTER' data-ref="IXGE_N_COUNTER">IXGE_N_COUNTER</a>], <dfn class="decl field" id="(anonymous)::counters_last_clear" title='(anonymous struct)::counters_last_clear' data-ref="(anonymous)::counters_last_clear">counters_last_clear</dfn>[<a class="enum" href="#IXGE_N_COUNTER" title='IXGE_N_COUNTER' data-ref="IXGE_N_COUNTER">IXGE_N_COUNTER</a>];</td></tr>
<tr><th id="1238">1238</th><td>} <dfn class="typedef" id="ixge_device_t" title='ixge_device_t' data-type='struct ixge_device_t' data-ref="ixge_device_t">ixge_device_t</dfn>;</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="1241">1241</th><td>{</td></tr>
<tr><th id="1242">1242</th><td>  <a class="typedef" href="../../vlib/main.h.html#vlib_main_t" title='vlib_main_t' data-type='struct vlib_main_t' data-ref="vlib_main_t">vlib_main_t</a> *<dfn class="decl field" id="(anonymous)::vlib_main" title='(anonymous struct)::vlib_main' data-ref="(anonymous)::vlib_main">vlib_main</dfn>;</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>  <i>/* Vector of devices. */</i></td></tr>
<tr><th id="1245">1245</th><td>  <a class="typedef" href="#ixge_device_t" title='ixge_device_t' data-type='struct ixge_device_t' data-ref="ixge_device_t">ixge_device_t</a> *<dfn class="decl field" id="(anonymous)::devices" title='(anonymous struct)::devices' data-ref="(anonymous)::devices">devices</dfn>;</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>  <i>/* Descriptor ring sizes. */</i></td></tr>
<tr><th id="1248">1248</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::n_descriptors" title='(anonymous struct)::n_descriptors' data-ref="(anonymous)::n_descriptors">n_descriptors</dfn>[<a class="enum" href="../../vlib/defs.h.html#VLIB_N_RX_TX" title='VLIB_N_RX_TX' data-ref="VLIB_N_RX_TX">VLIB_N_RX_TX</a>];</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <i>/* RX buffer size.  Must be at least 1k; will be rounded to</i></td></tr>
<tr><th id="1251">1251</th><td><i>     next largest 1k size. */</i></td></tr>
<tr><th id="1252">1252</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::n_bytes_in_rx_buffer" title='(anonymous struct)::n_bytes_in_rx_buffer' data-ref="(anonymous)::n_bytes_in_rx_buffer">n_bytes_in_rx_buffer</dfn>;</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::n_descriptors_per_cache_line" title='(anonymous struct)::n_descriptors_per_cache_line' data-ref="(anonymous)::n_descriptors_per_cache_line">n_descriptors_per_cache_line</dfn>;</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::process_node_index" title='(anonymous struct)::process_node_index' data-ref="(anonymous)::process_node_index">process_node_index</dfn>;</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>  <i>/* Template and mask for initializing/validating TX descriptors. */</i></td></tr>
<tr><th id="1259">1259</th><td>  <a class="typedef" href="#ixge_tx_descriptor_t" title='ixge_tx_descriptor_t' data-type='struct ixge_tx_descriptor_t' data-ref="ixge_tx_descriptor_t">ixge_tx_descriptor_t</a> <dfn class="decl field" id="(anonymous)::tx_descriptor_template" title='(anonymous struct)::tx_descriptor_template' data-ref="(anonymous)::tx_descriptor_template">tx_descriptor_template</dfn>, <dfn class="decl field" id="(anonymous)::tx_descriptor_template_mask" title='(anonymous struct)::tx_descriptor_template_mask' data-ref="(anonymous)::tx_descriptor_template_mask">tx_descriptor_template_mask</dfn>;</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>  <i>/* Vector of buffers for which TX is done and can be freed. */</i></td></tr>
<tr><th id="1262">1262</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="decl field" id="(anonymous)::tx_buffers_pending_free" title='(anonymous struct)::tx_buffers_pending_free' data-ref="(anonymous)::tx_buffers_pending_free">tx_buffers_pending_free</dfn>;</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="decl field" id="(anonymous)::rx_buffers_to_add" title='(anonymous struct)::rx_buffers_to_add' data-ref="(anonymous)::rx_buffers_to_add">rx_buffers_to_add</dfn>;</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#f64" title='f64' data-type='double' data-ref="f64">f64</a> <dfn class="decl field" id="(anonymous)::time_last_stats_update" title='(anonymous struct)::time_last_stats_update' data-ref="(anonymous)::time_last_stats_update">time_last_stats_update</dfn>;</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>  <a class="typedef" href="../../vlib/physmem.h.html#vlib_physmem_region_index_t" title='vlib_physmem_region_index_t' data-type='u8' data-ref="vlib_physmem_region_index_t">vlib_physmem_region_index_t</a> <dfn class="decl field" id="(anonymous)::physmem_region" title='(anonymous struct)::physmem_region' data-ref="(anonymous)::physmem_region">physmem_region</dfn>;</td></tr>
<tr><th id="1269">1269</th><td>  <em>int</em> <dfn class="decl field" id="(anonymous)::physmem_region_allocated" title='(anonymous struct)::physmem_region_allocated' data-ref="(anonymous)::physmem_region_allocated">physmem_region_allocated</dfn>;</td></tr>
<tr><th id="1270">1270</th><td>} <dfn class="typedef" id="ixge_main_t" title='ixge_main_t' data-type='struct ixge_main_t' data-ref="ixge_main_t">ixge_main_t</dfn>;</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td><b>extern</b> <a class="typedef" href="#ixge_main_t" title='ixge_main_t' data-type='struct ixge_main_t' data-ref="ixge_main_t">ixge_main_t</a> <dfn class="decl" id="ixge_main" title='ixge_main' data-ref="ixge_main">ixge_main</dfn>;</td></tr>
<tr><th id="1273">1273</th><td><b>extern</b> <a class="typedef" href="../../vnet/interface.h.html#vnet_device_class_t" title='vnet_device_class_t' data-type='struct _vnet_device_class' data-ref="vnet_device_class_t">vnet_device_class_t</a> <dfn class="decl" id="ixge_device_class" title='ixge_device_class' data-ref="ixge_device_class">ixge_device_class</dfn>;</td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td><b>typedef</b> <b>enum</b></td></tr>
<tr><th id="1276">1276</th><td>{</td></tr>
<tr><th id="1277">1277</th><td>  <dfn class="enum" id="IXGE_RX_NEXT_IP4_INPUT" title='IXGE_RX_NEXT_IP4_INPUT' data-ref="IXGE_RX_NEXT_IP4_INPUT">IXGE_RX_NEXT_IP4_INPUT</dfn>,</td></tr>
<tr><th id="1278">1278</th><td>  <dfn class="enum" id="IXGE_RX_NEXT_IP6_INPUT" title='IXGE_RX_NEXT_IP6_INPUT' data-ref="IXGE_RX_NEXT_IP6_INPUT">IXGE_RX_NEXT_IP6_INPUT</dfn>,</td></tr>
<tr><th id="1279">1279</th><td>  <dfn class="enum" id="IXGE_RX_NEXT_ETHERNET_INPUT" title='IXGE_RX_NEXT_ETHERNET_INPUT' data-ref="IXGE_RX_NEXT_ETHERNET_INPUT">IXGE_RX_NEXT_ETHERNET_INPUT</dfn>,</td></tr>
<tr><th id="1280">1280</th><td>  <dfn class="enum" id="IXGE_RX_NEXT_DROP" title='IXGE_RX_NEXT_DROP' data-ref="IXGE_RX_NEXT_DROP">IXGE_RX_NEXT_DROP</dfn>,</td></tr>
<tr><th id="1281">1281</th><td>  <dfn class="enum" id="IXGE_RX_N_NEXT" title='IXGE_RX_N_NEXT' data-ref="IXGE_RX_N_NEXT">IXGE_RX_N_NEXT</dfn>,</td></tr>
<tr><th id="1282">1282</th><td>} <dfn class="typedef" id="ixge_rx_next_t" title='ixge_rx_next_t' data-type='enum ixge_rx_next_t' data-ref="ixge_rx_next_t">ixge_rx_next_t</dfn>;</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><em>void</em> <a class="decl fn" href="ixge.c.html#ixge_set_next_node" title='ixge_set_next_node' data-ref="ixge_set_next_node" id="ixge_set_next_node">ixge_set_next_node</a> (<a class="typedef" href="#ixge_rx_next_t" title='ixge_rx_next_t' data-type='enum ixge_rx_next_t' data-ref="ixge_rx_next_t">ixge_rx_next_t</a>, <em>char</em> *);</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td><u>#<span data-ppcond="16">endif</span> /* included_ixge_h */</u></td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td><i>/*</i></td></tr>
<tr><th id="1289">1289</th><td><i> * fd.io coding-style-patch-verification: ON</i></td></tr>
<tr><th id="1290">1290</th><td><i> *</i></td></tr>
<tr><th id="1291">1291</th><td><i> * Local Variables:</i></td></tr>
<tr><th id="1292">1292</th><td><i> * eval: (c-set-style "gnu")</i></td></tr>
<tr><th id="1293">1293</th><td><i> * End:</i></td></tr>
<tr><th id="1294">1294</th><td><i> */</i></td></tr>
<tr><th id="1295">1295</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ixge.c.html'>vpp_1804/src/plugins/ixge/ixge.c</a><br/>Generated on <em>2018-Jul-30</em> from project vpp_1804 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
