{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 13:26:46 2014 " "Info: Processing started: Thu Oct 02 13:26:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter2 -c counter2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter2 -c counter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CCLK " "Info: Assuming node \"CCLK\" is an undefined clock" {  } { { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 408 -272 -104 424 "CCLK" "" } } } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[5\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[5\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[3\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[3\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[4\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[4\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[0\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[0\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[2\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[2\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[6\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[6\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[7\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[7\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst\|count_reg\[1\] " "Info: Detected ripple clock \"debounce:inst\|count_reg\[1\]\" as buffer" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst\|count_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CCLK register debounce:inst\|count_reg\[1\] register debounce:inst\|count_reg\[4\] 113.64 MHz 8.8 ns Internal " "Info: Clock \"CCLK\" has Internal fmax of 113.64 MHz between source register \"debounce:inst\|count_reg\[1\]\" and destination register \"debounce:inst\|count_reg\[4\]\" (period= 8.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.800 ns + Longest register register " "Info: + Longest register to register delay is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:inst\|count_reg\[1\] 1 REG LC35 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC35; Fanout = 21; REG Node = 'debounce:inst\|count_reg\[1\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst|count_reg[1] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.000 ns debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[5\]~88 2 COMB LC33 1 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC33; Fanout = 1; COMB Node = 'debounce:inst\|lpm_add_sub:op_1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[5\]~88'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { debounce:inst|count_reg[1] debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 4.800 ns debounce:inst\|count_reg\[4\] 3 REG LC34 16 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 4.800 ns; Loc. = LC34; Fanout = 16; REG Node = 'debounce:inst\|count_reg\[4\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 debounce:inst|count_reg[4] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 79.17 % ) " "Info: Total cell delay = 3.800 ns ( 79.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 20.83 % ) " "Info: Total interconnect delay = 1.000 ns ( 20.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { debounce:inst|count_reg[1] debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 debounce:inst|count_reg[4] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { debounce:inst|count_reg[1] {} debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 {} debounce:inst|count_reg[4] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 3.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CCLK destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CCLK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CCLK 1 CLK PIN_83 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CCLK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCLK } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 408 -272 -104 424 "CCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns debounce:inst\|count_reg\[4\] 2 REG LC34 16 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC34; Fanout = 16; REG Node = 'debounce:inst\|count_reg\[4\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CCLK debounce:inst|count_reg[4] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[4] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CCLK source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CCLK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CCLK 1 CLK PIN_83 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CCLK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCLK } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 408 -272 -104 424 "CCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns debounce:inst\|count_reg\[1\] 2 REG LC35 21 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC35; Fanout = 21; REG Node = 'debounce:inst\|count_reg\[1\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[4] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { debounce:inst|count_reg[1] debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 debounce:inst|count_reg[4] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { debounce:inst|count_reg[1] {} debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88 {} debounce:inst|count_reg[4] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 3.000ns 0.800ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[4] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CCLK Q3 JK3 9.500 ns register " "Info: tco from clock \"CCLK\" to destination pin \"Q3\" through register \"JK3\" is 9.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CCLK source 6.500 ns + Longest register " "Info: + Longest clock path from clock \"CCLK\" to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CCLK 1 CLK PIN_83 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CCLK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCLK } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 408 -272 -104 424 "CCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.500 ns debounce:inst\|count_reg\[1\] 2 REG LC35 21 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC35; Fanout = 21; REG Node = 'debounce:inst\|count_reg\[1\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { CCLK debounce:inst|count_reg[1] } "NODE_NAME" } } { "debounce.tdf" "" { Text "E:/CEG2136 Lab2/counter2/debounce.tdf" 15 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 6.500 ns JK3 3 REG LC21 4 " "Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC21; Fanout = 4; REG Node = 'JK3'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { debounce:inst|count_reg[1] JK3 } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 40 440 504 120 "JK3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { CCLK debounce:inst|count_reg[1] JK3 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} JK3 {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 3.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 40 440 504 120 "JK3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Longest register pin " "Info: + Longest register to pin delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JK3 1 REG LC21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC21; Fanout = 4; REG Node = 'JK3'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JK3 } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 40 440 504 120 "JK3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Q3 2 PIN PIN_20 0 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'Q3'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { JK3 Q3 } "NODE_NAME" } } { "counter2.bdf" "" { Schematic "E:/CEG2136 Lab2/counter2/counter2.bdf" { { 56 592 768 72 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 100.00 % ) " "Info: Total cell delay = 2.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { JK3 Q3 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { JK3 {} Q3 {} } { 0.000ns 0.000ns } { 0.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { CCLK debounce:inst|count_reg[1] JK3 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { CCLK {} CCLK~out {} debounce:inst|count_reg[1] {} JK3 {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 3.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { JK3 Q3 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { JK3 {} Q3 {} } { 0.000ns 0.000ns } { 0.000ns 2.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 13:26:46 2014 " "Info: Processing ended: Thu Oct 02 13:26:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
