{
  "processor": "U8001",
  "manufacturer": "VEB Mikroelektronik Erfurt (East Germany/DDR)",
  "year": 1984,
  "schema_version": "1.0",
  "source": "U8001 datasheet; Zilog Z8000 CPU Technical Manual cross-reference",
  "base_architecture": "z8000",
  "base_timing_reference": "../../zilog/z8000/timing/z8000_timing.json",
  "timing_notes": "East German clone of Zilog Z8001 (segmented Z8000). Cycle-identical to Z8001. 16-bit CPU with segmented addressing. Used in DDR industrial systems. The Z8001 variant adds segment registers over the non-segmented Z8002.",
  "instruction_count": 414,
  "instructions": [
    {"mnemonic": "LD R,R", "opcode": "0xA100", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Load word register"},
    {"mnemonic": "LD R,@R", "opcode": "0x2100", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD R,addr", "opcode": "0x6100", "bytes": 4, "cycles": 9, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD R,#imm", "opcode": "0x2100", "bytes": 4, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD @R,R", "opcode": "0x2F00", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD addr,R", "opcode": "0x6F00", "bytes": 4, "cycles": 11, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDB R,R", "opcode": "0xA000", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Load byte"},
    {"mnemonic": "LDB R,@R", "opcode": "0x2000", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDB R,#imm", "opcode": "0xC000", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDL RR,RR", "opcode": "0x9400", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Load long (32-bit)"},
    {"mnemonic": "LDL RR,@R", "opcode": "0x1400", "bytes": 2, "cycles": 11, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDL RR,#imm", "opcode": "0x1400", "bytes": 6, "cycles": 11, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "POP R,@R", "opcode": "0x9700", "bytes": 2, "cycles": 8, "category": "stack", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Pop from stack"},
    {"mnemonic": "PUSH @R,R", "opcode": "0x9300", "bytes": 2, "cycles": 9, "category": "stack", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Push to stack"},
    {"mnemonic": "EX R,R", "opcode": "0xAD00", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Exchange registers"},
    {"mnemonic": "ADD R,R", "opcode": "0x8100", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": "Add word"},
    {"mnemonic": "ADD R,@R", "opcode": "0x0100", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "CZSV-H", "notes": ""},
    {"mnemonic": "ADD R,#imm", "opcode": "0x0100", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSV-H", "notes": ""},
    {"mnemonic": "ADDL RR,RR", "opcode": "0x9600", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Add long"},
    {"mnemonic": "SUB R,R", "opcode": "0x8300", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": "Subtract word"},
    {"mnemonic": "SUB R,#imm", "opcode": "0x0300", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSV-H", "notes": ""},
    {"mnemonic": "SUBL RR,RR", "opcode": "0x9200", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Subtract long"},
    {"mnemonic": "CP R,R", "opcode": "0x8B00", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Compare word"},
    {"mnemonic": "CP R,#imm", "opcode": "0x0B00", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "AND R,R", "opcode": "0x8700", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "AND word"},
    {"mnemonic": "OR R,R", "opcode": "0x8500", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "OR word"},
    {"mnemonic": "XOR R,R", "opcode": "0x8900", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "XOR word"},
    {"mnemonic": "COM R", "opcode": "0x8D00", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "Complement"},
    {"mnemonic": "NEG R", "opcode": "0x8C00", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Negate"},
    {"mnemonic": "INC R,#n", "opcode": "0xA900", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSV--", "notes": "Increment by n"},
    {"mnemonic": "DEC R,#n", "opcode": "0xAB00", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSV--", "notes": "Decrement by n"},
    {"mnemonic": "MULT RR,R", "opcode": "0x9900", "bytes": 2, "cycles": 70, "category": "multiply", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Multiply 16x16->32; ~70 cycles"},
    {"mnemonic": "MULTL RQ,RR", "opcode": "0x9800", "bytes": 2, "cycles": 282, "category": "multiply", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Multiply 32x32->64; ~282 cycles"},
    {"mnemonic": "DIV RR,R", "opcode": "0x9B00", "bytes": 2, "cycles": 107, "category": "divide", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Divide 32/16->16,16; ~107 cycles"},
    {"mnemonic": "DIVL RQ,RR", "opcode": "0x9A00", "bytes": 2, "cycles": 744, "category": "divide", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Divide 64/32->32,32; ~744 cycles"},
    {"mnemonic": "SLA R,#n", "opcode": "0xB309", "bytes": 2, "cycles": 13, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV0-", "notes": "Shift left arithmetic; 13+n cycles"},
    {"mnemonic": "SRA R,#n", "opcode": "0xB309", "bytes": 2, "cycles": 13, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV0-", "notes": "Shift right arithmetic; 13+n cycles"},
    {"mnemonic": "SRL R,#n", "opcode": "0xB309", "bytes": 2, "cycles": 13, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS-0-", "notes": "Shift right logical"},
    {"mnemonic": "RL R,#n", "opcode": "0xB300", "bytes": 2, "cycles": 13, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS-0-", "notes": "Rotate left"},
    {"mnemonic": "BIT R,#b", "opcode": "0xA700", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "-Z----", "notes": "Test bit"},
    {"mnemonic": "SET R,#b", "opcode": "0xA500", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "", "notes": "Set bit"},
    {"mnemonic": "RES R,#b", "opcode": "0xA300", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "", "notes": "Reset bit"},
    {"mnemonic": "JP cc,addr", "opcode": "0x1E00", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Conditional jump; 7 taken, 7 not taken"},
    {"mnemonic": "JP addr", "opcode": "0x5E00", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Unconditional jump"},
    {"mnemonic": "JR cc,disp", "opcode": "0xE000", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Relative jump; 6 cycles"},
    {"mnemonic": "CALL addr", "opcode": "0x5F00", "bytes": 4, "cycles": 12, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Call subroutine"},
    {"mnemonic": "CALL cc,addr", "opcode": "0x1F00", "bytes": 4, "cycles": 12, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Conditional call"},
    {"mnemonic": "RET cc", "opcode": "0x9E00", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Conditional return; 7 taken, 7 not"},
    {"mnemonic": "IRET", "opcode": "0x7B00", "bytes": 2, "cycles": 13, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Interrupt return"},
    {"mnemonic": "DJNZ R,disp", "opcode": "0xF000", "bytes": 2, "cycles": 11, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Dec and jump if not zero"},
    {"mnemonic": "SC #imm", "opcode": "0x7F00", "bytes": 2, "cycles": 33, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "System call; 33 cycles"},
    {"mnemonic": "IN R,port", "opcode": "0x3A00", "bytes": 4, "cycles": 10, "category": "io", "addressing_mode": "direct", "flags_affected": "", "notes": "Input from port"},
    {"mnemonic": "OUT port,R", "opcode": "0x3B00", "bytes": 4, "cycles": 10, "category": "io", "addressing_mode": "direct", "flags_affected": "", "notes": "Output to port"},
    {"mnemonic": "EI", "opcode": "0x7C04", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "opcode": "0x7C00", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Disable interrupts"},
    {"mnemonic": "NOP", "opcode": "0x8D07", "bytes": 2, "cycles": 7, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": "No operation"},
    {"mnemonic": "HALT", "opcode": "0x7A00", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Halt CPU"}
  ]
}
