// Seed: 1039179249
module module_0 (
    input wand id_0,
    output tri id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    output wor id_8,
    output uwire id_9,
    input wor id_10,
    output wor id_11,
    output uwire id_12,
    output uwire id_13,
    input uwire id_14,
    input supply0 id_15,
    output tri id_16,
    input tri id_17,
    input wire id_18,
    output supply1 id_19,
    input tri id_20,
    input wor id_21,
    input tri1 id_22,
    input tri id_23,
    input wand id_24,
    input supply1 id_25,
    input wand id_26
);
  wire id_28;
  assign id_28 = id_20;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    output uwire id_7
);
  always @(posedge id_4) begin
    id_0 <= 1;
  end
  module_0(
      id_6,
      id_2,
      id_1,
      id_5,
      id_6,
      id_1,
      id_1,
      id_2,
      id_7,
      id_1,
      id_3,
      id_7,
      id_1,
      id_7,
      id_3,
      id_5,
      id_7,
      id_3,
      id_3,
      id_7,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
