{"Michael A. Schuette": [0, ["An Instruction-Level Performance Analysis of the Multiflow TRACE 14/300", ["Michael A. Schuette", "John Paul Shen"], "https://doi.org/10.1145/123465.123468", 10, "micro", 1991]], "William Marcus Miller": [0, ["A Quantitative Analysis of Locality in Dataflow Programs", ["William Marcus Miller", "Walid A. Najjar", "A. P. Wim Bohm"], "https://doi.org/10.1145/123465.123469", 7, "micro", 1991]], "Jeffrey C. Becker": [0, ["An Analysis of the Information Content of Address Reference Streams", ["Jeffrey C. Becker", "Arvin Park", "Matthew K. Farrens"], "https://doi.org/10.1145/123465.123470", 6, "micro", 1991]], "Pohua P. Chang": [7.815729759386159e-06, ["Comparing Static and Dynamic Code Scheduling for Multiple-Instruction-Issue Processors", ["Pohua P. Chang", "William Y. Chen", "Scott A. Mahlke", "Wen-mei W. Hwu"], "https://doi.org/10.1145/123465.123471", 9, "micro", 1991]], "Michael Butler": [0, ["The Effect of Real Data Cache Behavior on the Performance of a Microarchitecture that Supports Dynamic Scheduling", ["Michael Butler", "Yale N. Patt"], "https://doi.org/10.1145/123465.123472", 8, "micro", 1991]], "Brian K. Bray": [0, ["Strategies for Branch Target Buffers", ["Brian K. Bray", "Michael J. Flynn"], "https://doi.org/10.1145/123465.123473", 9, "micro", 1991]], "Tse-Yu Yeh": [0, ["Two-Level Adaptive Training Branch Prediction", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1145/123465.123475", 11, "micro", 1991]], "Matthew K. Farrens": [0, ["Workload and Implementation Considerations for Dynamic Base Register Caching", ["Matthew K. Farrens", "Arvin Park"], "https://doi.org/10.1145/123465.123476", 7, "micro", 1991]], "William Y. Chen": [0, ["Data Access Microarchitectures for Superscalar Processors with Compiler-Assisted Data Prefetching", ["William Y. Chen", "Scott A. Mahlke", "Pohua P. Chang", "Wen-mei W. Hwu"], "https://doi.org/10.1145/123465.123478", 5, "micro", 1991]], "Jan Hoogerbrugge": [0, ["Software Pipelining for Transport-Triggered Architectures", ["Jan Hoogerbrugge", "Henk Corporaal", "Hans Mulder"], "https://doi.org/10.1145/123465.123479", 8, "micro", 1991]], "Reese B. Jones": [0, ["Software Pipelining: An Evaluation of Enhanced Pipelining", ["Reese B. Jones", "Vicki H. Allan"], "https://doi.org/10.1145/123465.123481", 11, "micro", 1991]], "Mark Smotherman": [0, ["Efficient DAG Construction and Heuristic Calculation for Instruction Scheduling", ["Mark Smotherman", "Sanjay Krishnamurthy", "P. S. Aravind", "David Hunnicutt"], "https://doi.org/10.1145/123465.123482", 10, "micro", 1991]], "David Bernstein": [0, ["Code Duplication: An Assist for Global Instruction Scheduling", ["David Bernstein", "Doron Cohen", "Hugo Krawczyk"], "https://doi.org/10.1145/123465.123486", 11, "micro", 1991]], "Mauricio Breternitz Jr.": [0, ["Implementation Optimization Techniques for Architecture Synthesis of Application-Specific Processors", ["Mauricio Breternitz Jr.", "John Paul Shen"], "https://doi.org/10.1145/123465.123488", 10, "micro", 1991]], "Ramesh Karri": [0, ["ALPS: An Algorithm for Pipeline Data Path Synthesis", ["Ramesh Karri", "Alex Orailoglu"], "https://doi.org/10.1145/123465.123490", 9, "micro", 1991]], "Robert A. Walker": [0, ["Increasing User Interaction During High-Level Synthesis", ["Robert A. Walker", "Shivkumar Ramabadran", "Rajive Joshi", "Steinar Flatland"], "https://doi.org/10.1145/123465.123493", 10, "micro", 1991]], "Gautam B. Singh": [0, ["GRIP: Graphics Reduced Instruction Processor", ["Gautam B. Singh"], "https://doi.org/10.1145/123465.123495", 10, "micro", 1991]], "Bruce K. Holmer": [0, ["Viewing Instruction Set Design as an Optimization Problem", ["Bruce K. Holmer", "Alvin M. Despain"], "https://doi.org/10.1145/123465.123497", 10, "micro", 1991]], "Mario Nemirovsky": [0, ["DISC: Dynamic Instruction Stream Computer", ["Mario Nemirovsky", "Forrest Brewer", "Roger C. Wood"], "https://doi.org/10.1145/123465.123498", 9, "micro", 1991]], "Haigeng Wang": [3.0304839128802996e-05, ["A New Technique for Induction Variable Removal", ["Haigeng Wang", "Alexandru Nicolau", "Roni Potasman"], "https://doi.org/10.1145/123465.123501", 9, "micro", 1991]], "Gerben Essink": [0, ["Architecture and Programming of a VLIW Style Programmable Video Signal Processor", ["Gerben Essink", "Emile H. L. Aarts", "R. van Dongen", "Piet J. van Gerwen", "Jan H. M. Korst", "Kees A. Vissers"], "https://doi.org/10.1145/123465.123502", 8, "micro", 1991]], "Fredrik Dahlgren": [0, ["On Reconfigurable On-Chip Data Caches", ["Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1145/123465.123504", 10, "micro", 1991]], "Sunah Lee": [0.6469362676143646, ["Executing Loops on a Fine-Grained MIMD Architecture", ["Sunah Lee", "Rajiv Gupta"], "https://doi.org/10.1145/123465.123505", 7, "micro", 1991]], "Steven J. Beaty": [0, ["Genetic Algorithms and Instruction Scheduling", ["Steven J. Beaty"], "https://doi.org/10.1145/123465.123507", 6, "micro", 1991]], "Bogong Su": [0, ["GURPR*: A New Global Software Pipelining Algorithm", ["Bogong Su", "Jian Wang"], "https://doi.org/10.1145/123465.123509", 5, "micro", 1991]], "Samarina Makhdoom": [0, ["Register/File/Cache Microarchitecture Study Using VHDL", ["Samarina Makhdoom", "Daniel Tabak", "Richard Auletta"], "https://doi.org/10.1145/123465.123510", 6, "micro", 1991]]}