               ramulator.active_cycles_0           131707635                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           131707635                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           679031431                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            4.951463                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0           131707635                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           133682595                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           679031431                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            4.951463                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0           102866555                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0           102866555                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0           169757397                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            1.237862                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            39350024                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            39350024                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            41733741                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.304320                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            40127104                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            40127104                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            42676286                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.311193                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            39944242                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            39944242                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            42529551                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.310123                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            40299939                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            40299939                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            42817819                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.312225                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1           102324039                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1           102324039                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1           168000448                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            1.225051                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            39125996                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            39125996                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            41526172                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.302807                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            39454439                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            39454439                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            41923923                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.305707                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            39996864                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            39996864                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            42403260                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.309202                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            39770191                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            39770191                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            42147093                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.307334                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2           103106243                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2           103106243                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2           170255157                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            1.241492                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            40093431                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            40093431                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            42534257                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.310158                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            40092634                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            40092634                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            42529494                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.310123                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            40445868                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            40445868                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            42909386                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.312893                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            39816291                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            39816291                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            42282020                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.308318                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3           103342164                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3           103342164                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3           171018429                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            1.247058                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            40543987                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            40543987                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            43048804                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.313910                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            39893306                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            39893306                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            42370420                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.308963                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            40457532                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            40457532                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            42974198                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.313366                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            40068605                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            40068605                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            42625007                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.310819                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           976313344                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           106239808                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             2317140                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core             9934878                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             4662875                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             2025856                                      # Number of row hits for read requests per channel per core
                                     [0]           2025856.0                                      # 
ramulator.read_row_misses_channel_0_core             9237577                                      # Number of row misses for read requests per channel per core
                                     [0]           9237577.0                                      # 
ramulator.read_row_conflicts_channel_0_core             3991463                                      # Number of row conflicts for read requests per channel per core
                                     [0]           3991463.0                                      # 
 ramulator.write_row_hits_channel_0_core              291284                                      # Number of row hits for write requests per channel per core
                                     [0]            291284.0                                      # 
ramulator.write_row_misses_channel_0_core              697301                                      # Number of row misses for write requests per channel per core
                                     [0]            697301.0                                      # 
ramulator.write_row_conflicts_channel_0_core              671412                                      # Number of row conflicts for write requests per channel per core
                                     [0]            671412.0                                      # 
      ramulator.useless_activates_0_core               15430                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           83.916996                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0          1280162753                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0           11.493681                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          1576215046                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            7.728093                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0          1059811613                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            3.765588                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           516403433                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits           2025856.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]           2025856.0                                      # 
            ramulator.record_read_misses           9237577.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]           9237577.0                                      # 
         ramulator.record_read_conflicts           3991463.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           3991463.0                                      # 
             ramulator.record_write_hits            291284.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]            291284.0                                      # 
           ramulator.record_write_misses            697301.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]            697301.0                                      # 
        ramulator.record_write_conflicts            671412.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]            671412.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           137137531                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests            16915104                                      # Number of incoming requests to DRAM
                 ramulator.read_requests            15255107                                      # Number of incoming read requests to DRAM per core
                                     [0]          15255107.0                                      # 
                ramulator.write_requests             1659997                                      # Number of incoming write requests to DRAM per core
                                     [0]           1659997.0                                      # 
       ramulator.ramulator_active_cycles           131707635                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel          16915104.0                                      # Number of incoming requests to each DRAM channel
                                     [0]          16915104.0                                      # 
ramulator.incoming_read_reqs_per_channel          15255107.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]          15255107.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          1576215046                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum          1059811613                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           516403433                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           11.493681                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            7.728093                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            3.765588                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests          15255107.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]          15255107.0                                      # 
         ramulator.record_write_requests           1659997.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           1659997.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           365700083                                      # cpu cycle number
            ramulator.record_cycs_core_0           365700083                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           135350276                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000000                                      # cpu instruction number
