VHDL code of  behavioral model of <b>and_gate</b> and its test bench code.
