advisory_id: CVE-2025-63384
datasource_id: vulnrichment_importer_v2/CVE-2025-63384
datasource_url: https://github.com/cisagov/vulnrichment/blob/develop/2025/63xxx/CVE-2025-63384.json
aliases: []
summary: A vulnerability was discovered in RISC-V Rocket-Chip v1.6 and before implementation
  where the SRET (Supervisor-mode Exception Return) instruction fails to correctly transition
  the processor's privilege level. Instead of downgrading from Machine-mode (M-mode) to Supervisor-mode
  (S-mode) as specified by the sstatus.SPP bit, the processor incorrectly remains in M-mode,
  leading to a critical privilege retention vulnerability.
impacted_packages: []
severities:
  - score: '6.5'
    scoring_system: cvssv3.1
    scoring_elements: CVSS:3.1/AV:N/AC:L/PR:L/UI:N/S:U/C:H/I:N/A:N
    published_at: None
    url:
  - score: Track
    scoring_system: ssvc
    scoring_elements: SSVCv2/E:N/A:N/T:T/P:M/B:A/M:M/D:T/2025-11-12T20:38:19Z/
    published_at: None
    url:
weaknesses: []
references:
  - url: https://github.com/107040503/RISC-V-Vulnerability-Disclosure_SRET
    reference_type:
    reference_id:
  - url: https://github.com/chipsalliance/rocket-chip.git
    reference_type:
    reference_id:
