-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    OutConv1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    OutConv1_ce0 : OUT STD_LOGIC;
    OutConv1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    OutConv1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    OutConv1_ce1 : OUT STD_LOGIC;
    OutConv1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    OutPool0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    OutPool0_ce0 : OUT STD_LOGIC;
    OutPool0_we0 : OUT STD_LOGIC;
    OutPool0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_F600 : STD_LOGIC_VECTOR (15 downto 0) := "1111011000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln8_fu_136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln19_fu_306_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln19_reg_400 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln16_fu_290_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln16_1_fu_301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_fu_362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_fu_68 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln21_fu_312_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_y_load : STD_LOGIC_VECTOR (7 downto 0);
    signal z_fu_72 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal select_ln8_1_fu_174_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_z_load : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten16_fu_76 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln8_fu_142_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten16_load : STD_LOGIC_VECTOR (9 downto 0);
    signal OutConv1_ce1_local : STD_LOGIC;
    signal OutConv1_ce0_local : STD_LOGIC;
    signal OutPool0_we0_local : STD_LOGIC;
    signal max_4_fu_353_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool0_ce0_local : STD_LOGIC;
    signal icmp_ln11_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln8_1_fu_168_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_fu_182_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_194_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_186_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl3_fu_202_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_195_fu_206_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_fu_216_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_232_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_196_fu_236_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_246_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_fu_256_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln8_fu_160_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_272_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln15_fu_280_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_cast52_cast_fu_212_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln15_fu_284_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln11_fu_264_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln15_1_fu_295_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln11_1_fu_268_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast55_cast_fu_242_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln17_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_fu_339_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln17_1_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component CNN_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component CNN_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten16_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln8_fu_136_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten16_fu_76 <= add_ln8_fu_142_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten16_fu_76 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    y_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln8_fu_136_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    y_fu_68 <= add_ln21_fu_312_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    y_fu_68 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    z_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln8_fu_136_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    z_fu_72 <= select_ln8_1_fu_174_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    z_fu_72 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln19_reg_400 <= add_ln19_fu_306_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    OutConv1_address0 <= zext_ln16_1_fu_301_p1(11 - 1 downto 0);
    OutConv1_address1 <= zext_ln16_fu_290_p1(11 - 1 downto 0);
    OutConv1_ce0 <= OutConv1_ce0_local;

    OutConv1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            OutConv1_ce0_local <= ap_const_logic_1;
        else 
            OutConv1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    OutConv1_ce1 <= OutConv1_ce1_local;

    OutConv1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            OutConv1_ce1_local <= ap_const_logic_1;
        else 
            OutConv1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    OutPool0_address0 <= zext_ln20_fu_362_p1(10 - 1 downto 0);
    OutPool0_ce0 <= OutPool0_ce0_local;

    OutPool0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            OutPool0_ce0_local <= ap_const_logic_1;
        else 
            OutPool0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    OutPool0_d0 <= max_4_fu_353_p3;
    OutPool0_we0 <= OutPool0_we0_local;

    OutPool0_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            OutPool0_we0_local <= ap_const_logic_1;
        else 
            OutPool0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln15_1_fu_295_p2 <= std_logic_vector(unsigned(zext_ln15_fu_280_p1) + unsigned(zext_ln11_fu_264_p1));
    add_ln15_fu_284_p2 <= std_logic_vector(unsigned(zext_ln15_fu_280_p1) + unsigned(p_cast52_cast_fu_212_p1));
    add_ln19_fu_306_p2 <= std_logic_vector(unsigned(zext_ln11_1_fu_268_p1) + unsigned(p_cast55_cast_fu_242_p1));
    add_ln21_fu_312_p2 <= std_logic_vector(unsigned(select_ln8_fu_160_p3) + unsigned(ap_const_lv8_1));
    add_ln8_1_fu_168_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z_load) + unsigned(ap_const_lv3_1));
    add_ln8_fu_142_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten16_load) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln8_fu_136_p2)
    begin
        if (((icmp_ln8_fu_136_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten16_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten16_fu_76)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten16_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten16_load <= indvar_flatten16_fu_76;
        end if; 
    end process;


    ap_sig_allocacmp_y_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, y_fu_68, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_y_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_y_load <= y_fu_68;
        end if; 
    end process;


    ap_sig_allocacmp_z_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, z_fu_72)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_z_load <= z_fu_72;
        end if; 
    end process;

    empty_195_fu_206_p2 <= std_logic_vector(unsigned(p_shl2_fu_186_p3) + unsigned(p_shl3_fu_202_p1));
    empty_196_fu_236_p2 <= std_logic_vector(unsigned(p_shl_fu_216_p3) + unsigned(p_shl1_fu_232_p1));
    empty_fu_182_p1 <= select_ln8_1_fu_174_p3(2 - 1 downto 0);
    icmp_ln11_fu_154_p2 <= "1" when (ap_sig_allocacmp_y_load = ap_const_lv8_A0) else "0";
    icmp_ln17_1_fu_347_p2 <= "1" when (signed(OutConv1_q0) > signed(max_fu_339_p3)) else "0";
    icmp_ln17_fu_333_p2 <= "1" when (signed(OutConv1_q1) > signed(ap_const_lv16_F600)) else "0";
    icmp_ln8_fu_136_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten16_load = ap_const_lv10_280) else "0";
    max_4_fu_353_p3 <= 
        OutConv1_q0 when (icmp_ln17_1_fu_347_p2(0) = '1') else 
        max_fu_339_p3;
    max_fu_339_p3 <= 
        OutConv1_q1 when (icmp_ln17_fu_333_p2(0) = '1') else 
        ap_const_lv16_F600;
    p_cast52_cast_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_195_fu_206_p2),11));
    p_cast55_cast_fu_242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_196_fu_236_p2),10));
    p_shl1_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_224_p3),9));
    p_shl2_fu_186_p3 <= (empty_fu_182_p1 & ap_const_lv8_0);
    p_shl3_fu_202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_194_p3),10));
    p_shl_fu_216_p3 <= (empty_fu_182_p1 & ap_const_lv7_0);
    select_ln8_1_fu_174_p3 <= 
        add_ln8_1_fu_168_p2 when (icmp_ln11_fu_154_p2(0) = '1') else 
        ap_sig_allocacmp_z_load;
    select_ln8_fu_160_p3 <= 
        ap_const_lv8_0 when (icmp_ln11_fu_154_p2(0) = '1') else 
        ap_sig_allocacmp_y_load;
    tmp_6_fu_224_p3 <= (select_ln8_1_fu_174_p3 & ap_const_lv5_0);
    tmp_8_fu_256_p3 <= (tmp_s_fu_246_p4 & ap_const_lv1_1);
    tmp_9_fu_272_p3 <= (select_ln8_fu_160_p3 & ap_const_lv1_0);
    tmp_fu_194_p3 <= (select_ln8_1_fu_174_p3 & ap_const_lv6_0);
    tmp_s_fu_246_p4 <= empty_195_fu_206_p2(9 downto 1);
    zext_ln11_1_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln8_fu_160_p3),10));
    zext_ln11_fu_264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_256_p3),11));
    zext_ln15_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_272_p3),11));
    zext_ln16_1_fu_301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln15_1_fu_295_p2),64));
    zext_ln16_fu_290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln15_fu_284_p2),64));
    zext_ln20_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln19_reg_400),64));
end behav;
