lbl_80D3DFA0:
/* 80D3DFA0 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80D3DFA4 00000004  7C 08 02 A6 */	mflr r0
/* 80D3DFA8 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80D3DFAC 0000000C  3C 60 80 D4 */	lis r3, data_80D3EC04@ha
/* 80D3DFB0 00000010  38 63 EC 04 */	addi r3, r3, data_80D3EC04@l
/* 80D3DFB4 00000014  4B 52 51 98 */	b ModuleConstructorsX
/* 80D3DFB8 00000018  4B 52 50 D0 */	b ModuleProlog
/* 80D3DFBC 0000001C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80D3DFC0 00000020  7C 08 03 A6 */	mtlr r0
/* 80D3DFC4 00000024  38 21 00 10 */	addi r1, r1, 0x10
/* 80D3DFC8 00000028  4E 80 00 20 */	blr 
