INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/rfile.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro OP_BLTZ redefined [../../../fpga_mips.srcs/sources_1/imports/mips0717/def.h:45]
INFO: [VRFC 10-311] analyzing module rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/alu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro OP_BLTZ redefined [../../../fpga_mips.srcs/sources_1/imports/mips0717/def.h:45]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro OP_BLTZ redefined [../../../fpga_mips.srcs/sources_1/imports/mips0717/def.h:45]
INFO: [VRFC 10-311] analyzing module mipse
INFO: [VRFC 10-2458] undeclared symbol addiu_op, assumed default net type wire [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:35]
INFO: [VRFC 10-2458] undeclared symbol sltu_op, assumed default net type wire [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:46]
INFO: [VRFC 10-2458] undeclared symbol bltz_op, assumed default net type wire [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:48]
INFO: [VRFC 10-2458] undeclared symbol bgez_op, assumed default net type wire [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:49]
INFO: [VRFC 10-2458] undeclared symbol blez_op, assumed default net type wire [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:50]
INFO: [VRFC 10-2458] undeclared symbol sll_op, assumed default net type wire [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:51]
INFO: [VRFC 10-2458] undeclared symbol movz_op, assumed default net type wire [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:52]
INFO: [VRFC 10-2458] undeclared symbol movz_en, assumed default net type wire [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/imem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro OP_BLTZ redefined [../../../fpga_mips.srcs/sources_1/imports/mips0717/def.h:45]
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/dmem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro OP_BLTZ redefined [../../../fpga_mips.srcs/sources_1/imports/mips0717/def.h:45]
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/test_mipse_sim.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro OP_BLTZ redefined [../../../fpga_mips.srcs/sources_1/imports/mips0717/def.h:45]
INFO: [VRFC 10-311] analyzing module test_mipse_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
