Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Nov 25 23:36:52 2018
| Host         : DESKTOP-JBV9JL2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     62.896        0.000                      0                 5053        0.055        0.000                      0                 5053       49.020        0.000                       0                  2104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         62.896        0.000                      0                 5053        0.055        0.000                      0                 5053       49.020        0.000                       0                  2104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       62.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.896ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.324ns  (logic 8.952ns (25.343%)  route 26.372ns (74.657%))
  Logic Levels:           40  (CARRY4=25 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 102.876 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.903     3.197    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X55Y105        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/Q
                         net (fo=3, routed)           1.505     5.158    design_1_i/axi_cusum_0/U0/MM_i/MeansOut[101]
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.124     5.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138/O
                         net (fo=1, routed)           0.000     5.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.832 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.071 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.369    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.671 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.671    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.344    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.885    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.009 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.396    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.520 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.520    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.921 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.930    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.723    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.847 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.829    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    19.953    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.519    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.671 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    23.943    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.291 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.913    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.439 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.439    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.553 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.553    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.327    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.451 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.451    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.984 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.984    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.101 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.218 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.218    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.335    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.452 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.452    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.569 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.569    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.892 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_13/O[1]
                         net (fo=4, routed)           1.562    30.454    design_1_i/axi_cusum_0/MINMAX/C2[25]
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.306    30.760 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_55/O
                         net (fo=1, routed)           0.000    30.760    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][30]_0[0]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.273 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_40/CO[3]
                         net (fo=31, routed)          1.116    32.389    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C1
    SLICE_X40Y125        LUT4 (Prop_lut4_I0_O)        0.124    32.513 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_7/O
                         net (fo=1, routed)           0.962    33.475    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_7_n_0
    SLICE_X39Y135        LUT6 (Prop_lut6_I3_O)        0.124    33.599 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.512    35.111    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_3_n_0
    SLICE_X39Y123        LUT6 (Prop_lut6_I3_O)        0.124    35.235 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0/O
                         net (fo=1, routed)           1.320    36.555    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[15]
    SLICE_X31Y119        LUT6 (Prop_lut6_I3_O)        0.124    36.679 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2/O
                         net (fo=1, routed)           0.402    37.081    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2_n_0
    SLICE_X31Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.205 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           1.316    38.521    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X31Y109        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.697   102.876    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y109        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.147   103.023    
                         clock uncertainty           -1.500   101.522    
    SLICE_X31Y109        FDRE (Setup_fdre_C_D)       -0.105   101.417    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                        101.417    
                         arrival time                         -38.521    
  -------------------------------------------------------------------
                         slack                                 62.896    

Slack (MET) :             63.760ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.489ns  (logic 8.952ns (25.956%)  route 25.537ns (74.044%))
  Logic Levels:           40  (CARRY4=25 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 102.867 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.903     3.197    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X55Y105        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/Q
                         net (fo=3, routed)           1.505     5.158    design_1_i/axi_cusum_0/U0/MM_i/MeansOut[101]
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.124     5.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138/O
                         net (fo=1, routed)           0.000     5.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.832 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.071 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.369    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.671 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.671    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.344    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.885    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.009 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.396    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.520 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.520    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.921 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.930    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.723    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.847 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.829    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    19.953    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.519    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.671 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    23.943    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.291 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.913    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.439 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.439    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.553 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.553    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.327    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.451 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.451    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.984 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.984    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.101 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.218 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.218    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.335    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.452 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.452    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.569 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.569    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.892 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_13/O[1]
                         net (fo=4, routed)           1.562    30.454    design_1_i/axi_cusum_0/MINMAX/C2[25]
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.306    30.760 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_55/O
                         net (fo=1, routed)           0.000    30.760    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][30]_0[0]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.273 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_40/CO[3]
                         net (fo=31, routed)          1.116    32.389    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C1
    SLICE_X40Y125        LUT4 (Prop_lut4_I0_O)        0.124    32.513 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_7/O
                         net (fo=1, routed)           0.962    33.475    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_7_n_0
    SLICE_X39Y135        LUT6 (Prop_lut6_I3_O)        0.124    33.599 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.512    35.111    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_3_n_0
    SLICE_X39Y123        LUT6 (Prop_lut6_I3_O)        0.124    35.235 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0/O
                         net (fo=1, routed)           1.320    36.555    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[15]
    SLICE_X31Y119        LUT6 (Prop_lut6_I3_O)        0.124    36.679 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2/O
                         net (fo=1, routed)           0.402    37.081    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_2_n_0
    SLICE_X31Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.205 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.481    37.686    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X31Y119        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.688   102.867    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                         clock pessimism              0.147   103.014    
                         clock uncertainty           -1.500   101.513    
    SLICE_X31Y119        FDRE (Setup_fdre_C_D)       -0.067   101.446    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                        101.446    
                         arrival time                         -37.686    
  -------------------------------------------------------------------
                         slack                                 63.760    

Slack (MET) :             64.023ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.204ns  (logic 8.952ns (26.173%)  route 25.252ns (73.827%))
  Logic Levels:           40  (CARRY4=25 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.903     3.197    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X55Y105        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/Q
                         net (fo=3, routed)           1.505     5.158    design_1_i/axi_cusum_0/U0/MM_i/MeansOut[101]
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.124     5.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138/O
                         net (fo=1, routed)           0.000     5.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.832 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.071 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.369    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.671 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.671    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.344    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.885    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.009 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.396    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.520 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.520    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.921 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.930    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.723    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.847 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.829    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    19.953    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.519    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.671 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    23.943    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.291 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.913    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.439 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.439    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.553 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.553    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.327    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.451 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.451    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.984 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.984    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.101 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.218 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.218    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.335    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.452 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.452    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.569 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.569    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.892 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_13/O[1]
                         net (fo=4, routed)           1.562    30.454    design_1_i/axi_cusum_0/MINMAX/C2[25]
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.306    30.760 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_55/O
                         net (fo=1, routed)           0.000    30.760    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][30]_0[0]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.273 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_40/CO[3]
                         net (fo=31, routed)          1.294    32.568    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C1
    SLICE_X42Y130        LUT4 (Prop_lut4_I0_O)        0.124    32.692 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_7/O
                         net (fo=1, routed)           0.500    33.191    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_7_n_0
    SLICE_X38Y135        LUT6 (Prop_lut6_I3_O)        0.124    33.315 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_3/O
                         net (fo=1, routed)           0.778    34.093    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_3_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.124    34.217 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           1.356    35.574    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[19]
    SLICE_X34Y120        LUT6 (Prop_lut6_I3_O)        0.124    35.698 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2/O
                         net (fo=1, routed)           0.161    35.859    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2_n_0
    SLICE_X34Y120        LUT5 (Prop_lut5_I0_O)        0.124    35.983 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=2, routed)           1.418    37.401    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X34Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.654   102.833    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.147   102.980    
                         clock uncertainty           -1.500   101.479    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)       -0.056   101.423    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                        101.423    
                         arrival time                         -37.401    
  -------------------------------------------------------------------
                         slack                                 64.023    

Slack (MET) :             64.030ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.083ns  (logic 8.805ns (25.834%)  route 25.278ns (74.166%))
  Logic Levels:           39  (CARRY4=24 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.836     3.130    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X46Y115        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518     3.648 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[3][9]/Q
                         net (fo=9, routed)           1.783     5.431    design_1_i/axi_cusum_0/U0/MM_i/ExpectedMeanOut[9]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124     5.555 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_136/O
                         net (fo=1, routed)           0.000     5.555    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_136_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.135 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.433    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.735 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.285 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.285    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.408    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.522 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.949    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.073 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.460    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.584 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.584    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.985 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.994    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.108    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.222    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.787    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.911 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.893    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    20.017 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    20.017    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.567 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.567    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.681 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.681    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.795 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.804    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.918 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.583    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.735 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    24.007    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.355 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.977    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.731    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.391    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.515 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.515    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.048    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.399    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.516    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.956 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_13/O[1]
                         net (fo=4, routed)           1.562    30.518    design_1_i/axi_cusum_0/MINMAX/C2[25]
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.306    30.824 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_55/O
                         net (fo=1, routed)           0.000    30.824    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][30]_0[0]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.337 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_40/CO[3]
                         net (fo=31, routed)          0.896    32.234    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C1
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124    32.358 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.437    32.795    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[5]_INST_0_i_7_n_0
    SLICE_X38Y124        LUT6 (Prop_lut6_I3_O)        0.124    32.919 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.433    34.352    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[5]_INST_0_i_3_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    34.476 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           1.264    35.740    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[5]
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    35.864 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2/O
                         net (fo=1, routed)           0.154    36.018    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2_n_0
    SLICE_X31Y104        LUT5 (Prop_lut5_I0_O)        0.124    36.142 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=2, routed)           1.071    37.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X33Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.479   102.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)       -0.043   101.243    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                        101.243    
                         arrival time                         -37.213    
  -------------------------------------------------------------------
                         slack                                 64.030    

Slack (MET) :             64.069ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.104ns  (logic 9.038ns (26.502%)  route 25.066ns (73.498%))
  Logic Levels:           38  (CARRY4=23 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 102.831 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.903     3.197    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X55Y105        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/Q
                         net (fo=3, routed)           1.505     5.158    design_1_i/axi_cusum_0/U0/MM_i/MeansOut[101]
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.124     5.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138/O
                         net (fo=1, routed)           0.000     5.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.832 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.071 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.369    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.671 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.671    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.344    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.885    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.009 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.396    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.520 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.520    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.921 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.930    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.723    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.847 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.829    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    19.953    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.519    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.671 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    23.943    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.291 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.913    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.439 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.439    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.553 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.553    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.327    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.451 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.451    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.984 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.984    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.223 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/O[2]
                         net (fo=4, routed)           1.722    29.945    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1][2]
    SLICE_X43Y123        LUT1 (Prop_lut1_I0_O)        0.301    30.246 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    30.246    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/p_0_in[6]
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.796 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.796    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_13_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.910 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.009    30.919    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_13_n_0
    SLICE_X43Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.033    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_13_n_0
    SLICE_X43Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.346 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_13/O[3]
                         net (fo=1, routed)           0.813    32.159    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C0[20]
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.306    32.465 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_7/O
                         net (fo=1, routed)           0.670    33.135    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_7_n_0
    SLICE_X44Y133        LUT6 (Prop_lut6_I3_O)        0.124    33.259 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.602    33.861    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_3_n_0
    SLICE_X49Y130        LUT6 (Prop_lut6_I3_O)        0.124    33.985 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[20]_INST_0/O
                         net (fo=1, routed)           1.424    35.409    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[20]
    SLICE_X33Y123        LUT6 (Prop_lut6_I3_O)        0.124    35.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_2/O
                         net (fo=1, routed)           0.439    35.972    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_2_n_0
    SLICE_X33Y120        LUT5 (Prop_lut5_I0_O)        0.124    36.096 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           1.205    37.301    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X33Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.652   102.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.147   102.978    
                         clock uncertainty           -1.500   101.477    
    SLICE_X33Y108        FDRE (Setup_fdre_C_D)       -0.108   101.369    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                        101.369    
                         arrival time                         -37.301    
  -------------------------------------------------------------------
                         slack                                 64.069    

Slack (MET) :             64.089ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.170ns  (logic 8.952ns (26.198%)  route 25.218ns (73.802%))
  Logic Levels:           40  (CARRY4=25 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.903     3.197    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X55Y105        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/Q
                         net (fo=3, routed)           1.505     5.158    design_1_i/axi_cusum_0/U0/MM_i/MeansOut[101]
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.124     5.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138/O
                         net (fo=1, routed)           0.000     5.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.832 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.071 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.369    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.671 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.671    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.344    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.885    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.009 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.396    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.520 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.520    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.921 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.930    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.723    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.847 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.829    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    19.953    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.519    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.671 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    23.943    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.291 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.913    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.439 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.439    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.553 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.553    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.327    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.451 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.451    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.984 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.984    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.101 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.218 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.218    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.335    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.452 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.452    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.569 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.569    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.892 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_13/O[1]
                         net (fo=4, routed)           1.562    30.454    design_1_i/axi_cusum_0/MINMAX/C2[25]
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.306    30.760 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_55/O
                         net (fo=1, routed)           0.000    30.760    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][30]_0[0]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.273 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_40/CO[3]
                         net (fo=31, routed)          1.183    32.457    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C1
    SLICE_X39Y125        LUT4 (Prop_lut4_I0_O)        0.124    32.581 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.611    33.191    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[14]_INST_0_i_7_n_0
    SLICE_X38Y132        LUT6 (Prop_lut6_I3_O)        0.124    33.315 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.030    34.345    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[14]_INST_0_i_3_n_0
    SLICE_X38Y123        LUT6 (Prop_lut6_I3_O)        0.124    34.469 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[14]_INST_0/O
                         net (fo=1, routed)           1.746    36.215    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[14]
    SLICE_X30Y107        LUT6 (Prop_lut6_I3_O)        0.124    36.339 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2/O
                         net (fo=1, routed)           0.286    36.625    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2_n_0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    36.749 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.618    37.367    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X31Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.698   102.877    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.147   103.024    
                         clock uncertainty           -1.500   101.523    
    SLICE_X31Y107        FDRE (Setup_fdre_C_D)       -0.067   101.456    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                        101.456    
                         arrival time                         -37.367    
  -------------------------------------------------------------------
                         slack                                 64.089    

Slack (MET) :             64.111ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.952ns  (logic 8.805ns (25.934%)  route 25.147ns (74.066%))
  Logic Levels:           39  (CARRY4=24 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.836     3.130    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X46Y115        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518     3.648 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[3][9]/Q
                         net (fo=9, routed)           1.783     5.431    design_1_i/axi_cusum_0/U0/MM_i/ExpectedMeanOut[9]
    SLICE_X57Y121        LUT2 (Prop_lut2_I1_O)        0.124     5.555 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_136/O
                         net (fo=1, routed)           0.000     5.555    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_136_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.135 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.433    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.735 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.285 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.285    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.408    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.522 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.949    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.073 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.460    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.584 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.584    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.985 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.994    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.108    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.222    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.787    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.911 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.893    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    20.017 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    20.017    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.567 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.567    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.681 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.681    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.795 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.804    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.918 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.583    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.735 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    24.007    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.355 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.977    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.731    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.391    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.515 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.515    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.048    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.165 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.165    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.399 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.399    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.516    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.633    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.956 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_13/O[1]
                         net (fo=4, routed)           1.562    30.518    design_1_i/axi_cusum_0/MINMAX/C2[25]
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.306    30.824 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_55/O
                         net (fo=1, routed)           0.000    30.824    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][30]_0[0]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.337 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_40/CO[3]
                         net (fo=31, routed)          0.671    32.008    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C1
    SLICE_X40Y124        LUT4 (Prop_lut4_I0_O)        0.124    32.132 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.483    32.615    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[10]_INST_0_i_7_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I3_O)        0.124    32.739 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.651    33.390    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[10]_INST_0_i_3_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I3_O)        0.124    33.514 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[10]_INST_0/O
                         net (fo=1, routed)           1.731    35.245    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[10]
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    35.369 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.665    36.034    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_2_n_0
    SLICE_X31Y104        LUT5 (Prop_lut5_I0_O)        0.124    36.158 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.924    37.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X33Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.479   102.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)       -0.093   101.193    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                        101.193    
                         arrival time                         -37.082    
  -------------------------------------------------------------------
                         slack                                 64.111    

Slack (MET) :             64.140ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.031ns  (logic 9.142ns (26.864%)  route 24.889ns (73.136%))
  Logic Levels:           41  (CARRY4=26 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.903     3.197    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X55Y105        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/Q
                         net (fo=3, routed)           1.505     5.158    design_1_i/axi_cusum_0/U0/MM_i/MeansOut[101]
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.124     5.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138/O
                         net (fo=1, routed)           0.000     5.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.832 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.071 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.369    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.671 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.671    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.344    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.885    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.009 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.396    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.520 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.520    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.921 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.930    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.723    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.847 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.829    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    19.953    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.519    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.671 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    23.943    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.291 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.913    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.439 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.439    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.553 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.553    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.327    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.451 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.451    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.984 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.984    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.101 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.218 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.218    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.335    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.452 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.452    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.569 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.569    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.788 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_13/O[0]
                         net (fo=4, routed)           1.828    30.616    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_4[0]
    SLICE_X43Y127        LUT1 (Prop_lut1_I0_O)        0.295    30.911 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    30.911    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/p_0_in[24]
    SLICE_X43Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.312 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.312    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_13_n_0
    SLICE_X43Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.551 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[28]_INST_0_i_21/O[2]
                         net (fo=1, routed)           0.963    32.514    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C0[27]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.302    32.816 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.610    33.426    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_7_n_0
    SLICE_X44Y135        LUT6 (Prop_lut6_I3_O)        0.124    33.550 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.444    33.993    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_3_n_0
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.124    34.117 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           1.437    35.554    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[27]
    SLICE_X35Y121        LUT6 (Prop_lut6_I3_O)        0.124    35.678 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2/O
                         net (fo=1, routed)           0.264    35.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2_n_0
    SLICE_X35Y121        LUT5 (Prop_lut5_I0_O)        0.124    36.066 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           1.162    37.228    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X33Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.648   102.827    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.147   102.974    
                         clock uncertainty           -1.500   101.473    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)       -0.105   101.368    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                        101.368    
                         arrival time                         -37.228    
  -------------------------------------------------------------------
                         slack                                 64.140    

Slack (MET) :             64.147ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.088ns  (logic 8.952ns (26.261%)  route 25.136ns (73.739%))
  Logic Levels:           40  (CARRY4=25 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.903     3.197    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X55Y105        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/Q
                         net (fo=3, routed)           1.505     5.158    design_1_i/axi_cusum_0/U0/MM_i/MeansOut[101]
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.124     5.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138/O
                         net (fo=1, routed)           0.000     5.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.832 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.071 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.369    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.671 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.671    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.344    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.885    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.009 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.396    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.520 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.520    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.921 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.930    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.723    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.847 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.829    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    19.953    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.519    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.671 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    23.943    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.291 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.913    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.439 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.439    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.553 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.553    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.327    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.451 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.451    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.984 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.984    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.101 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.218 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.218    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.335    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.452 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.452    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.569 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.569    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.892 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_13/O[1]
                         net (fo=4, routed)           1.562    30.454    design_1_i/axi_cusum_0/MINMAX/C2[25]
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.306    30.760 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_55/O
                         net (fo=1, routed)           0.000    30.760    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][30]_0[0]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.273 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_40/CO[3]
                         net (fo=31, routed)          0.862    32.135    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C1
    SLICE_X41Y122        LUT4 (Prop_lut4_I0_O)        0.124    32.259 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.988    33.247    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_7_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I3_O)        0.124    33.371 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.396    34.767    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_3_n_0
    SLICE_X39Y113        LUT6 (Prop_lut6_I3_O)        0.124    34.891 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           1.355    36.245    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[1]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    36.369 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.304    36.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X33Y102        LUT5 (Prop_lut5_I0_O)        0.124    36.797 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.488    37.285    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.654   102.833    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.147   102.980    
                         clock uncertainty           -1.500   101.479    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)       -0.047   101.432    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                        101.432    
                         arrival time                         -37.285    
  -------------------------------------------------------------------
                         slack                                 64.147    

Slack (MET) :             64.160ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.092ns  (logic 8.952ns (26.258%)  route 25.140ns (73.742%))
  Logic Levels:           40  (CARRY4=25 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 102.834 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.903     3.197    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X55Y105        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][5]/Q
                         net (fo=3, routed)           1.505     5.158    design_1_i/axi_cusum_0/U0/MM_i/MeansOut[101]
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.124     5.282 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138/O
                         net (fo=1, routed)           0.000     5.282    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_138_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.832 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_111_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.071 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_111/O[2]
                         net (fo=8, routed)           1.297     7.369    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/C2[10]
    SLICE_X59Y123        LUT2 (Prop_lut2_I0_O)        0.302     7.671 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_1043/O
                         net (fo=1, routed)           0.000     7.671    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[15][15]_0[1]
    SLICE_X59Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.221 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_772_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457/CO[3]
                         net (fo=1, routed)           0.009     8.344    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_457_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_257/CO[3]
                         net (fo=123, routed)         2.427    10.885    design_1_i/axi_cusum_0/U0/MM_i/CONSTSUBS[3].CONSTSUBS/C1
    SLICE_X50Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.009 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_49/O
                         net (fo=6, routed)           2.388    13.396    design_1_i/axi_cusum_0/U0/MM_i/C3_out[7]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.520 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338/O
                         net (fo=1, routed)           0.000    13.520    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1338_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.921 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212/CO[3]
                         net (fo=1, routed)           0.009    13.930    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1212_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.044    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_977_n_0
    SLICE_X53Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_710_n_0
    SLICE_X53Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_397/CO[3]
                         net (fo=110, routed)         3.451    17.723    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/C1
    SLICE_X56Y117        LUT5 (Prop_lut5_I4_O)        0.124    17.847 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1168/O
                         net (fo=2, routed)           1.982    19.829    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_288[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227/O
                         net (fo=1, routed)           0.000    19.953    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1227_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.503 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.503    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_986_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.617 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/CO[3]
                         net (fo=1, routed)           0.000    20.617    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.731 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398/CO[3]
                         net (fo=1, routed)           0.009    20.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_398_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_181/CO[3]
                         net (fo=48, routed)          1.665    22.519    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X50Y121        LUT5 (Prop_lut5_I4_O)        0.152    22.671 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_43/O
                         net (fo=3, routed)           1.272    23.943    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_384[0]
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.348    24.291 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912/O
                         net (fo=1, routed)           0.622    24.913    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_912_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.439 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641/CO[3]
                         net (fo=1, routed)           0.000    25.439    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_641_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.553 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344/CO[3]
                         net (fo=1, routed)           0.000    25.553    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_344_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_165_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_88/CO[3]
                         net (fo=32, routed)          1.546    27.327    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/C1
    SLICE_X54Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.451 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.451    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_20_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.984 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.984    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_13_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.101 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_13_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.218 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.218    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.335 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.335    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_13_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.452 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.452    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_13_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.569 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.569    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_13_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.892 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_13/O[1]
                         net (fo=4, routed)           1.562    30.454    design_1_i/axi_cusum_0/MINMAX/C2[25]
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.306    30.760 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_55/O
                         net (fo=1, routed)           0.000    30.760    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][30]_0[0]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.273 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_40/CO[3]
                         net (fo=31, routed)          0.862    32.135    design_1_i/axi_cusum_0/U0/MM_i/MINMAX/C1
    SLICE_X41Y122        LUT4 (Prop_lut4_I0_O)        0.124    32.259 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.988    33.247    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_7_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I3_O)        0.124    33.371 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.396    34.767    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0_i_3_n_0
    SLICE_X39Y113        LUT6 (Prop_lut6_I3_O)        0.124    34.891 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           1.355    36.245    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[1]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    36.369 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.304    36.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X33Y102        LUT5 (Prop_lut5_I0_O)        0.124    36.797 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.492    37.289    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X34Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.655   102.834    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism              0.147   102.981    
                         clock uncertainty           -1.500   101.480    
    SLICE_X34Y102        FDRE (Setup_fdre_C_D)       -0.031   101.449    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                        101.449    
                         arrival time                         -37.289    
  -------------------------------------------------------------------
                         slack                                 64.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.243    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.491%)  route 0.235ns (62.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.235     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.398%)  route 0.323ns (69.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.323     1.441    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.951%)  route 0.159ns (53.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     1.213    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/intr2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.646     0.982    design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X31Y126        FDRE                                         r  design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/intr2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.123 r  design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/intr2bus_wrack_reg/Q
                         net (fo=1, routed)           0.052     1.175    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/intr2bus_wrack
    SLICE_X30Y126        LUT4 (Prop_lut4_I2_O)        0.045     1.220 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.220    design_1_i/axi_gpio_0/U0/ip2bus_wrack_i
    SLICE_X30Y126        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.915     1.281    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y126        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                         clock pessimism             -0.286     0.995    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.121     1.116    design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X29Y96         FDRE (Hold_fdre_C_D)         0.078     0.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X29Y96         FDRE (Hold_fdre_C_D)         0.076     0.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.187    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X27Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.928     1.294    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.304     0.990    
    SLICE_X27Y107        FDRE (Hold_fdre_C_D)         0.075     1.065    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X35Y126   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[7][8]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X35Y126   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[7][9]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y127   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[8][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X34Y128   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[8][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X34Y127   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[8][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y130   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[8][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y130   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[8][13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X34Y128   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[8][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y130   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[8][15]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X26Y120   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X26Y120   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X26Y120   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



