// Seed: 2292119986
module module_0 (
    input wand id_0,
    output wand id_1,
    output tri id_2,
    input tri0 id_3,
    output wire id_4,
    input wor id_5
    , id_15,
    output wand id_6,
    input tri id_7,
    output wand id_8,
    input wand id_9,
    input wire id_10,
    input wor id_11,
    output supply1 id_12,
    input tri0 id_13
);
  wire id_16;
  assign id_12 = id_9 >= 1;
  assign module_1.type_8 = 0;
endmodule
module module_0 (
    output wire id_0,
    input tri id_1,
    output wand id_2,
    input tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    output wand id_6,
    input tri0 id_7,
    output uwire id_8,
    input wor id_9,
    input uwire id_10,
    output tri0 id_11,
    output tri id_12,
    input wor id_13,
    input supply1 id_14,
    input uwire id_15,
    input tri1 id_16,
    input wire id_17
    , id_40,
    output tri0 id_18,
    input supply0 id_19,
    input tri1 id_20,
    input wor id_21,
    input tri id_22,
    input wire id_23,
    output uwire id_24,
    output wand id_25,
    output tri0 id_26,
    input tri0 id_27,
    output tri0 id_28,
    input wor id_29
    , id_41,
    input wand id_30,
    input tri0 id_31,
    input wire id_32,
    output wor id_33,
    input wor id_34,
    output supply0 module_1,
    output wor id_36,
    output wor id_37,
    input supply0 id_38
);
  id_42 :
  assert property (@(posedge 1) id_41 ? 1 : id_7)
  else $display(id_42);
  module_0 modCall_1 (
      id_42,
      id_26,
      id_26,
      id_42,
      id_33,
      id_32,
      id_12,
      id_17,
      id_25,
      id_7,
      id_23,
      id_42,
      id_28,
      id_32
  );
  wire id_43;
endmodule
