{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475254467783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475254467788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 11:54:27 2016 " "Processing started: Fri Sep 30 11:54:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475254467788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475254467788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registro -c registro " "Command: quartus_map --read_settings_files=on --write_settings_files=off registro -c registro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475254467788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475254468163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475254468163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchd/latchd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latchd/latchd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latchD-interna " "Found design unit 1: latchD-interna" {  } { { "latchD/latchD.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475254477551 ""} { "Info" "ISGN_ENTITY_NAME" "1 latchD " "Found entity 1: latchD" {  } { { "latchD/latchD.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475254477551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475254477551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-interna " "Found design unit 1: registro-interna" {  } { { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475254477551 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475254477551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475254477551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registro " "Elaborating entity \"registro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475254477574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchD latchD:\\ciclo:31:latch " "Elaborating entity \"latchD\" for hierarchy \"latchD:\\ciclo:31:latch\"" {  } { { "registro.vhd" "\\ciclo:31:latch" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475254477605 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "X latchD:\\ciclo:31:latch\|qn " "Net \"X\", which fans out to \"latchD:\\ciclo:31:latch\|qn\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:31:latch\|qn " "Net is fed by \"latchD:\\ciclo:31:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:30:latch\|qn " "Net is fed by \"latchD:\\ciclo:30:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:29:latch\|qn " "Net is fed by \"latchD:\\ciclo:29:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:28:latch\|qn " "Net is fed by \"latchD:\\ciclo:28:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:27:latch\|qn " "Net is fed by \"latchD:\\ciclo:27:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:26:latch\|qn " "Net is fed by \"latchD:\\ciclo:26:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:25:latch\|qn " "Net is fed by \"latchD:\\ciclo:25:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:24:latch\|qn " "Net is fed by \"latchD:\\ciclo:24:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:23:latch\|qn " "Net is fed by \"latchD:\\ciclo:23:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:22:latch\|qn " "Net is fed by \"latchD:\\ciclo:22:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:21:latch\|qn " "Net is fed by \"latchD:\\ciclo:21:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:20:latch\|qn " "Net is fed by \"latchD:\\ciclo:20:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:19:latch\|qn " "Net is fed by \"latchD:\\ciclo:19:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:18:latch\|qn " "Net is fed by \"latchD:\\ciclo:18:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:17:latch\|qn " "Net is fed by \"latchD:\\ciclo:17:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:16:latch\|qn " "Net is fed by \"latchD:\\ciclo:16:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:15:latch\|qn " "Net is fed by \"latchD:\\ciclo:15:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:14:latch\|qn " "Net is fed by \"latchD:\\ciclo:14:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:13:latch\|qn " "Net is fed by \"latchD:\\ciclo:13:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:12:latch\|qn " "Net is fed by \"latchD:\\ciclo:12:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:11:latch\|qn " "Net is fed by \"latchD:\\ciclo:11:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:10:latch\|qn " "Net is fed by \"latchD:\\ciclo:10:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:9:latch\|qn " "Net is fed by \"latchD:\\ciclo:9:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:8:latch\|qn " "Net is fed by \"latchD:\\ciclo:8:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:7:latch\|qn " "Net is fed by \"latchD:\\ciclo:7:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:6:latch\|qn " "Net is fed by \"latchD:\\ciclo:6:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:5:latch\|qn " "Net is fed by \"latchD:\\ciclo:5:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:4:latch\|qn " "Net is fed by \"latchD:\\ciclo:4:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:3:latch\|qn " "Net is fed by \"latchD:\\ciclo:3:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:2:latch\|qn " "Net is fed by \"latchD:\\ciclo:2:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:1:latch\|qn " "Net is fed by \"latchD:\\ciclo:1:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:0:latch\|qn " "Net is fed by \"latchD:\\ciclo:0:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:31:latch\|qn " "Net is fed by \"latchD:\\ciclo:31:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:30:latch\|qn " "Net is fed by \"latchD:\\ciclo:30:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:29:latch\|qn " "Net is fed by \"latchD:\\ciclo:29:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:28:latch\|qn " "Net is fed by \"latchD:\\ciclo:28:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:27:latch\|qn " "Net is fed by \"latchD:\\ciclo:27:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:26:latch\|qn " "Net is fed by \"latchD:\\ciclo:26:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:25:latch\|qn " "Net is fed by \"latchD:\\ciclo:25:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:24:latch\|qn " "Net is fed by \"latchD:\\ciclo:24:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:23:latch\|qn " "Net is fed by \"latchD:\\ciclo:23:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:22:latch\|qn " "Net is fed by \"latchD:\\ciclo:22:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:21:latch\|qn " "Net is fed by \"latchD:\\ciclo:21:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:20:latch\|qn " "Net is fed by \"latchD:\\ciclo:20:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:19:latch\|qn " "Net is fed by \"latchD:\\ciclo:19:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:18:latch\|qn " "Net is fed by \"latchD:\\ciclo:18:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:17:latch\|qn " "Net is fed by \"latchD:\\ciclo:17:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:16:latch\|qn " "Net is fed by \"latchD:\\ciclo:16:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:15:latch\|qn " "Net is fed by \"latchD:\\ciclo:15:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:14:latch\|qn " "Net is fed by \"latchD:\\ciclo:14:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:13:latch\|qn " "Net is fed by \"latchD:\\ciclo:13:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:12:latch\|qn " "Net is fed by \"latchD:\\ciclo:12:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:11:latch\|qn " "Net is fed by \"latchD:\\ciclo:11:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:10:latch\|qn " "Net is fed by \"latchD:\\ciclo:10:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:9:latch\|qn " "Net is fed by \"latchD:\\ciclo:9:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:8:latch\|qn " "Net is fed by \"latchD:\\ciclo:8:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:7:latch\|qn " "Net is fed by \"latchD:\\ciclo:7:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:6:latch\|qn " "Net is fed by \"latchD:\\ciclo:6:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:5:latch\|qn " "Net is fed by \"latchD:\\ciclo:5:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:4:latch\|qn " "Net is fed by \"latchD:\\ciclo:4:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:3:latch\|qn " "Net is fed by \"latchD:\\ciclo:3:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:2:latch\|qn " "Net is fed by \"latchD:\\ciclo:2:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:1:latch\|qn " "Net is fed by \"latchD:\\ciclo:1:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "latchD:\\ciclo:0:latch\|qn " "Net is fed by \"latchD:\\ciclo:0:latch\|qn\"" {  } { { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1475254477674 ""}  } { { "registro.vhd" "X" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/registro.vhd" 20 -1 0 } } { "latchD/latchD.vhd" "qn" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1475254477674 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 65 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 65 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475254477836 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 30 11:54:37 2016 " "Processing ended: Fri Sep 30 11:54:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475254477836 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475254477836 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475254477836 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475254477836 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 67 s 1  " "Quartus Prime Full Compilation was unsuccessful. 67 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475254478438 ""}
