ncsim: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim> database -open -shm -default waveforms
Created default SHM database waveforms
ncsim> probe -shm -create -depth all -all 
Created probe 1
ncsim> run 
=== Simulation Cycle                  150 ===
[pc=00400000, inst=2402000a] [op=09, rs= 0, rt= 2, rd= 0, imm=000a, f2=0a] [reset=0, halted=0]
Store address:          0,          2, Store word:          x, ALUOUT:         10, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400004, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  2, wr_data: 0000000a
Address: 00000002, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:         10, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  250 ===
[pc=00400004, inst=24080005] [op=09, rs= 0, rt= 8, rd= 0, imm=0005, f2=05] [reset=0, halted=0]
Store address:          0,          1, Store word:          x, ALUOUT:          5, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040000X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  8, wr_data: 00000005
Address: 00000001, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          5, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  350 ===
[pc=00400008, inst=2509012c] [op=09, rs= 8, rt= 9, rd= 0, imm=012c, f2=2c] [reset=0, halted=0]
Store address:          0,         76, Store word:          x, ALUOUT:        305, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040000X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  9, wr_data: 00000131
Address: 0000004c, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          5, alu_in2:        300, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  450 ===
[pc=0040000c, inst=240a01f4] [op=09, rs= 0, rt=10, rd= 0, imm=01f4, f2=34] [reset=0, halted=0]
Store address:          0,        125, Store word:          x, ALUOUT:        500, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 004000XX, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg: 10, wr_data: 000001f4
Address: 0000007d, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:        500, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  550 ===
[pc=00400010, inst=254b0022] [op=09, rs=10, rt=11, rd= 0, imm=0022, f2=22] [reset=0, halted=0]
Store address:          0,        133, Store word:          x, ALUOUT:        534, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040001X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg: 11, wr_data: 00000216
Address: 00000085, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:        500, alu_in2:         34, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  650 ===
[pc=00400014, inst=256b002d] [op=09, rs=11, rt=11, rd= 0, imm=002d, f2=2d] [reset=0, halted=0]
Store address:        534,        144, Store word:          x, ALUOUT:        579, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040001X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg: 11, wr_data: 00000243
Address: 00000090, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:        534, alu_in2:         45, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

[End of program at 0x00400018]
=== Simulation Cycle                  750 ===
[pc=00400018, inst=0000000c] [op=00, rs= 0, rt= 0, rd= 0, imm=000c, f2=0c] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040001X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

--- 18-447 Register file dump ---
=== Simulation Cycle                  750 ===
R          0	= 0x00000000	( 0 )
R          1	= 0x00000000	( 0 )
R          2	= 0x0000000a	( 10 )
R          3	= 0x00000000	( 0 )
R          4	= 0x00000000	( 0 )
R          5	= 0x00000000	( 0 )
R          6	= 0x00000000	( 0 )
R          7	= 0x00000000	( 0 )
R          8	= 0x00000005	( 5 )
R          9	= 0x00000131	( 305 )
R         10	= 0x000001f4	( 500 )
R         11	= 0x00000243	( 579 )
R         12	= 0x00000000	( 0 )
R         13	= 0x00000000	( 0 )
R         14	= 0x00000000	( 0 )
R         15	= 0x00000000	( 0 )
R         16	= 0x00000000	( 0 )
R         17	= 0x00000000	( 0 )
R         18	= 0x00000000	( 0 )
R         19	= 0x00000000	( 0 )
R         20	= 0x00000000	( 0 )
R         21	= 0x00000000	( 0 )
R         22	= 0x00000000	( 0 )
R         23	= 0x00000000	( 0 )
R         24	= 0x00000000	( 0 )
R         25	= 0x00000000	( 0 )
R         26	= 0x00000000	( 0 )
R         27	= 0x00000000	( 0 )
R         28	= 0x00000000	( 0 )
R         29	= 0x00000000	( 0 )
R         30	= 0x00000000	( 0 )
R         31	= 0x00000000	( 0 )
--- End register file dump ---
Simulation complete via $finish(1) at time 750 NS + 4
./src/testbench.v:85 	  $finish;
ncsim> exit 
