#################################################################################################   
# Verification Goal:   Set mstatus.SUM = 0, check execute, read and write access on U-mode      #
#                      page PTE at level 1 in supervisor mode. Should raise fetch, load and     #
#                      store/amo page fault respectively                                        #
#                                                                                               # 
# Feature Discription: If PTE belongs to user mode i.e. its U permission bit is set (pte.u = 1) #
#                      and m/sstatus.SUM = 0, then accessing that PTE in supervisor mode would  #
#                      raise page fault exception of the corresponding access type.             #
#################################################################################################

#=======================================================================================
#   ðŸŒŸ RWX access on U-mode pages in S-mode with s/mstatus.SUM unset at Level1 PTE ðŸŒŸ
#---------------------------------------------------------------------------------------
# Test Description:
#
# If PTE belongs to user mode i.e. its U permission bit is set (pte.u = 1) 
# and m/sstatus.SUM = 0, then accessing that PTE in supervisor mode would 
# raise page fault exception of the corresponding access type.   
#
# ðŸ’« Set PTE.U = 1 and test the execute access
# ðŸ’« Set PTE.U = 1 and test the read access
# ðŸ’« Set PTE.U = 1 and test the write access
#
#=======================================================================================

#include "../../../macros1.h"

#define _MMODE_ "M"
#define _SUMODE_ "SU"

trap_handler:
    csrr t0, mcause                                                 # read the value of mcause
    la t1, rvtest_check                                             # load the address of trvtest_check

    lw t2, 0(t1)                                                    # if cause expected then load 1 else 0
    lw t3, 4(t1)                                                    # load the expected value of mepc
    lw t4, 8(t1)                                                    # load the expected value of mcause

    li  t1, CAUSE_SUPERVISOR_ECALL                                  # load the value of supervisor ecall
    beq t0,t1,next_instr                                            # checks if ecall is occured

    li  t1, CAUSE_USER_ECALL                                        # load the value of user ecall
    beq t0,t1,next_instr                                            # checks for ecall is occured

    beqz t2, exit                                                   # Jumps to exit if cause is not expected
    csrr t5,mepc                                                    # read the value of mepc

    bne t3,t5,exit                                                  # check the value of mepc with it's expected value
    bne  t0, t4, exit                                               # jumps to exit if EXPECTED_CAUSE is'nt equal to mcause

    li t5, CAUSE_FETCH_PAGE_FAULT                                   # load the value of fetch page fault exception
    beq t0,t5,next_instr                                            # if fetch page fault jump to next instr in M mode

continue_execution:

    INCREMENT_MEPC   _SUMODE_                                       # update the value of mepc
    mret

next_instr:

    INCREMENT_MEPC   _MMODE_                                        # update the value of mepc
    li t1,MSTATUS_MPP                                               # update the MPP to MSTATUS_MPP for M mode
    csrs mstatus,t1                                                 # update the value mstatus MPP
    mret

.text
.global _start

_start:
    ALL_MEM_PMP                                                     # PMP permission to all the mem
    la t1,trap_handler                                              # loads the address of trap handler 
    csrw mtvec,t1                                                   # sets the mtvec to trap handler
    
PTE_LEVEL1_SUPERVISOR:

# ----------------LEVEL 1 PTE Setup for load and store test---------------------

    la a1,vm_en                                                     # loads the address of label vm_en
    mv a0, a1                                                       # VA = PA - Identity Map
    ori a2, x0, ( PTE_D | PTE_A | PTE_X | PTE_V )   # sets the permission bits
    PTE_SETUP_RV32(a1, a2, t1, a0, pgtb_l1, LEVEL1)                 # setup the PTE for level1
 
    la a1,rvtest_data                                               # loads the address of label rvtest_data
    mv a0, a1                                                       # VA = PA - Identity Map
    # sets the permission bits
    ori a2, x0, ( PTE_D | PTE_A | PTE_U | PTE_X | PTE_W | PTE_R | PTE_V )
    PTE_SETUP_RV32(a1, a2, t1, a0, pgtb_l1, LEVEL1)                 # setup the PTE for level1   

    la a1,rvtest_check                                              # loads the address of label rvtest_data
    mv a0, a1                                                       # VA = PA - Identity Map                                         
    ori a2, x0, ( PTE_D | PTE_A | PTE_X | PTE_W | PTE_R | PTE_V)    # sets the permission bits
    PTE_SETUP_RV32(a1, a2, t1, a0, pgtb_l1, LEVEL1)                 # setup the PTE for level1

# ----------------Set the SATP and change the mode---------------------


    SATP_SETUP_SV32(pgtb_l1)                                        # set the SATP for virtualization
    li a1, MSTATUS_SUM
    csrc mstatus, a1                                                # Clear mstatus.SUM
    la a1,vm_en                                                     # loads the address of vm_en
    CHANGE_T0_S_MODE(a1)                                            # changes mode M to S and set the MEPC value to a1

# ----------------Virtualization Enabeled---------------------

vm_en:

    li t1,10
pre_load:

    TEST_PROLOG(check_load, CAUSE_LOAD_PAGE_FAULT)                  # load the addr and expected cause

check_load:                                                         # test the load access

    lw t1,0(a1)  
    nop

pre_store:

    TEST_PROLOG(check_store, CAUSE_STORE_PAGE_FAULT)                # load the addr and expected cause

check_store:                                                        # test the store access
    sw t1,0(a1)
    nop                          
    ecall

pre_execute:

    TEST_PROLOG(check_execute, CAUSE_FETCH_PAGE_FAULT)              # load the addr and expected cause
  

PTE_LEVEL1_SUPERVISOR_EXECUTE:

# -------------LEVEL 1 PTE Setup for execute test------------------------
                                                                    # Setup a new PTE to test execute 
    la a1,check_execute                                             # loads the address of label vm_en
    mv a0, a1                                                       # VA = PA - Identity Map
    # sets the permission bits
    ori a2, x0, ( PTE_D | PTE_A | PTE_U | PTE_X | PTE_V )
    PTE_SETUP_RV32(a1, a2, t1, a0, pgtb_l1, LEVEL1)                 # setup the PTE for level1

# ----------------Set the SATP and change the mode---------------------

    SATP_SETUP_SV32(pgtb_l1)                                        # set the SATP for virtualization
    la a1,check_execute                                             # loads the address of check_execute
    CHANGE_T0_S_MODE(a1)                                            # changes mode M to S and set the MEPC 

check_execute:                                                      # test the execute access
    li t1, 0x45                                                     # page fault should raise 

COREV_VERIF_EXIT_LOGIC                                              # Exit logic 

.data  
.align 24
    rvtest_check: 

        .word 0xdeadbeef                                            # 1 for cause expected 0  for no cause 
        .word 0xbeefdead                                            # write the value of mepc here (where  cause is expected)
        .word 0xcafecafe                                            # write the value of expect cause 
.align 22                                     
    rvtest_data:   
        .word 0xbeefcafe                                                 
        .word 0xdeadcafe                                                 
        .word 0xcafecafe                                                 
        .word 0xbeefdead  
.align 12                                                      
    pgtb_l1:                                                       
        .zero 4096                                                 
    pgtb_l0:                                                       
        .zero 4096                                                                                                     

.align 4; .global tohost;   tohost:   .dword 0;
.align 4; .global fromhost; fromhost: .dword 0;