(set-logic HORN)
(set-info :source |
    Benchmark: C_VC
    Output by Princess (http://www.philipp.ruemmer.org/princess.shtml)
|)
(set-info :status unknown)
(declare-datatype bool (
  (true)
  (false)
))
(declare-heap Heap Addr HeapObject
 defObj
 ((HeapObject 0) (TSLL 0)) (
  (
   (O_Int (getInt Int))
   (O_UInt (getUInt Int))
   (O_Addr (getAddr Addr))
   (O_AddrRange (getAddrRange AddrRange))
   (O_TSLL (getTSLL TSLL))
   (defObj)
  )
  (
   (TSLL (|TSLL::next| Addr) (|TSLL::inner| Addr))
  )
))
(declare-fun inv_exit (Heap Addr) Bool)
(declare-fun inv_main1002_2 (Heap Addr) Bool)
(declare-fun inv_main1006_2 (Heap Addr Addr Addr) Bool)
(declare-fun inv_main1028_3 (Heap Addr Addr Addr Int Addr) Bool)
(declare-fun inv_main1065_9 (Heap Addr Int) Bool)
(declare-fun inv_main_24 (Heap Addr Addr Addr) Bool)
(declare-fun inv_main_36 (Heap Addr Addr Addr) Bool)
(declare-fun inv_main_40 (Heap Addr Addr Addr Int Addr) Bool)
(declare-fun inv_main_5 (Heap Addr Addr) Bool)
(assert (forall ((var0 Addr) (var1 Heap)) (or (not (and (= var1 emptyHeap) (= var0 nullAddr))) (inv_main1002_2 var1 var0))))
(assert (forall ((var0 Int) (var1 Addr) (var2 Addr) (var3 Addr) (var4 Heap)) (or (not (and (inv_main_36 var4 var3 var2 var1) (and (= nullAddr var2) (= var0 0)))) (inv_main1065_9 var4 var3 var0))))
(assert (forall ((var0 Addr) (var1 Int) (var2 Addr) (var3 Addr) (var4 Addr) (var5 Heap)) (or (not (and (inv_main_40 var5 var4 var3 var2 var1 var0) (= nullAddr var0))) (inv_exit var5 var4))))
(assert (forall ((var0 Addr) (var1 Int) (var2 Addr) (var3 Addr) (var4 Addr) (var5 Heap)) (or (not (and (inv_main_40 var5 var4 var3 var2 var1 var0) (and (not (= nullAddr (|TSLL::inner| (getTSLL (read var5 var0))))) (not (= nullAddr var0))))) (inv_exit var5 var4))))
(assert (forall ((var0 Addr) (var1 Int) (var2 Addr) (var3 Addr) (var4 Addr) (var5 Heap)) (or (not (and (inv_main_40 var5 var4 var3 var2 var1 var0) (and (not (= nullAddr (|TSLL::next| (getTSLL (read var5 var0))))) (and (= nullAddr (|TSLL::inner| (getTSLL (read var5 var0)))) (not (= nullAddr var0)))))) (inv_exit var5 var4))))
(assert (forall ((var0 Addr) (var1 Int) (var2 Addr) (var3 Addr) (var4 Addr) (var5 Heap)) (or (not (and (inv_main1028_3 var5 var4 var3 var2 var1 var0) (and (not (<= 0 (+ 1 (* (- 1) var1)))) (= nullAddr var0)))) (inv_exit var5 var4))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Heap) (var3 Int) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Bool) (var8 Addr) (var9 TSLL) (var10 Heap) (var11 Addr) (var12 Addr) (var13 Addr) (var14 Addr) (var15 Addr) (var16 Addr) (var17 Addr) (var18 Heap) (var19 Heap) (var20 Addr) (var21 Addr) (var22 Addr) (var23 Addr) (var24 Heap)) (or (not (and (inv_main1006_2 var24 var23 var22 var21) (and (and (= nullAddr var20) (and (and (and (and (and (and (= var19 var18) (= var17 var16)) (= var15 var14)) (= var13 var12)) (= var11 (|TSLL::next| (getTSLL (read var18 var12))))) (and (and (and (and (and (= var10 (newHeap (alloc var24 (O_TSLL var9)))) (or (and var7 (= var8 (newAddr (alloc var24 (O_TSLL var9))))) (and (not var7) (= var8 var23)))) (= var6 var22)) (= var5 var21)) (= var4 (newAddr (alloc var24 (O_TSLL var9))))) (not (= var3 0)))) (and (and (and (= var18 (write var10 var5 (O_TSLL (TSLL var4 (|TSLL::inner| (getTSLL (read var10 var5))))))) (= var16 var8)) (= var14 var6)) (= var12 var5)))) (and (and (and (= var2 (write var19 var11 (O_TSLL (TSLL nullAddr (|TSLL::inner| (getTSLL (read var19 var11))))))) (= var1 var17)) (= var0 var15)) (= var20 var11))))) (inv_exit var2 var1))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Heap) (var3 Int) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Bool) (var8 Addr) (var9 TSLL) (var10 Heap) (var11 Addr) (var12 Addr) (var13 Addr) (var14 Addr) (var15 Addr) (var16 Addr) (var17 Addr) (var18 Heap) (var19 Heap) (var20 Addr) (var21 Addr) (var22 Addr) (var23 Addr) (var24 Heap)) (or (not (and (inv_main1006_2 var24 var23 var22 var21) (and (= var20 nullAddr) (and (and (not (= nullAddr var20)) (and (and (and (and (and (and (= var19 var18) (= var17 var16)) (= var15 var14)) (= var13 var12)) (= var11 (|TSLL::next| (getTSLL (read var18 var12))))) (and (and (and (and (and (= var10 (newHeap (alloc var24 (O_TSLL var9)))) (or (and var7 (= var8 (newAddr (alloc var24 (O_TSLL var9))))) (and (not var7) (= var8 var23)))) (= var6 var22)) (= var5 var21)) (= var4 (newAddr (alloc var24 (O_TSLL var9))))) (not (= var3 0)))) (and (and (and (= var18 (write var10 var5 (O_TSLL (TSLL var4 (|TSLL::inner| (getTSLL (read var10 var5))))))) (= var16 var8)) (= var14 var6)) (= var12 var5)))) (and (and (and (= var2 (write var19 var11 (O_TSLL (TSLL nullAddr (|TSLL::inner| (getTSLL (read var19 var11))))))) (= var1 var17)) (= var0 var15)) (= var20 var11)))))) (inv_exit var2 var1))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Heap) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap) (var9 Addr) (var10 Addr) (var11 Addr) (var12 Heap) (var13 Addr) (var14 Int) (var15 Addr) (var16 Addr) (var17 Addr) (var18 Heap)) (or (not (and (inv_main_24 var18 var17 var16 var15) (and (and (= var14 0) (and (and (= var13 nullAddr) (and (and (and (and (= var12 var18) (= var11 var17)) (= var10 var16)) (= var9 var15)) (= var13 (|TSLL::inner| (getTSLL (read var18 var15)))))) (and (and (and (and (= var8 var12) (= var7 var11)) (= var6 var10)) (= var5 var9)) (= var4 (|TSLL::inner| (getTSLL (read var12 var9))))))) (and (and (and (and (= var3 var8) (= var2 var7)) (= var1 var6)) (= var0 var5)) (or (and (= var4 nullAddr) (= var14 1)) (and (not (= var4 nullAddr)) (= var14 0))))))) (inv_exit var3 var2))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Heap) (var3 Int) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap)) (or (not (and (inv_main1006_2 var8 var7 var6 var5) (and (= nullAddr var4) (and (= var3 0) (and (and (and (= var2 var8) (= var1 var7)) (= var4 var6)) (= var0 nullAddr)))))) (inv_exit var2 var1))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Heap) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap)) (or (not (and (inv_main_36 var8 var7 var6 var5) (and (= nullAddr var4) (and (not (= nullAddr var4)) (and (and (and (and (and (= var3 var8) (= var2 var7)) (= var1 var6)) (= var0 var5)) (= var4 (|TSLL::inner| (getTSLL (read var8 var6))))) (not (= nullAddr var6))))))) (inv_exit var3 var2))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Addr) (var4 Heap) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap)) (or (not (and (inv_main_36 var8 var7 var6 var5) (and (not (= nullAddr (|TSLL::inner| (getTSLL (read var4 var3))))) (and (not (= nullAddr var3)) (and (not (= nullAddr var3)) (and (and (and (and (and (= var4 var8) (= var2 var7)) (= var1 var6)) (= var0 var5)) (= var3 (|TSLL::inner| (getTSLL (read var8 var6))))) (not (= nullAddr var6)))))))) (inv_exit var4 var2))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Addr) (var4 Heap) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap)) (or (not (and (inv_main_36 var8 var7 var6 var5) (and (not (= nullAddr (|TSLL::next| (getTSLL (read var4 var3))))) (and (= nullAddr (|TSLL::inner| (getTSLL (read var4 var3)))) (and (not (= nullAddr var3)) (and (not (= nullAddr var3)) (and (and (and (and (and (= var4 var8) (= var2 var7)) (= var1 var6)) (= var0 var5)) (= var3 (|TSLL::inner| (getTSLL (read var8 var6))))) (not (= nullAddr var6))))))))) (inv_exit var4 var2))))
(assert (forall ((var0 Addr) (var1 Heap) (var2 Addr) (var3 Bool) (var4 Addr) (var5 TSLL) (var6 Heap) (var7 Addr) (var8 Addr) (var9 Heap)) (or (not (and (inv_main1002_2 var9 var8) (and (and (= var7 nullAddr) (and (and (= var6 (newHeap (alloc var9 (O_TSLL var5)))) (or (and var3 (= var4 (newAddr (alloc var9 (O_TSLL var5))))) (and (not var3) (= var4 var8)))) (= var2 (newAddr (alloc var9 (O_TSLL var5)))))) (and (and (= var1 (write var6 var2 (O_TSLL (TSLL nullAddr (|TSLL::inner| (getTSLL (read var6 var2))))))) (= var0 var4)) (= var7 var2))))) (inv_exit var1 var0))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Heap) (var3 Addr) (var4 Addr) (var5 Addr) (var6 Heap) (var7 Addr) (var8 Addr) (var9 Heap) (var10 Addr) (var11 Int) (var12 Addr) (var13 Addr) (var14 Heap)) (or (not (and (inv_main_5 var14 var13 var12) (and (and (= var11 0) (and (and (= var10 nullAddr) (and (and (and (= var9 var14) (= var8 var13)) (= var7 var12)) (= var10 (|TSLL::inner| (getTSLL (read var14 var12)))))) (and (and (and (= var6 var9) (= var5 var8)) (= var4 var7)) (= var3 (|TSLL::inner| (getTSLL (read var9 var7))))))) (and (and (and (= var2 var6) (= var1 var5)) (= var0 var4)) (or (and (= var3 nullAddr) (= var11 1)) (and (not (= var3 nullAddr)) (= var11 0))))))) (inv_exit var2 var1))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Addr) (var4 Int) (var5 Int) (var6 Addr) (var7 Addr) (var8 Addr) (var9 Addr) (var10 Addr) (var11 Addr) (var12 Heap) (var13 Heap) (var14 Addr) (var15 Int) (var16 Addr) (var17 Addr) (var18 Addr) (var19 Heap)) (or (not (and (inv_main_40 var19 var18 var17 var16 var15 var14) (and (and (and (and (and (and (and (= var13 var12) (= var11 var10)) (= var9 var8)) (= var7 var6)) (= var5 var4)) (= var3 var2)) (= var1 (|TSLL::inner| (getTSLL (read var12 var2))))) (and (= var4 1) (and (and (and (and (and (and (and (= var12 var19) (= var10 var18)) (= var8 var17)) (= var6 var16)) (= var4 var15)) (= var0 var14)) (= var2 (|TSLL::inner| (getTSLL (read var19 var14))))) (and (= nullAddr (|TSLL::next| (getTSLL (read var19 var14)))) (and (= nullAddr (|TSLL::inner| (getTSLL (read var19 var14)))) (not (= nullAddr var14))))))))) (inv_main1028_3 var13 var11 var9 var7 var5 var1))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Addr) (var4 Addr) (var5 Heap) (var6 Int) (var7 Addr) (var8 Int) (var9 Addr) (var10 Addr) (var11 Addr) (var12 Heap)) (or (not (and (inv_main_40 var12 var11 var10 var9 var8 var7) (and (not (= var6 1)) (and (and (and (and (and (and (and (= var5 var12) (= var4 var11)) (= var3 var10)) (= var2 var9)) (= var6 var8)) (= var1 var7)) (= var0 (|TSLL::inner| (getTSLL (read var12 var7))))) (and (= nullAddr (|TSLL::next| (getTSLL (read var12 var7)))) (and (= nullAddr (|TSLL::inner| (getTSLL (read var12 var7)))) (not (= nullAddr var7)))))))) (inv_main1028_3 var5 var4 var3 var2 var6 var0))))
(assert (forall ((var0 Addr) (var1 Int) (var2 Addr) (var3 Int) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Heap) (var8 Addr) (var9 Addr) (var10 Int) (var11 Addr) (var12 Addr) (var13 Addr) (var14 Heap)) (or (not (and (inv_main1028_3 var14 var13 var12 var11 var10 var9) (and (and (and (not (= nullAddr var8)) (and (and (and (and (and (and (and (= var7 var14) (= var6 var13)) (= var5 var12)) (= var4 var11)) (= var3 var10)) (= var2 var9)) (= var8 (|TSLL::next| (getTSLL (read var14 var11))))) (and (<= 0 (+ 1 (* (- 1) var10))) (= nullAddr var9)))) (= var1 0)) (= var0 (|TSLL::inner| (getTSLL (read var7 var8))))))) (inv_main1028_3 var7 var6 var5 var8 var1 var0))))
(assert (forall ((var0 Addr) (var1 Int) (var2 Addr) (var3 Addr) (var4 Heap) (var5 Int) (var6 Addr) (var7 Addr) (var8 Addr) (var9 Addr) (var10 Heap)) (or (not (and (inv_main1006_2 var10 var9 var8 var7) (and (and (and (not (= nullAddr var6)) (and (not (= nullAddr var6)) (and (= var5 0) (and (and (and (= var4 var10) (= var3 var9)) (= var6 var8)) (= var2 nullAddr))))) (= var1 0)) (= var0 (|TSLL::inner| (getTSLL (read var4 var6))))))) (inv_main1028_3 var4 var3 var6 var6 var1 var0))))
(assert (forall ((var0 Addr) (var1 Int) (var2 Addr) (var3 Addr) (var4 Addr) (var5 Heap) (var6 Addr) (var7 Addr) (var8 Int) (var9 Addr) (var10 Addr) (var11 Addr) (var12 Heap)) (or (not (and (inv_main1028_3 var12 var11 var10 var9 var8 var7) (and (= nullAddr var6) (and (and (and (and (and (and (and (= var5 var12) (= var4 var11)) (= var3 var10)) (= var2 var9)) (= var1 var8)) (= var0 var7)) (= var6 (|TSLL::next| (getTSLL (read var12 var9))))) (and (<= 0 (+ 1 (* (- 1) var8))) (= nullAddr var7)))))) (inv_main_36 var5 var4 var3 var6))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Heap) (var3 Int) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap)) (or (not (and (inv_main1006_2 var8 var7 var6 var5) (and (= nullAddr var4) (and (not (= nullAddr var4)) (and (= var3 0) (and (and (and (= var2 var8) (= var1 var7)) (= var4 var6)) (= var0 nullAddr))))))) (inv_main_36 var2 var1 var4 var4))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Addr) (var4 Heap) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Addr) (var9 Addr) (var10 Addr) (var11 Addr) (var12 Heap) (var13 Heap) (var14 Addr) (var15 Addr) (var16 Addr) (var17 Heap)) (or (not (and (inv_main_36 var17 var16 var15 var14) (and (and (and (and (and (and (= var13 var12) (= var11 var10)) (= var9 var8)) (= var7 var6)) (= var5 (|TSLL::next| (getTSLL (read var12 var8))))) (and (and (and (= var4 (write var13 var9 defObj)) (or (and (= var11 var9) (= var3 nullAddr)) (and (not (= var11 var9)) (= var3 var11)))) (= var2 var9)) (= var1 var5))) (and (= nullAddr var6) (and (and (and (and (and (= var12 var17) (= var10 var16)) (= var8 var15)) (= var0 var14)) (= var6 (|TSLL::inner| (getTSLL (read var17 var15))))) (not (= nullAddr var15))))))) (inv_main_36 var4 var3 var1 var1))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Heap) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap) (var9 Addr) (var10 Addr) (var11 Addr) (var12 Heap) (var13 Addr) (var14 Addr) (var15 Addr) (var16 Addr) (var17 Addr) (var18 Addr) (var19 Addr) (var20 Heap) (var21 Heap) (var22 Addr) (var23 Addr) (var24 Addr) (var25 Heap)) (or (not (and (inv_main_36 var25 var24 var23 var22) (and (and (and (and (and (and (and (= var21 var20) (= var19 var18)) (= var17 var16)) (= var15 var14)) (= var13 (|TSLL::next| (getTSLL (read var20 var16))))) (and (and (and (= var12 (write var21 var17 defObj)) (or (and (= var19 var17) (= var11 nullAddr)) (and (not (= var19 var17)) (= var11 var19)))) (= var10 var17)) (= var9 var13))) (and (and (= nullAddr (|TSLL::next| (getTSLL (read var8 var7)))) (and (= nullAddr (|TSLL::inner| (getTSLL (read var8 var7)))) (and (not (= nullAddr var7)) (and (not (= nullAddr var7)) (and (and (and (and (and (= var8 var25) (= var6 var24)) (= var5 var23)) (= var4 var22)) (= var7 (|TSLL::inner| (getTSLL (read var25 var23))))) (not (= nullAddr var23))))))) (and (and (and (= var3 (write var8 var7 defObj)) (or (and (= var6 var7) (= var2 nullAddr)) (and (not (= var6 var7)) (= var2 var6)))) (= var1 var5)) (= var0 var7)))) (and (and (and (= var20 var3) (= var18 var2)) (= var16 var1)) (= var14 nullAddr))))) (inv_main_36 var12 var11 var9 var9))))
(assert (forall ((var0 Int) (var1 Addr) (var2 Int) (var3 Addr) (var4 Addr) (var5 Addr) (var6 Heap)) (or (not (and (inv_main1028_3 var6 var5 var4 var3 var2 var1) (and (and (= var2 0) (not (= nullAddr var1))) (= var0 1)))) (inv_main_40 var6 var5 var4 var3 var0 var1))))
(assert (forall ((var0 Int) (var1 Addr) (var2 Int) (var3 Addr) (var4 Addr) (var5 Addr) (var6 Heap)) (or (not (and (inv_main1028_3 var6 var5 var4 var3 var2 var1) (and (and (not (= var2 0)) (not (= nullAddr var1))) (= var0 2)))) (inv_main_40 var6 var5 var4 var3 var0 var1))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Heap) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap)) (or (not (and (inv_main_24 var8 var7 var6 var5) (and (not (= var4 nullAddr)) (and (and (and (and (= var3 var8) (= var2 var7)) (= var1 var6)) (= var0 var5)) (= var4 (|TSLL::inner| (getTSLL (read var8 var5)))))))) (inv_main1006_2 var3 var2 var1 var0))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Addr) (var3 Heap) (var4 Addr) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap) (var9 Addr) (var10 Addr) (var11 Addr) (var12 Heap) (var13 Addr) (var14 Int) (var15 Addr) (var16 Addr) (var17 Addr) (var18 Heap)) (or (not (and (inv_main_24 var18 var17 var16 var15) (and (and (not (= var14 0)) (and (and (= var13 nullAddr) (and (and (and (and (= var12 var18) (= var11 var17)) (= var10 var16)) (= var9 var15)) (= var13 (|TSLL::inner| (getTSLL (read var18 var15)))))) (and (and (and (and (= var8 var12) (= var7 var11)) (= var6 var10)) (= var5 var9)) (= var4 (|TSLL::inner| (getTSLL (read var12 var9))))))) (and (and (and (and (= var3 var8) (= var2 var7)) (= var1 var6)) (= var0 var5)) (or (and (= var4 nullAddr) (= var14 1)) (and (not (= var4 nullAddr)) (= var14 0))))))) (inv_main1006_2 var3 var2 var1 var0))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Heap) (var3 Addr) (var4 Addr) (var5 Addr) (var6 Heap)) (or (not (and (inv_main_5 var6 var5 var4) (and (not (= var3 nullAddr)) (and (and (and (= var2 var6) (= var1 var5)) (= var0 var4)) (= var3 (|TSLL::inner| (getTSLL (read var6 var4)))))))) (inv_main1006_2 var2 var1 var0 var0))))
(assert (forall ((var0 Addr) (var1 Addr) (var2 Heap) (var3 Addr) (var4 Addr) (var5 Addr) (var6 Heap) (var7 Addr) (var8 Addr) (var9 Heap) (var10 Addr) (var11 Int) (var12 Addr) (var13 Addr) (var14 Heap)) (or (not (and (inv_main_5 var14 var13 var12) (and (and (not (= var11 0)) (and (and (= var10 nullAddr) (and (and (and (= var9 var14) (= var8 var13)) (= var7 var12)) (= var10 (|TSLL::inner| (getTSLL (read var14 var12)))))) (and (and (and (= var6 var9) (= var5 var8)) (= var4 var7)) (= var3 (|TSLL::inner| (getTSLL (read var9 var7))))))) (and (and (and (= var2 var6) (= var1 var5)) (= var0 var4)) (or (and (= var3 nullAddr) (= var11 1)) (and (not (= var3 nullAddr)) (= var11 0))))))) (inv_main1006_2 var2 var1 var0 var0))))
(assert (forall ((var0 Heap) (var1 Addr) (var2 Addr) (var3 Heap) (var4 Int) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Bool) (var9 Addr) (var10 TSLL) (var11 Heap) (var12 Addr) (var13 Addr) (var14 Addr) (var15 Addr) (var16 Addr) (var17 Addr) (var18 Addr) (var19 Heap) (var20 Heap) (var21 Addr) (var22 Int) (var23 Addr) (var24 Addr) (var25 Addr) (var26 Heap)) (or (not (and (inv_main1006_2 var26 var25 var24 var23) (and (and (not (= var22 0)) (and (not (= var21 nullAddr)) (and (and (not (= nullAddr var21)) (and (and (and (and (and (and (= var20 var19) (= var18 var17)) (= var16 var15)) (= var14 var13)) (= var12 (|TSLL::next| (getTSLL (read var19 var13))))) (and (and (and (and (and (= var11 (newHeap (alloc var26 (O_TSLL var10)))) (or (and var8 (= var9 (newAddr (alloc var26 (O_TSLL var10))))) (and (not var8) (= var9 var25)))) (= var7 var24)) (= var6 var23)) (= var5 (newAddr (alloc var26 (O_TSLL var10))))) (not (= var4 0)))) (and (and (and (= var19 (write var11 var6 (O_TSLL (TSLL var5 (|TSLL::inner| (getTSLL (read var11 var6))))))) (= var17 var9)) (= var15 var7)) (= var13 var6)))) (and (and (and (= var3 (write var20 var12 (O_TSLL (TSLL nullAddr (|TSLL::inner| (getTSLL (read var20 var12))))))) (= var2 var18)) (= var1 var16)) (= var21 var12))))) (= var0 (write var3 var21 (O_TSLL (TSLL (|TSLL::next| (getTSLL (read var3 var21))) nullAddr))))))) (inv_main_24 var0 var2 var1 var21))))
(assert (forall ((var0 Heap) (var1 Addr) (var2 Addr) (var3 Addr) (var4 Heap) (var5 Addr) (var6 Addr) (var7 Addr) (var8 Heap) (var9 Int) (var10 Addr) (var11 Addr) (var12 Addr) (var13 Bool) (var14 Addr) (var15 TSLL) (var16 Heap) (var17 Addr) (var18 Addr) (var19 Addr) (var20 Addr) (var21 Addr) (var22 Addr) (var23 Addr) (var24 Heap) (var25 Heap) (var26 Int) (var27 Addr) (var28 Addr) (var29 Addr) (var30 Addr) (var31 Addr) (var32 Addr) (var33 Bool) (var34 Addr) (var35 TSLL) (var36 Heap) (var37 Heap) (var38 Addr) (var39 Addr) (var40 Addr) (var41 Heap)) (or (not (and (inv_main1006_2 var41 var40 var39 var38) (and (and (and (and (and (and (and (and (= var37 (newHeap (alloc var36 (O_TSLL var35)))) (or (and var33 (= var34 (newAddr (alloc var36 (O_TSLL var35))))) (and (not var33) (= var34 var32)))) (= var31 var30)) (= var29 var28)) (= var27 (newAddr (alloc var36 (O_TSLL var35))))) (and (= var26 0) (and (not (= var28 nullAddr)) (and (and (not (= nullAddr var28)) (and (and (and (and (and (and (= var25 var24) (= var23 var22)) (= var21 var20)) (= var19 var18)) (= var17 (|TSLL::next| (getTSLL (read var24 var18))))) (and (and (and (and (and (= var16 (newHeap (alloc var41 (O_TSLL var15)))) (or (and var13 (= var14 (newAddr (alloc var41 (O_TSLL var15))))) (and (not var13) (= var14 var40)))) (= var12 var39)) (= var11 var38)) (= var10 (newAddr (alloc var41 (O_TSLL var15))))) (not (= var9 0)))) (and (and (and (= var24 (write var16 var11 (O_TSLL (TSLL var10 (|TSLL::inner| (getTSLL (read var16 var11))))))) (= var22 var14)) (= var20 var12)) (= var18 var11)))) (and (and (and (= var36 (write var25 var17 (O_TSLL (TSLL nullAddr (|TSLL::inner| (getTSLL (read var25 var17))))))) (= var32 var23)) (= var30 var21)) (= var28 var17)))))) (and (and (and (= var8 (write var37 var29 (O_TSLL (TSLL (|TSLL::next| (getTSLL (read var37 var29))) var27)))) (= var7 var34)) (= var6 var31)) (= var5 var29))) (and (and (and (= var4 (write var8 (|TSLL::inner| (getTSLL (read var8 var5))) (O_TSLL (TSLL nullAddr (|TSLL::inner| (getTSLL (read var8 (|TSLL::inner| (getTSLL (read var8 var5)))))))))) (= var3 var7)) (= var2 var6)) (= var1 var5))) (= var0 (write var4 (|TSLL::inner| (getTSLL (read var4 var1))) (O_TSLL (TSLL (|TSLL::next| (getTSLL (read var4 (|TSLL::inner| (getTSLL (read var4 var1)))))) nullAddr))))))) (inv_main_24 var0 var3 var2 var1))))
(assert (forall ((var0 Heap) (var1 Addr) (var2 Heap) (var3 Addr) (var4 Bool) (var5 Addr) (var6 TSLL) (var7 Heap) (var8 Addr) (var9 Int) (var10 Addr) (var11 Heap)) (or (not (and (inv_main1002_2 var11 var10) (and (and (not (= var9 0)) (and (and (not (= var8 nullAddr)) (and (and (= var7 (newHeap (alloc var11 (O_TSLL var6)))) (or (and var4 (= var5 (newAddr (alloc var11 (O_TSLL var6))))) (and (not var4) (= var5 var10)))) (= var3 (newAddr (alloc var11 (O_TSLL var6)))))) (and (and (= var2 (write var7 var3 (O_TSLL (TSLL nullAddr (|TSLL::inner| (getTSLL (read var7 var3))))))) (= var1 var5)) (= var8 var3)))) (= var0 (write var2 var8 (O_TSLL (TSLL (|TSLL::next| (getTSLL (read var2 var8))) nullAddr))))))) (inv_main_5 var0 var1 var8))))
(assert (forall ((var0 Heap) (var1 Addr) (var2 Addr) (var3 Heap) (var4 Addr) (var5 Addr) (var6 Heap) (var7 Addr) (var8 Bool) (var9 Addr) (var10 TSLL) (var11 Heap) (var12 Int) (var13 Addr) (var14 Addr) (var15 Addr) (var16 Addr) (var17 Bool) (var18 Addr) (var19 TSLL) (var20 Heap) (var21 Heap) (var22 Addr) (var23 Heap)) (or (not (and (inv_main1002_2 var23 var22) (and (and (and (and (and (and (and (= var21 (newHeap (alloc var20 (O_TSLL var19)))) (or (and var17 (= var18 (newAddr (alloc var20 (O_TSLL var19))))) (and (not var17) (= var18 var16)))) (= var15 var14)) (= var13 (newAddr (alloc var20 (O_TSLL var19))))) (and (= var12 0) (and (and (not (= var14 nullAddr)) (and (and (= var11 (newHeap (alloc var23 (O_TSLL var10)))) (or (and var8 (= var9 (newAddr (alloc var23 (O_TSLL var10))))) (and (not var8) (= var9 var22)))) (= var7 (newAddr (alloc var23 (O_TSLL var10)))))) (and (and (= var20 (write var11 var7 (O_TSLL (TSLL nullAddr (|TSLL::inner| (getTSLL (read var11 var7))))))) (= var16 var9)) (= var14 var7))))) (and (and (= var6 (write var21 var15 (O_TSLL (TSLL (|TSLL::next| (getTSLL (read var21 var15))) var13)))) (= var5 var18)) (= var4 var15))) (and (and (= var3 (write var6 (|TSLL::inner| (getTSLL (read var6 var4))) (O_TSLL (TSLL nullAddr (|TSLL::inner| (getTSLL (read var6 (|TSLL::inner| (getTSLL (read var6 var4)))))))))) (= var2 var5)) (= var1 var4))) (= var0 (write var3 (|TSLL::inner| (getTSLL (read var3 var1))) (O_TSLL (TSLL (|TSLL::next| (getTSLL (read var3 (|TSLL::inner| (getTSLL (read var3 var1)))))) nullAddr))))))) (inv_main_5 var0 var2 var1))))
(assert (forall ((var0 Addr) (var1 Heap)) (not (and (inv_exit var1 var0) (not (= var0 nullAddr))))))
(assert (forall ((var0 Int) (var1 Addr) (var2 Heap)) (not (and (inv_main1065_9 var2 var1 var0) (not (= var1 nullAddr))))))
(check-sat)
