
CAN_communication_exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008914  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  08008aa4  08008aa4  00018aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c38  08008c38  0002014c  2**0
                  CONTENTS
  4 .ARM          00000008  08008c38  08008c38  00018c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c40  08008c40  0002014c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c40  08008c40  00018c40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c44  08008c44  00018c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  08008c48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002014c  2**0
                  CONTENTS
 10 .bss          00001dac  2000014c  2000014c  0002014c  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  20001ef8  20001ef8  0002014c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000fdcb  00000000  00000000  000201bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003040  00000000  00000000  0002ff8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ce8  00000000  00000000  00032fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000986  00000000  00000000  00033cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023466  00000000  00000000  0003463e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001163a  00000000  00000000  00057aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c679f  00000000  00000000  000690de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003878  00000000  00000000  0012f880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  001330f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008a8c 	.word	0x08008a8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	08008a8c 	.word	0x08008a8c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_CAN_RxFifo0MsgPendingCallback>:
extern CAN_HandleTypeDef hcan1;

uint8_t data[8];

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08a      	sub	sp, #40	; 0x28
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	  CAN_RxHeaderTypeDef rxPHead = {0};
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
 8000592:	611a      	str	r2, [r3, #16]
 8000594:	615a      	str	r2, [r3, #20]
 8000596:	619a      	str	r2, [r3, #24]
	  HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxPHead, data);
 8000598:	f107 020c 	add.w	r2, r7, #12
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800059e:	2100      	movs	r1, #0
 80005a0:	4806      	ldr	r0, [pc, #24]	; (80005bc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80005a2:	f000 ff3b 	bl	800141c <HAL_CAN_GetRxMessage>
	  CDC_Transmit_FS(data, 8);
 80005a6:	2108      	movs	r1, #8
 80005a8:	4803      	ldr	r0, [pc, #12]	; (80005b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80005aa:	f007 f95d 	bl	8007868 <CDC_Transmit_FS>
//	  CDC_Transmit_FS(rxPHead.IDE, 4);

}
 80005ae:	bf00      	nop
 80005b0:	3728      	adds	r7, #40	; 0x28
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000168 	.word	0x20000168
 80005bc:	20000174 	.word	0x20000174

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b590      	push	{r4, r7, lr}
 80005c2:	b0a3      	sub	sp, #140	; 0x8c
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c6:	f000 fb4f 	bl	8000c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ca:	f000 f8db 	bl	8000784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ce:	f000 f991 	bl	80008f4 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80005d2:	f007 f86d 	bl	80076b0 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET){
 80005d6:	e005      	b.n	80005e4 <main+0x24>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005de:	485f      	ldr	r0, [pc, #380]	; (800075c <main+0x19c>)
 80005e0:	f001 fd4a 	bl	8002078 <HAL_GPIO_WritePin>
  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET){
 80005e4:	2101      	movs	r1, #1
 80005e6:	485e      	ldr	r0, [pc, #376]	; (8000760 <main+0x1a0>)
 80005e8:	f001 fd2e 	bl	8002048 <HAL_GPIO_ReadPin>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d0f2      	beq.n	80005d8 <main+0x18>
  }
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80005f2:	2200      	movs	r2, #0
 80005f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005f8:	4858      	ldr	r0, [pc, #352]	; (800075c <main+0x19c>)
 80005fa:	f001 fd3d 	bl	8002078 <HAL_GPIO_WritePin>

  uint32_t PRE[4] = {42, 210, 84, 21};
 80005fe:	4b59      	ldr	r3, [pc, #356]	; (8000764 <main+0x1a4>)
 8000600:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000604:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000606:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  for(uint8_t i = 0; i < 5; i++){
 800060a:	2300      	movs	r3, #0
 800060c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8000610:	e044      	b.n	800069c <main+0xdc>
	  if(IRQRX1 == 0 && IRQRX0 == 0){
 8000612:	4b55      	ldr	r3, [pc, #340]	; (8000768 <main+0x1a8>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	d118      	bne.n	800064e <main+0x8e>
 800061c:	4b53      	ldr	r3, [pc, #332]	; (800076c <main+0x1ac>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	b2db      	uxtb	r3, r3
 8000622:	2b00      	cmp	r3, #0
 8000624:	d113      	bne.n	800064e <main+0x8e>
		  HAL_CAN_Stop(&hcan1);
 8000626:	4852      	ldr	r0, [pc, #328]	; (8000770 <main+0x1b0>)
 8000628:	f000 fdd4 	bl	80011d4 <HAL_CAN_Stop>
		  MX_CAN1_Init(PRE[i]);
 800062c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	3388      	adds	r3, #136	; 0x88
 8000634:	443b      	add	r3, r7
 8000636:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800063a:	4618      	mov	r0, r3
 800063c:	f000 f90c 	bl	8000858 <MX_CAN1_Init>
		  HAL_CAN_Start(&hcan1);
 8000640:	484b      	ldr	r0, [pc, #300]	; (8000770 <main+0x1b0>)
 8000642:	f000 fd83 	bl	800114c <HAL_CAN_Start>
		  HAL_Delay(100);
 8000646:	2064      	movs	r0, #100	; 0x64
 8000648:	f000 fb80 	bl	8000d4c <HAL_Delay>
 800064c:	e021      	b.n	8000692 <main+0xd2>
	  }else{
		  if(IRQRX1 == 1 || IRQRX0 == 1){
 800064e:	4b46      	ldr	r3, [pc, #280]	; (8000768 <main+0x1a8>)
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	b2db      	uxtb	r3, r3
 8000654:	2b01      	cmp	r3, #1
 8000656:	d004      	beq.n	8000662 <main+0xa2>
 8000658:	4b44      	ldr	r3, [pc, #272]	; (800076c <main+0x1ac>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	b2db      	uxtb	r3, r3
 800065e:	2b01      	cmp	r3, #1
 8000660:	d117      	bne.n	8000692 <main+0xd2>
			  char str[42];
			  sprintf(str, "BAUDRATE DETECTED WITH PRESCALER OF %ld\n", PRE[i-1]);
 8000662:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000666:	3b01      	subs	r3, #1
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	3388      	adds	r3, #136	; 0x88
 800066c:	443b      	add	r3, r7
 800066e:	f853 2c14 	ldr.w	r2, [r3, #-20]
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	493f      	ldr	r1, [pc, #252]	; (8000774 <main+0x1b4>)
 8000676:	4618      	mov	r0, r3
 8000678:	f007 fd64 	bl	8008144 <siprintf>
			  CDC_Transmit_FS((uint8_t*)str, strlen(str));
 800067c:	1d3b      	adds	r3, r7, #4
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff fda6 	bl	80001d0 <strlen>
 8000684:	4603      	mov	r3, r0
 8000686:	b29a      	uxth	r2, r3
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	4611      	mov	r1, r2
 800068c:	4618      	mov	r0, r3
 800068e:	f007 f8eb 	bl	8007868 <CDC_Transmit_FS>
  for(uint8_t i = 0; i < 5; i++){
 8000692:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000696:	3301      	adds	r3, #1
 8000698:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800069c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80006a0:	2b04      	cmp	r3, #4
 80006a2:	d9b6      	bls.n	8000612 <main+0x52>
		  }
	  }
  }

  if(IRQRX1 == 0 && IRQRX0 == 0){
 80006a4:	4b30      	ldr	r3, [pc, #192]	; (8000768 <main+0x1a8>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d10a      	bne.n	80006c4 <main+0x104>
 80006ae:	4b2f      	ldr	r3, [pc, #188]	; (800076c <main+0x1ac>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d105      	bne.n	80006c4 <main+0x104>
	  CDC_Transmit_FS((uint8_t*)"ERROR DETECTING BAUDRATE", 24);
 80006b8:	2118      	movs	r1, #24
 80006ba:	482f      	ldr	r0, [pc, #188]	; (8000778 <main+0x1b8>)
 80006bc:	f007 f8d4 	bl	8007868 <CDC_Transmit_FS>
	  Error_Handler();
 80006c0:	f000 f978 	bl	80009b4 <Error_Handler>

//    **Transmit**
//  **PIDs Supported**
  uint32_t mailbox;
  CAN_TxHeaderTypeDef pHead;
  pHead.StdId = 0x7DF;
 80006c4:	f240 73df 	movw	r3, #2015	; 0x7df
 80006c8:	65bb      	str	r3, [r7, #88]	; 0x58
  pHead.IDE = CAN_ID_STD;
 80006ca:	2300      	movs	r3, #0
 80006cc:	663b      	str	r3, [r7, #96]	; 0x60
  pHead.RTR = CAN_RTR_DATA;
 80006ce:	2300      	movs	r3, #0
 80006d0:	667b      	str	r3, [r7, #100]	; 0x64
  pHead.DLC = 8;
 80006d2:	2308      	movs	r3, #8
 80006d4:	66bb      	str	r3, [r7, #104]	; 0x68

  uint8_t data[] = {0x02, 0x01, 0x00, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA};
 80006d6:	4a29      	ldr	r2, [pc, #164]	; (800077c <main+0x1bc>)
 80006d8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80006dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006e0:	e883 0003 	stmia.w	r3, {r0, r1}

  CAN_TxHeaderTypeDef TPpHead;
  TPpHead.StdId = 0x700;
 80006e4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80006e8:	63bb      	str	r3, [r7, #56]	; 0x38
  TPpHead.IDE = CAN_ID_STD;
 80006ea:	2300      	movs	r3, #0
 80006ec:	643b      	str	r3, [r7, #64]	; 0x40
  TPpHead.RTR = CAN_RTR_DATA;
 80006ee:	2300      	movs	r3, #0
 80006f0:	647b      	str	r3, [r7, #68]	; 0x44
  TPpHead.DLC = 8;
 80006f2:	2308      	movs	r3, #8
 80006f4:	64bb      	str	r3, [r7, #72]	; 0x48

  uint8_t TP_data[] = {0x02, 0x3E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 80006f6:	4a22      	ldr	r2, [pc, #136]	; (8000780 <main+0x1c0>)
 80006f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80006fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000700:	e883 0003 	stmia.w	r3, {r0, r1}
//  uint8_t readVin_Req[] = {0x04, 0x22, 0xF1, 0x90, 0x00, 0x00, 0x00, 0x00};

//  **Tester Present**
  HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000704:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000708:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800070c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000710:	4817      	ldr	r0, [pc, #92]	; (8000770 <main+0x1b0>)
 8000712:	f000 fda8 	bl	8001266 <HAL_CAN_AddTxMessage>

//  **PIDs supported
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 8000716:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800071a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800071e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8000722:	4813      	ldr	r0, [pc, #76]	; (8000770 <main+0x1b0>)
 8000724:	f000 fd9f 	bl	8001266 <HAL_CAN_AddTxMessage>
//  uint16_t smth_len = 6;

  while (1)
  {
	  //  **Tester Present**
	  HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000728:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800072c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000730:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000734:	480e      	ldr	r0, [pc, #56]	; (8000770 <main+0x1b0>)
 8000736:	f000 fd96 	bl	8001266 <HAL_CAN_AddTxMessage>

	  HAL_Delay(25);
 800073a:	2019      	movs	r0, #25
 800073c:	f000 fb06 	bl	8000d4c <HAL_Delay>

	  //  **PIDs supported
	  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 8000740:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000744:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000748:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800074c:	4808      	ldr	r0, [pc, #32]	; (8000770 <main+0x1b0>)
 800074e:	f000 fd8a 	bl	8001266 <HAL_CAN_AddTxMessage>

	  HAL_Delay(25);
 8000752:	2019      	movs	r0, #25
 8000754:	f000 fafa 	bl	8000d4c <HAL_Delay>
	  HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000758:	e7e6      	b.n	8000728 <main+0x168>
 800075a:	bf00      	nop
 800075c:	40020c00 	.word	0x40020c00
 8000760:	40020000 	.word	0x40020000
 8000764:	08008b8c 	.word	0x08008b8c
 8000768:	20000171 	.word	0x20000171
 800076c:	20000170 	.word	0x20000170
 8000770:	20000174 	.word	0x20000174
 8000774:	08008b44 	.word	0x08008b44
 8000778:	08008b70 	.word	0x08008b70
 800077c:	08008b9c 	.word	0x08008b9c
 8000780:	08008ba4 	.word	0x08008ba4

08000784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b094      	sub	sp, #80	; 0x50
 8000788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078a:	f107 0320 	add.w	r3, r7, #32
 800078e:	2230      	movs	r2, #48	; 0x30
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f007 fcf6 	bl	8008184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
 80007a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a8:	2300      	movs	r3, #0
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	4b28      	ldr	r3, [pc, #160]	; (8000850 <SystemClock_Config+0xcc>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b0:	4a27      	ldr	r2, [pc, #156]	; (8000850 <SystemClock_Config+0xcc>)
 80007b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007b6:	6413      	str	r3, [r2, #64]	; 0x40
 80007b8:	4b25      	ldr	r3, [pc, #148]	; (8000850 <SystemClock_Config+0xcc>)
 80007ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c4:	2300      	movs	r3, #0
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	4b22      	ldr	r3, [pc, #136]	; (8000854 <SystemClock_Config+0xd0>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a21      	ldr	r2, [pc, #132]	; (8000854 <SystemClock_Config+0xd0>)
 80007ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007d2:	6013      	str	r3, [r2, #0]
 80007d4:	4b1f      	ldr	r3, [pc, #124]	; (8000854 <SystemClock_Config+0xd0>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e0:	2301      	movs	r3, #1
 80007e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007e8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ea:	2302      	movs	r3, #2
 80007ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007f4:	2308      	movs	r3, #8
 80007f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007f8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007fc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007fe:	2302      	movs	r3, #2
 8000800:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000802:	2307      	movs	r3, #7
 8000804:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000806:	f107 0320 	add.w	r3, r7, #32
 800080a:	4618      	mov	r0, r3
 800080c:	f002 feca 	bl	80035a4 <HAL_RCC_OscConfig>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000816:	f000 f8cd 	bl	80009b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800081a:	230f      	movs	r3, #15
 800081c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081e:	2302      	movs	r3, #2
 8000820:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000822:	2300      	movs	r3, #0
 8000824:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000826:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800082a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800082c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000830:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000832:	f107 030c 	add.w	r3, r7, #12
 8000836:	2105      	movs	r1, #5
 8000838:	4618      	mov	r0, r3
 800083a:	f003 f92b 	bl	8003a94 <HAL_RCC_ClockConfig>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000844:	f000 f8b6 	bl	80009b4 <Error_Handler>
  }
}
 8000848:	bf00      	nop
 800084a:	3750      	adds	r7, #80	; 0x50
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40023800 	.word	0x40023800
 8000854:	40007000 	.word	0x40007000

08000858 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(uint32_t Prescaler)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08c      	sub	sp, #48	; 0x30
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000860:	4b22      	ldr	r3, [pc, #136]	; (80008ec <MX_CAN1_Init+0x94>)
 8000862:	4a23      	ldr	r2, [pc, #140]	; (80008f0 <MX_CAN1_Init+0x98>)
 8000864:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = Prescaler;
 8000866:	4a21      	ldr	r2, [pc, #132]	; (80008ec <MX_CAN1_Init+0x94>)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	6053      	str	r3, [r2, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800086c:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <MX_CAN1_Init+0x94>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000872:	4b1e      	ldr	r3, [pc, #120]	; (80008ec <MX_CAN1_Init+0x94>)
 8000874:	2200      	movs	r2, #0
 8000876:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000878:	4b1c      	ldr	r3, [pc, #112]	; (80008ec <MX_CAN1_Init+0x94>)
 800087a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800087e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000880:	4b1a      	ldr	r3, [pc, #104]	; (80008ec <MX_CAN1_Init+0x94>)
 8000882:	2200      	movs	r2, #0
 8000884:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000886:	4b19      	ldr	r3, [pc, #100]	; (80008ec <MX_CAN1_Init+0x94>)
 8000888:	2200      	movs	r2, #0
 800088a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800088c:	4b17      	ldr	r3, [pc, #92]	; (80008ec <MX_CAN1_Init+0x94>)
 800088e:	2200      	movs	r2, #0
 8000890:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000892:	4b16      	ldr	r3, [pc, #88]	; (80008ec <MX_CAN1_Init+0x94>)
 8000894:	2200      	movs	r2, #0
 8000896:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000898:	4b14      	ldr	r3, [pc, #80]	; (80008ec <MX_CAN1_Init+0x94>)
 800089a:	2200      	movs	r2, #0
 800089c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800089e:	4b13      	ldr	r3, [pc, #76]	; (80008ec <MX_CAN1_Init+0x94>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80008a4:	4b11      	ldr	r3, [pc, #68]	; (80008ec <MX_CAN1_Init+0x94>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80008aa:	4810      	ldr	r0, [pc, #64]	; (80008ec <MX_CAN1_Init+0x94>)
 80008ac:	f000 fa72 	bl	8000d94 <HAL_CAN_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80008b6:	f000 f87d 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  HAL_CAN_ActivateNotification(&hcan1, 0xFFFFFFFFU);
 80008ba:	f04f 31ff 	mov.w	r1, #4294967295
 80008be:	480b      	ldr	r0, [pc, #44]	; (80008ec <MX_CAN1_Init+0x94>)
 80008c0:	f000 febe 	bl	8001640 <HAL_CAN_ActivateNotification>
  CAN_FilterTypeDef filters = {0};
 80008c4:	f107 0308 	add.w	r3, r7, #8
 80008c8:	2228      	movs	r2, #40	; 0x28
 80008ca:	2100      	movs	r1, #0
 80008cc:	4618      	mov	r0, r3
 80008ce:	f007 fc59 	bl	8008184 <memset>
  filters.FilterActivation = 1;
 80008d2:	2301      	movs	r3, #1
 80008d4:	62bb      	str	r3, [r7, #40]	; 0x28
//  memset(&filters, 0, sizeof(CAN_FilterTypeDef));

  HAL_CAN_ConfigFilter(&hcan1, &filters);
 80008d6:	f107 0308 	add.w	r3, r7, #8
 80008da:	4619      	mov	r1, r3
 80008dc:	4803      	ldr	r0, [pc, #12]	; (80008ec <MX_CAN1_Init+0x94>)
 80008de:	f000 fb55 	bl	8000f8c <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 80008e2:	bf00      	nop
 80008e4:	3730      	adds	r7, #48	; 0x30
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	20000174 	.word	0x20000174
 80008f0:	40006400 	.word	0x40006400

080008f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b088      	sub	sp, #32
 80008f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fa:	f107 030c 	add.w	r3, r7, #12
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	605a      	str	r2, [r3, #4]
 8000904:	609a      	str	r2, [r3, #8]
 8000906:	60da      	str	r2, [r3, #12]
 8000908:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	60bb      	str	r3, [r7, #8]
 800090e:	4b26      	ldr	r3, [pc, #152]	; (80009a8 <MX_GPIO_Init+0xb4>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	4a25      	ldr	r2, [pc, #148]	; (80009a8 <MX_GPIO_Init+0xb4>)
 8000914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000918:	6313      	str	r3, [r2, #48]	; 0x30
 800091a:	4b23      	ldr	r3, [pc, #140]	; (80009a8 <MX_GPIO_Init+0xb4>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000922:	60bb      	str	r3, [r7, #8]
 8000924:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	4b1f      	ldr	r3, [pc, #124]	; (80009a8 <MX_GPIO_Init+0xb4>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a1e      	ldr	r2, [pc, #120]	; (80009a8 <MX_GPIO_Init+0xb4>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b1c      	ldr	r3, [pc, #112]	; (80009a8 <MX_GPIO_Init+0xb4>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	603b      	str	r3, [r7, #0]
 8000946:	4b18      	ldr	r3, [pc, #96]	; (80009a8 <MX_GPIO_Init+0xb4>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a17      	ldr	r2, [pc, #92]	; (80009a8 <MX_GPIO_Init+0xb4>)
 800094c:	f043 0308 	orr.w	r3, r3, #8
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <MX_GPIO_Init+0xb4>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0308 	and.w	r3, r3, #8
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000964:	4811      	ldr	r0, [pc, #68]	; (80009ac <MX_GPIO_Init+0xb8>)
 8000966:	f001 fb87 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800096a:	2301      	movs	r3, #1
 800096c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	4619      	mov	r1, r3
 800097c:	480c      	ldr	r0, [pc, #48]	; (80009b0 <MX_GPIO_Init+0xbc>)
 800097e:	f001 f9c7 	bl	8001d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000982:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000986:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000988:	2301      	movs	r3, #1
 800098a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2300      	movs	r3, #0
 8000992:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000994:	f107 030c 	add.w	r3, r7, #12
 8000998:	4619      	mov	r1, r3
 800099a:	4804      	ldr	r0, [pc, #16]	; (80009ac <MX_GPIO_Init+0xb8>)
 800099c:	f001 f9b8 	bl	8001d10 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009a0:	bf00      	nop
 80009a2:	3720      	adds	r7, #32
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40020c00 	.word	0x40020c00
 80009b0:	40020000 	.word	0x40020000

080009b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b8:	b672      	cpsid	i
}
 80009ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009bc:	e7fe      	b.n	80009bc <Error_Handler+0x8>
	...

080009c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <HAL_MspInit+0x4c>)
 80009cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ce:	4a0f      	ldr	r2, [pc, #60]	; (8000a0c <HAL_MspInit+0x4c>)
 80009d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009d4:	6453      	str	r3, [r2, #68]	; 0x44
 80009d6:	4b0d      	ldr	r3, [pc, #52]	; (8000a0c <HAL_MspInit+0x4c>)
 80009d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	603b      	str	r3, [r7, #0]
 80009e6:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <HAL_MspInit+0x4c>)
 80009e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ea:	4a08      	ldr	r2, [pc, #32]	; (8000a0c <HAL_MspInit+0x4c>)
 80009ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009f0:	6413      	str	r3, [r2, #64]	; 0x40
 80009f2:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <HAL_MspInit+0x4c>)
 80009f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009fa:	603b      	str	r3, [r7, #0]
 80009fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fe:	bf00      	nop
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	40023800 	.word	0x40023800

08000a10 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08a      	sub	sp, #40	; 0x28
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a25      	ldr	r2, [pc, #148]	; (8000ac4 <HAL_CAN_MspInit+0xb4>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d143      	bne.n	8000aba <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	4b24      	ldr	r3, [pc, #144]	; (8000ac8 <HAL_CAN_MspInit+0xb8>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3a:	4a23      	ldr	r2, [pc, #140]	; (8000ac8 <HAL_CAN_MspInit+0xb8>)
 8000a3c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a40:	6413      	str	r3, [r2, #64]	; 0x40
 8000a42:	4b21      	ldr	r3, [pc, #132]	; (8000ac8 <HAL_CAN_MspInit+0xb8>)
 8000a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b1d      	ldr	r3, [pc, #116]	; (8000ac8 <HAL_CAN_MspInit+0xb8>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	4a1c      	ldr	r2, [pc, #112]	; (8000ac8 <HAL_CAN_MspInit+0xb8>)
 8000a58:	f043 0308 	orr.w	r3, r3, #8
 8000a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5e:	4b1a      	ldr	r3, [pc, #104]	; (8000ac8 <HAL_CAN_MspInit+0xb8>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	f003 0308 	and.w	r3, r3, #8
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a76:	2303      	movs	r3, #3
 8000a78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000a7a:	2309      	movs	r3, #9
 8000a7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	4619      	mov	r1, r3
 8000a84:	4811      	ldr	r0, [pc, #68]	; (8000acc <HAL_CAN_MspInit+0xbc>)
 8000a86:	f001 f943 	bl	8001d10 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	2013      	movs	r0, #19
 8000a90:	f001 f907 	bl	8001ca2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000a94:	2013      	movs	r0, #19
 8000a96:	f001 f920 	bl	8001cda <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	2014      	movs	r0, #20
 8000aa0:	f001 f8ff 	bl	8001ca2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000aa4:	2014      	movs	r0, #20
 8000aa6:	f001 f918 	bl	8001cda <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2100      	movs	r1, #0
 8000aae:	2015      	movs	r0, #21
 8000ab0:	f001 f8f7 	bl	8001ca2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000ab4:	2015      	movs	r0, #21
 8000ab6:	f001 f910 	bl	8001cda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000aba:	bf00      	nop
 8000abc:	3728      	adds	r7, #40	; 0x28
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40006400 	.word	0x40006400
 8000ac8:	40023800 	.word	0x40023800
 8000acc:	40020c00 	.word	0x40020c00

08000ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <NMI_Handler+0x4>

08000ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ada:	e7fe      	b.n	8000ada <HardFault_Handler+0x4>

08000adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae0:	e7fe      	b.n	8000ae0 <MemManage_Handler+0x4>

08000ae2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae6:	e7fe      	b.n	8000ae6 <BusFault_Handler+0x4>

08000ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aec:	e7fe      	b.n	8000aec <UsageFault_Handler+0x4>

08000aee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aee:	b480      	push	{r7}
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr

08000b0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b0a:	b480      	push	{r7}
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b1c:	f000 f8f6 	bl	8000d0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}

08000b24 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000b28:	4802      	ldr	r0, [pc, #8]	; (8000b34 <CAN1_TX_IRQHandler+0x10>)
 8000b2a:	f000 fdaf 	bl	800168c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000174 	.word	0x20000174

08000b38 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
	IRQRX0 = 1;
 8000b3c:	4b03      	ldr	r3, [pc, #12]	; (8000b4c <CAN1_RX0_IRQHandler+0x14>)
 8000b3e:	2201      	movs	r2, #1
 8000b40:	701a      	strb	r2, [r3, #0]
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000b42:	4803      	ldr	r0, [pc, #12]	; (8000b50 <CAN1_RX0_IRQHandler+0x18>)
 8000b44:	f000 fda2 	bl	800168c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	20000170 	.word	0x20000170
 8000b50:	20000174 	.word	0x20000174

08000b54 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */
	IRQRX1 = 1;
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <CAN1_RX1_IRQHandler+0x14>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000b5e:	4803      	ldr	r0, [pc, #12]	; (8000b6c <CAN1_RX1_IRQHandler+0x18>)
 8000b60:	f000 fd94 	bl	800168c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000171 	.word	0x20000171
 8000b6c:	20000174 	.word	0x20000174

08000b70 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000b74:	4802      	ldr	r0, [pc, #8]	; (8000b80 <OTG_FS_IRQHandler+0x10>)
 8000b76:	f001 fbe8 	bl	800234a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	20001684 	.word	0x20001684

08000b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b8c:	4a14      	ldr	r2, [pc, #80]	; (8000be0 <_sbrk+0x5c>)
 8000b8e:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <_sbrk+0x60>)
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b98:	4b13      	ldr	r3, [pc, #76]	; (8000be8 <_sbrk+0x64>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d102      	bne.n	8000ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <_sbrk+0x64>)
 8000ba2:	4a12      	ldr	r2, [pc, #72]	; (8000bec <_sbrk+0x68>)
 8000ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <_sbrk+0x64>)
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4413      	add	r3, r2
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d207      	bcs.n	8000bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bb4:	f007 faee 	bl	8008194 <__errno>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	220c      	movs	r2, #12
 8000bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc2:	e009      	b.n	8000bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bc4:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <_sbrk+0x64>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bca:	4b07      	ldr	r3, [pc, #28]	; (8000be8 <_sbrk+0x64>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	4a05      	ldr	r2, [pc, #20]	; (8000be8 <_sbrk+0x64>)
 8000bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3718      	adds	r7, #24
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20020000 	.word	0x20020000
 8000be4:	00000400 	.word	0x00000400
 8000be8:	2000019c 	.word	0x2000019c
 8000bec:	20001ef8 	.word	0x20001ef8

08000bf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <SystemInit+0x20>)
 8000bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bfa:	4a05      	ldr	r2, [pc, #20]	; (8000c10 <SystemInit+0x20>)
 8000bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c18:	480d      	ldr	r0, [pc, #52]	; (8000c50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c1a:	490e      	ldr	r1, [pc, #56]	; (8000c54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c1c:	4a0e      	ldr	r2, [pc, #56]	; (8000c58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c20:	e002      	b.n	8000c28 <LoopCopyDataInit>

08000c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c26:	3304      	adds	r3, #4

08000c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c2c:	d3f9      	bcc.n	8000c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c2e:	4a0b      	ldr	r2, [pc, #44]	; (8000c5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c30:	4c0b      	ldr	r4, [pc, #44]	; (8000c60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c34:	e001      	b.n	8000c3a <LoopFillZerobss>

08000c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c38:	3204      	adds	r2, #4

08000c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c3c:	d3fb      	bcc.n	8000c36 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c3e:	f7ff ffd7 	bl	8000bf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c42:	f007 faad 	bl	80081a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c46:	f7ff fcbb 	bl	80005c0 <main>
  bx  lr    
 8000c4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c54:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8000c58:	08008c48 	.word	0x08008c48
  ldr r2, =_sbss
 8000c5c:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8000c60:	20001ef8 	.word	0x20001ef8

08000c64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC_IRQHandler>
	...

08000c68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ca8 <HAL_Init+0x40>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0d      	ldr	r2, [pc, #52]	; (8000ca8 <HAL_Init+0x40>)
 8000c72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c78:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <HAL_Init+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ca8 <HAL_Init+0x40>)
 8000c7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c84:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <HAL_Init+0x40>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a07      	ldr	r2, [pc, #28]	; (8000ca8 <HAL_Init+0x40>)
 8000c8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c90:	2003      	movs	r0, #3
 8000c92:	f000 fffb 	bl	8001c8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c96:	200f      	movs	r0, #15
 8000c98:	f000 f808 	bl	8000cac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c9c:	f7ff fe90 	bl	80009c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40023c00 	.word	0x40023c00

08000cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cb4:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <HAL_InitTick+0x54>)
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	4b12      	ldr	r3, [pc, #72]	; (8000d04 <HAL_InitTick+0x58>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f001 f813 	bl	8001cf6 <HAL_SYSTICK_Config>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e00e      	b.n	8000cf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2b0f      	cmp	r3, #15
 8000cde:	d80a      	bhi.n	8000cf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	6879      	ldr	r1, [r7, #4]
 8000ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce8:	f000 ffdb 	bl	8001ca2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cec:	4a06      	ldr	r2, [pc, #24]	; (8000d08 <HAL_InitTick+0x5c>)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	e000      	b.n	8000cf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20000000 	.word	0x20000000
 8000d04:	20000008 	.word	0x20000008
 8000d08:	20000004 	.word	0x20000004

08000d0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d10:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <HAL_IncTick+0x20>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	461a      	mov	r2, r3
 8000d16:	4b06      	ldr	r3, [pc, #24]	; (8000d30 <HAL_IncTick+0x24>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	4a04      	ldr	r2, [pc, #16]	; (8000d30 <HAL_IncTick+0x24>)
 8000d1e:	6013      	str	r3, [r2, #0]
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	20000008 	.word	0x20000008
 8000d30:	200001a0 	.word	0x200001a0

08000d34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  return uwTick;
 8000d38:	4b03      	ldr	r3, [pc, #12]	; (8000d48 <HAL_GetTick+0x14>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	200001a0 	.word	0x200001a0

08000d4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d54:	f7ff ffee 	bl	8000d34 <HAL_GetTick>
 8000d58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d64:	d005      	beq.n	8000d72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d66:	4b0a      	ldr	r3, [pc, #40]	; (8000d90 <HAL_Delay+0x44>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	4413      	add	r3, r2
 8000d70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d72:	bf00      	nop
 8000d74:	f7ff ffde 	bl	8000d34 <HAL_GetTick>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d8f7      	bhi.n	8000d74 <HAL_Delay+0x28>
  {
  }
}
 8000d84:	bf00      	nop
 8000d86:	bf00      	nop
 8000d88:	3710      	adds	r7, #16
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	20000008 	.word	0x20000008

08000d94 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d101      	bne.n	8000da6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e0ed      	b.n	8000f82 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d102      	bne.n	8000db8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff fe2c 	bl	8000a10 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f042 0201 	orr.w	r2, r2, #1
 8000dc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000dc8:	f7ff ffb4 	bl	8000d34 <HAL_GetTick>
 8000dcc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000dce:	e012      	b.n	8000df6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000dd0:	f7ff ffb0 	bl	8000d34 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2b0a      	cmp	r3, #10
 8000ddc:	d90b      	bls.n	8000df6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2205      	movs	r2, #5
 8000dee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e0c5      	b.n	8000f82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f003 0301 	and.w	r3, r3, #1
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d0e5      	beq.n	8000dd0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f022 0202 	bic.w	r2, r2, #2
 8000e12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e14:	f7ff ff8e 	bl	8000d34 <HAL_GetTick>
 8000e18:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e1a:	e012      	b.n	8000e42 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e1c:	f7ff ff8a 	bl	8000d34 <HAL_GetTick>
 8000e20:	4602      	mov	r2, r0
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	2b0a      	cmp	r3, #10
 8000e28:	d90b      	bls.n	8000e42 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2205      	movs	r2, #5
 8000e3a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e09f      	b.n	8000f82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f003 0302 	and.w	r3, r3, #2
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d1e5      	bne.n	8000e1c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	7e1b      	ldrb	r3, [r3, #24]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d108      	bne.n	8000e6a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	e007      	b.n	8000e7a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e78:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	7e5b      	ldrb	r3, [r3, #25]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d108      	bne.n	8000e94 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	e007      	b.n	8000ea4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ea2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	7e9b      	ldrb	r3, [r3, #26]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d108      	bne.n	8000ebe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f042 0220 	orr.w	r2, r2, #32
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	e007      	b.n	8000ece <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f022 0220 	bic.w	r2, r2, #32
 8000ecc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	7edb      	ldrb	r3, [r3, #27]
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d108      	bne.n	8000ee8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f022 0210 	bic.w	r2, r2, #16
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	e007      	b.n	8000ef8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f042 0210 	orr.w	r2, r2, #16
 8000ef6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	7f1b      	ldrb	r3, [r3, #28]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d108      	bne.n	8000f12 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f042 0208 	orr.w	r2, r2, #8
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	e007      	b.n	8000f22 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f022 0208 	bic.w	r2, r2, #8
 8000f20:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	7f5b      	ldrb	r3, [r3, #29]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d108      	bne.n	8000f3c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f042 0204 	orr.w	r2, r2, #4
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	e007      	b.n	8000f4c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f022 0204 	bic.w	r2, r2, #4
 8000f4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	689a      	ldr	r2, [r3, #8]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	431a      	orrs	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	691b      	ldr	r3, [r3, #16]
 8000f5a:	431a      	orrs	r2, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	695b      	ldr	r3, [r3, #20]
 8000f60:	ea42 0103 	orr.w	r1, r2, r3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	1e5a      	subs	r2, r3, #1
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2200      	movs	r2, #0
 8000f76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
	...

08000f8c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b087      	sub	sp, #28
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fa2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000fa4:	7cfb      	ldrb	r3, [r7, #19]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d003      	beq.n	8000fb2 <HAL_CAN_ConfigFilter+0x26>
 8000faa:	7cfb      	ldrb	r3, [r7, #19]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	f040 80be 	bne.w	800112e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8000fb2:	4b65      	ldr	r3, [pc, #404]	; (8001148 <HAL_CAN_ConfigFilter+0x1bc>)
 8000fb4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000fbc:	f043 0201 	orr.w	r2, r3, #1
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000fcc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe0:	021b      	lsls	r3, r3, #8
 8000fe2:	431a      	orrs	r2, r3
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	f003 031f 	and.w	r3, r3, #31
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	43db      	mvns	r3, r3
 8001004:	401a      	ands	r2, r3
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	69db      	ldr	r3, [r3, #28]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d123      	bne.n	800105c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	43db      	mvns	r3, r3
 800101e:	401a      	ands	r2, r3
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	68db      	ldr	r3, [r3, #12]
 800102a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001032:	683a      	ldr	r2, [r7, #0]
 8001034:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001036:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	3248      	adds	r2, #72	; 0x48
 800103c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001050:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001052:	6979      	ldr	r1, [r7, #20]
 8001054:	3348      	adds	r3, #72	; 0x48
 8001056:	00db      	lsls	r3, r3, #3
 8001058:	440b      	add	r3, r1
 800105a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d122      	bne.n	80010aa <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	431a      	orrs	r2, r3
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001080:	683a      	ldr	r2, [r7, #0]
 8001082:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001084:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	3248      	adds	r2, #72	; 0x48
 800108a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800109e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010a0:	6979      	ldr	r1, [r7, #20]
 80010a2:	3348      	adds	r3, #72	; 0x48
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	440b      	add	r3, r1
 80010a8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d109      	bne.n	80010c6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	43db      	mvns	r3, r3
 80010bc:	401a      	ands	r2, r3
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80010c4:	e007      	b.n	80010d6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	431a      	orrs	r2, r3
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d109      	bne.n	80010f2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	43db      	mvns	r3, r3
 80010e8:	401a      	ands	r2, r3
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80010f0:	e007      	b.n	8001102 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	431a      	orrs	r2, r3
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	6a1b      	ldr	r3, [r3, #32]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d107      	bne.n	800111a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	431a      	orrs	r2, r3
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001120:	f023 0201 	bic.w	r2, r3, #1
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800112a:	2300      	movs	r3, #0
 800112c:	e006      	b.n	800113c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001132:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
  }
}
 800113c:	4618      	mov	r0, r3
 800113e:	371c      	adds	r7, #28
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	40006400 	.word	0x40006400

0800114c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f893 3020 	ldrb.w	r3, [r3, #32]
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b01      	cmp	r3, #1
 800115e:	d12e      	bne.n	80011be <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2202      	movs	r2, #2
 8001164:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f022 0201 	bic.w	r2, r2, #1
 8001176:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001178:	f7ff fddc 	bl	8000d34 <HAL_GetTick>
 800117c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800117e:	e012      	b.n	80011a6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001180:	f7ff fdd8 	bl	8000d34 <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b0a      	cmp	r3, #10
 800118c:	d90b      	bls.n	80011a6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001192:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2205      	movs	r2, #5
 800119e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e012      	b.n	80011cc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d1e5      	bne.n	8001180 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80011ba:	2300      	movs	r3, #0
 80011bc:	e006      	b.n	80011cc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
  }
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d133      	bne.n	8001250 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f042 0201 	orr.w	r2, r2, #1
 80011f6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80011f8:	f7ff fd9c 	bl	8000d34 <HAL_GetTick>
 80011fc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011fe:	e012      	b.n	8001226 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001200:	f7ff fd98 	bl	8000d34 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b0a      	cmp	r3, #10
 800120c:	d90b      	bls.n	8001226 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001212:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2205      	movs	r2, #5
 800121e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e01b      	b.n	800125e <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0e5      	beq.n	8001200 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f022 0202 	bic.w	r2, r2, #2
 8001242:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2201      	movs	r2, #1
 8001248:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800124c:	2300      	movs	r3, #0
 800124e:	e006      	b.n	800125e <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001254:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
  }
}
 800125e:	4618      	mov	r0, r3
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001266:	b480      	push	{r7}
 8001268:	b089      	sub	sp, #36	; 0x24
 800126a:	af00      	add	r7, sp, #0
 800126c:	60f8      	str	r0, [r7, #12]
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
 8001272:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f893 3020 	ldrb.w	r3, [r3, #32]
 800127a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001284:	7ffb      	ldrb	r3, [r7, #31]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d003      	beq.n	8001292 <HAL_CAN_AddTxMessage+0x2c>
 800128a:	7ffb      	ldrb	r3, [r7, #31]
 800128c:	2b02      	cmp	r3, #2
 800128e:	f040 80b8 	bne.w	8001402 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d10a      	bne.n	80012b2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d105      	bne.n	80012b2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f000 80a0 	beq.w	80013f2 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	0e1b      	lsrs	r3, r3, #24
 80012b6:	f003 0303 	and.w	r3, r3, #3
 80012ba:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d907      	bls.n	80012d2 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e09e      	b.n	8001410 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80012d2:	2201      	movs	r2, #1
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	409a      	lsls	r2, r3
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d10d      	bne.n	8001300 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80012ee:	68f9      	ldr	r1, [r7, #12]
 80012f0:	6809      	ldr	r1, [r1, #0]
 80012f2:	431a      	orrs	r2, r3
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	3318      	adds	r3, #24
 80012f8:	011b      	lsls	r3, r3, #4
 80012fa:	440b      	add	r3, r1
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	e00f      	b.n	8001320 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800130a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001310:	68f9      	ldr	r1, [r7, #12]
 8001312:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001314:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	3318      	adds	r3, #24
 800131a:	011b      	lsls	r3, r3, #4
 800131c:	440b      	add	r3, r1
 800131e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	6819      	ldr	r1, [r3, #0]
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	691a      	ldr	r2, [r3, #16]
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	3318      	adds	r3, #24
 800132c:	011b      	lsls	r3, r3, #4
 800132e:	440b      	add	r3, r1
 8001330:	3304      	adds	r3, #4
 8001332:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	7d1b      	ldrb	r3, [r3, #20]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d111      	bne.n	8001360 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	3318      	adds	r3, #24
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	4413      	add	r3, r2
 8001348:	3304      	adds	r3, #4
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	68fa      	ldr	r2, [r7, #12]
 800134e:	6811      	ldr	r1, [r2, #0]
 8001350:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	3318      	adds	r3, #24
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	440b      	add	r3, r1
 800135c:	3304      	adds	r3, #4
 800135e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	3307      	adds	r3, #7
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	061a      	lsls	r2, r3, #24
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3306      	adds	r3, #6
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	041b      	lsls	r3, r3, #16
 8001370:	431a      	orrs	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3305      	adds	r3, #5
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	4313      	orrs	r3, r2
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	3204      	adds	r2, #4
 8001380:	7812      	ldrb	r2, [r2, #0]
 8001382:	4610      	mov	r0, r2
 8001384:	68fa      	ldr	r2, [r7, #12]
 8001386:	6811      	ldr	r1, [r2, #0]
 8001388:	ea43 0200 	orr.w	r2, r3, r0
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	011b      	lsls	r3, r3, #4
 8001390:	440b      	add	r3, r1
 8001392:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001396:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3303      	adds	r3, #3
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	061a      	lsls	r2, r3, #24
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3302      	adds	r3, #2
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	041b      	lsls	r3, r3, #16
 80013a8:	431a      	orrs	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	3301      	adds	r3, #1
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	021b      	lsls	r3, r3, #8
 80013b2:	4313      	orrs	r3, r2
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	7812      	ldrb	r2, [r2, #0]
 80013b8:	4610      	mov	r0, r2
 80013ba:	68fa      	ldr	r2, [r7, #12]
 80013bc:	6811      	ldr	r1, [r2, #0]
 80013be:	ea43 0200 	orr.w	r2, r3, r0
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	011b      	lsls	r3, r3, #4
 80013c6:	440b      	add	r3, r1
 80013c8:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80013cc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	3318      	adds	r3, #24
 80013d6:	011b      	lsls	r3, r3, #4
 80013d8:	4413      	add	r3, r2
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	68fa      	ldr	r2, [r7, #12]
 80013de:	6811      	ldr	r1, [r2, #0]
 80013e0:	f043 0201 	orr.w	r2, r3, #1
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	3318      	adds	r3, #24
 80013e8:	011b      	lsls	r3, r3, #4
 80013ea:	440b      	add	r3, r1
 80013ec:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80013ee:	2300      	movs	r3, #0
 80013f0:	e00e      	b.n	8001410 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e006      	b.n	8001410 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001406:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
  }
}
 8001410:	4618      	mov	r0, r3
 8001412:	3724      	adds	r7, #36	; 0x24
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800141c:	b480      	push	{r7}
 800141e:	b087      	sub	sp, #28
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
 8001428:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001430:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001432:	7dfb      	ldrb	r3, [r7, #23]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d003      	beq.n	8001440 <HAL_CAN_GetRxMessage+0x24>
 8001438:	7dfb      	ldrb	r3, [r7, #23]
 800143a:	2b02      	cmp	r3, #2
 800143c:	f040 80f3 	bne.w	8001626 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d10e      	bne.n	8001464 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	f003 0303 	and.w	r3, r3, #3
 8001450:	2b00      	cmp	r3, #0
 8001452:	d116      	bne.n	8001482 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001458:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e0e7      	b.n	8001634 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	f003 0303 	and.w	r3, r3, #3
 800146e:	2b00      	cmp	r3, #0
 8001470:	d107      	bne.n	8001482 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001476:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e0d8      	b.n	8001634 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	331b      	adds	r3, #27
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	4413      	add	r3, r2
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0204 	and.w	r2, r3, #4
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d10c      	bne.n	80014ba <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	331b      	adds	r3, #27
 80014a8:	011b      	lsls	r3, r3, #4
 80014aa:	4413      	add	r3, r2
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	0d5b      	lsrs	r3, r3, #21
 80014b0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	e00b      	b.n	80014d2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	331b      	adds	r3, #27
 80014c2:	011b      	lsls	r3, r3, #4
 80014c4:	4413      	add	r3, r2
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	08db      	lsrs	r3, r3, #3
 80014ca:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	331b      	adds	r3, #27
 80014da:	011b      	lsls	r3, r3, #4
 80014dc:	4413      	add	r3, r2
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0202 	and.w	r2, r3, #2
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	331b      	adds	r3, #27
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	4413      	add	r3, r2
 80014f4:	3304      	adds	r3, #4
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 020f 	and.w	r2, r3, #15
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	331b      	adds	r3, #27
 8001508:	011b      	lsls	r3, r3, #4
 800150a:	4413      	add	r3, r2
 800150c:	3304      	adds	r3, #4
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	0a1b      	lsrs	r3, r3, #8
 8001512:	b2da      	uxtb	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	331b      	adds	r3, #27
 8001520:	011b      	lsls	r3, r3, #4
 8001522:	4413      	add	r3, r2
 8001524:	3304      	adds	r3, #4
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	0c1b      	lsrs	r3, r3, #16
 800152a:	b29a      	uxth	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	4413      	add	r3, r2
 800153a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	b2da      	uxtb	r2, r3
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	011b      	lsls	r3, r3, #4
 800154e:	4413      	add	r3, r2
 8001550:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	0a1a      	lsrs	r2, r3, #8
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	3301      	adds	r3, #1
 800155c:	b2d2      	uxtb	r2, r2
 800155e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	011b      	lsls	r3, r3, #4
 8001568:	4413      	add	r3, r2
 800156a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	0c1a      	lsrs	r2, r3, #16
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	3302      	adds	r3, #2
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	011b      	lsls	r3, r3, #4
 8001582:	4413      	add	r3, r2
 8001584:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	0e1a      	lsrs	r2, r3, #24
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	3303      	adds	r3, #3
 8001590:	b2d2      	uxtb	r2, r2
 8001592:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	011b      	lsls	r3, r3, #4
 800159c:	4413      	add	r3, r2
 800159e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	3304      	adds	r3, #4
 80015a8:	b2d2      	uxtb	r2, r2
 80015aa:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	011b      	lsls	r3, r3, #4
 80015b4:	4413      	add	r3, r2
 80015b6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	0a1a      	lsrs	r2, r3, #8
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	3305      	adds	r3, #5
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	011b      	lsls	r3, r3, #4
 80015ce:	4413      	add	r3, r2
 80015d0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	0c1a      	lsrs	r2, r3, #16
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	3306      	adds	r3, #6
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	011b      	lsls	r3, r3, #4
 80015e8:	4413      	add	r3, r2
 80015ea:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	0e1a      	lsrs	r2, r3, #24
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	3307      	adds	r3, #7
 80015f6:	b2d2      	uxtb	r2, r2
 80015f8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d108      	bne.n	8001612 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	68da      	ldr	r2, [r3, #12]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f042 0220 	orr.w	r2, r2, #32
 800160e:	60da      	str	r2, [r3, #12]
 8001610:	e007      	b.n	8001622 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	691a      	ldr	r2, [r3, #16]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f042 0220 	orr.w	r2, r2, #32
 8001620:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	e006      	b.n	8001634 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
  }
}
 8001634:	4618      	mov	r0, r3
 8001636:	371c      	adds	r7, #28
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001650:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001652:	7bfb      	ldrb	r3, [r7, #15]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d002      	beq.n	800165e <HAL_CAN_ActivateNotification+0x1e>
 8001658:	7bfb      	ldrb	r3, [r7, #15]
 800165a:	2b02      	cmp	r3, #2
 800165c:	d109      	bne.n	8001672 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6959      	ldr	r1, [r3, #20]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	430a      	orrs	r2, r1
 800166c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800166e:	2300      	movs	r3, #0
 8001670:	e006      	b.n	8001680 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001676:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
  }
}
 8001680:	4618      	mov	r0, r3
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b08a      	sub	sp, #40	; 0x28
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001694:	2300      	movs	r3, #0
 8001696:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80016c8:	6a3b      	ldr	r3, [r7, #32]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d07c      	beq.n	80017cc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d023      	beq.n	8001724 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2201      	movs	r2, #1
 80016e2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d003      	beq.n	80016f6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f000 f983 	bl	80019fa <HAL_CAN_TxMailbox0CompleteCallback>
 80016f4:	e016      	b.n	8001724 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	f003 0304 	and.w	r3, r3, #4
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d004      	beq.n	800170a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001702:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001706:	627b      	str	r3, [r7, #36]	; 0x24
 8001708:	e00c      	b.n	8001724 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	f003 0308 	and.w	r3, r3, #8
 8001710:	2b00      	cmp	r3, #0
 8001712:	d004      	beq.n	800171e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001716:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800171a:	627b      	str	r3, [r7, #36]	; 0x24
 800171c:	e002      	b.n	8001724 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f000 f989 	bl	8001a36 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800172a:	2b00      	cmp	r3, #0
 800172c:	d024      	beq.n	8001778 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001736:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 f963 	bl	8001a0e <HAL_CAN_TxMailbox1CompleteCallback>
 8001748:	e016      	b.n	8001778 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001750:	2b00      	cmp	r3, #0
 8001752:	d004      	beq.n	800175e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001756:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800175a:	627b      	str	r3, [r7, #36]	; 0x24
 800175c:	e00c      	b.n	8001778 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001764:	2b00      	cmp	r3, #0
 8001766:	d004      	beq.n	8001772 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
 8001770:	e002      	b.n	8001778 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 f969 	bl	8001a4a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d024      	beq.n	80017cc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800178a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d003      	beq.n	800179e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 f943 	bl	8001a22 <HAL_CAN_TxMailbox2CompleteCallback>
 800179c:	e016      	b.n	80017cc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d004      	beq.n	80017b2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80017a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24
 80017b0:	e00c      	b.n	80017cc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d004      	beq.n	80017c6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80017bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017c2:	627b      	str	r3, [r7, #36]	; 0x24
 80017c4:	e002      	b.n	80017cc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f000 f949 	bl	8001a5e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80017cc:	6a3b      	ldr	r3, [r7, #32]
 80017ce:	f003 0308 	and.w	r3, r3, #8
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d00c      	beq.n	80017f0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	f003 0310 	and.w	r3, r3, #16
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d007      	beq.n	80017f0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80017e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017e6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2210      	movs	r2, #16
 80017ee:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80017f0:	6a3b      	ldr	r3, [r7, #32]
 80017f2:	f003 0304 	and.w	r3, r3, #4
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d00b      	beq.n	8001812 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	f003 0308 	and.w	r3, r3, #8
 8001800:	2b00      	cmp	r3, #0
 8001802:	d006      	beq.n	8001812 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2208      	movs	r2, #8
 800180a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f000 f930 	bl	8001a72 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001812:	6a3b      	ldr	r3, [r7, #32]
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	2b00      	cmp	r3, #0
 800181a:	d009      	beq.n	8001830 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	f003 0303 	and.w	r3, r3, #3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d002      	beq.n	8001830 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f7fe fea6 	bl	800057c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001830:	6a3b      	ldr	r3, [r7, #32]
 8001832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00c      	beq.n	8001854 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	f003 0310 	and.w	r3, r3, #16
 8001840:	2b00      	cmp	r3, #0
 8001842:	d007      	beq.n	8001854 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001846:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800184a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2210      	movs	r2, #16
 8001852:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001854:	6a3b      	ldr	r3, [r7, #32]
 8001856:	f003 0320 	and.w	r3, r3, #32
 800185a:	2b00      	cmp	r3, #0
 800185c:	d00b      	beq.n	8001876 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	2b00      	cmp	r3, #0
 8001866:	d006      	beq.n	8001876 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2208      	movs	r2, #8
 800186e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f000 f912 	bl	8001a9a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001876:	6a3b      	ldr	r3, [r7, #32]
 8001878:	f003 0310 	and.w	r3, r3, #16
 800187c:	2b00      	cmp	r3, #0
 800187e:	d009      	beq.n	8001894 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	f003 0303 	and.w	r3, r3, #3
 800188a:	2b00      	cmp	r3, #0
 800188c:	d002      	beq.n	8001894 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 f8f9 	bl	8001a86 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001894:	6a3b      	ldr	r3, [r7, #32]
 8001896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d00b      	beq.n	80018b6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	f003 0310 	and.w	r3, r3, #16
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d006      	beq.n	80018b6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2210      	movs	r2, #16
 80018ae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f000 f8fc 	bl	8001aae <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d00b      	beq.n	80018d8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d006      	beq.n	80018d8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2208      	movs	r2, #8
 80018d0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f000 f8f5 	bl	8001ac2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80018d8:	6a3b      	ldr	r3, [r7, #32]
 80018da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d07b      	beq.n	80019da <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d072      	beq.n	80019d2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80018ec:	6a3b      	ldr	r3, [r7, #32]
 80018ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d008      	beq.n	8001908 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d003      	beq.n	8001908 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001902:	f043 0301 	orr.w	r3, r3, #1
 8001906:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001908:	6a3b      	ldr	r3, [r7, #32]
 800190a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800190e:	2b00      	cmp	r3, #0
 8001910:	d008      	beq.n	8001924 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800191c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191e:	f043 0302 	orr.w	r3, r3, #2
 8001922:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001924:	6a3b      	ldr	r3, [r7, #32]
 8001926:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800192a:	2b00      	cmp	r3, #0
 800192c:	d008      	beq.n	8001940 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001934:	2b00      	cmp	r3, #0
 8001936:	d003      	beq.n	8001940 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193a:	f043 0304 	orr.w	r3, r3, #4
 800193e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001940:	6a3b      	ldr	r3, [r7, #32]
 8001942:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001946:	2b00      	cmp	r3, #0
 8001948:	d043      	beq.n	80019d2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001950:	2b00      	cmp	r3, #0
 8001952:	d03e      	beq.n	80019d2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800195a:	2b60      	cmp	r3, #96	; 0x60
 800195c:	d02b      	beq.n	80019b6 <HAL_CAN_IRQHandler+0x32a>
 800195e:	2b60      	cmp	r3, #96	; 0x60
 8001960:	d82e      	bhi.n	80019c0 <HAL_CAN_IRQHandler+0x334>
 8001962:	2b50      	cmp	r3, #80	; 0x50
 8001964:	d022      	beq.n	80019ac <HAL_CAN_IRQHandler+0x320>
 8001966:	2b50      	cmp	r3, #80	; 0x50
 8001968:	d82a      	bhi.n	80019c0 <HAL_CAN_IRQHandler+0x334>
 800196a:	2b40      	cmp	r3, #64	; 0x40
 800196c:	d019      	beq.n	80019a2 <HAL_CAN_IRQHandler+0x316>
 800196e:	2b40      	cmp	r3, #64	; 0x40
 8001970:	d826      	bhi.n	80019c0 <HAL_CAN_IRQHandler+0x334>
 8001972:	2b30      	cmp	r3, #48	; 0x30
 8001974:	d010      	beq.n	8001998 <HAL_CAN_IRQHandler+0x30c>
 8001976:	2b30      	cmp	r3, #48	; 0x30
 8001978:	d822      	bhi.n	80019c0 <HAL_CAN_IRQHandler+0x334>
 800197a:	2b10      	cmp	r3, #16
 800197c:	d002      	beq.n	8001984 <HAL_CAN_IRQHandler+0x2f8>
 800197e:	2b20      	cmp	r3, #32
 8001980:	d005      	beq.n	800198e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001982:	e01d      	b.n	80019c0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001986:	f043 0308 	orr.w	r3, r3, #8
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800198c:	e019      	b.n	80019c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	f043 0310 	orr.w	r3, r3, #16
 8001994:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001996:	e014      	b.n	80019c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199a:	f043 0320 	orr.w	r3, r3, #32
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019a0:	e00f      	b.n	80019c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80019a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019aa:	e00a      	b.n	80019c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80019ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019b4:	e005      	b.n	80019c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80019b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019be:	e000      	b.n	80019c2 <HAL_CAN_IRQHandler+0x336>
            break;
 80019c0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	699a      	ldr	r2, [r3, #24]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80019d0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2204      	movs	r2, #4
 80019d8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80019da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d008      	beq.n	80019f2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f000 f872 	bl	8001ad6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80019f2:	bf00      	nop
 80019f4:	3728      	adds	r7, #40	; 0x28
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b083      	sub	sp, #12
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b083      	sub	sp, #12
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001a3e:	bf00      	nop
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	b083      	sub	sp, #12
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a72:	b480      	push	{r7}
 8001a74:	b083      	sub	sp, #12
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b083      	sub	sp, #12
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b083      	sub	sp, #12
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	b083      	sub	sp, #12
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
	...

08001aec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <__NVIC_SetPriorityGrouping+0x44>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b08:	4013      	ands	r3, r2
 8001b0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b1e:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <__NVIC_SetPriorityGrouping+0x44>)
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	60d3      	str	r3, [r2, #12]
}
 8001b24:	bf00      	nop
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b38:	4b04      	ldr	r3, [pc, #16]	; (8001b4c <__NVIC_GetPriorityGrouping+0x18>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	0a1b      	lsrs	r3, r3, #8
 8001b3e:	f003 0307 	and.w	r3, r3, #7
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	db0b      	blt.n	8001b7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	f003 021f 	and.w	r2, r3, #31
 8001b68:	4907      	ldr	r1, [pc, #28]	; (8001b88 <__NVIC_EnableIRQ+0x38>)
 8001b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6e:	095b      	lsrs	r3, r3, #5
 8001b70:	2001      	movs	r0, #1
 8001b72:	fa00 f202 	lsl.w	r2, r0, r2
 8001b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b7a:	bf00      	nop
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	e000e100 	.word	0xe000e100

08001b8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	6039      	str	r1, [r7, #0]
 8001b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	db0a      	blt.n	8001bb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	490c      	ldr	r1, [pc, #48]	; (8001bd8 <__NVIC_SetPriority+0x4c>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	0112      	lsls	r2, r2, #4
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	440b      	add	r3, r1
 8001bb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb4:	e00a      	b.n	8001bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	4908      	ldr	r1, [pc, #32]	; (8001bdc <__NVIC_SetPriority+0x50>)
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	3b04      	subs	r3, #4
 8001bc4:	0112      	lsls	r2, r2, #4
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	440b      	add	r3, r1
 8001bca:	761a      	strb	r2, [r3, #24]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	e000e100 	.word	0xe000e100
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b089      	sub	sp, #36	; 0x24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f1c3 0307 	rsb	r3, r3, #7
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	bf28      	it	cs
 8001bfe:	2304      	movcs	r3, #4
 8001c00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3304      	adds	r3, #4
 8001c06:	2b06      	cmp	r3, #6
 8001c08:	d902      	bls.n	8001c10 <NVIC_EncodePriority+0x30>
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3b03      	subs	r3, #3
 8001c0e:	e000      	b.n	8001c12 <NVIC_EncodePriority+0x32>
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c14:	f04f 32ff 	mov.w	r2, #4294967295
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	401a      	ands	r2, r3
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c28:	f04f 31ff 	mov.w	r1, #4294967295
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c32:	43d9      	mvns	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	4313      	orrs	r3, r2
         );
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3724      	adds	r7, #36	; 0x24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
	...

08001c48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c58:	d301      	bcc.n	8001c5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e00f      	b.n	8001c7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <SysTick_Config+0x40>)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3b01      	subs	r3, #1
 8001c64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c66:	210f      	movs	r1, #15
 8001c68:	f04f 30ff 	mov.w	r0, #4294967295
 8001c6c:	f7ff ff8e 	bl	8001b8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c70:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <SysTick_Config+0x40>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c76:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <SysTick_Config+0x40>)
 8001c78:	2207      	movs	r2, #7
 8001c7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	e000e010 	.word	0xe000e010

08001c8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff ff29 	bl	8001aec <__NVIC_SetPriorityGrouping>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b086      	sub	sp, #24
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	4603      	mov	r3, r0
 8001caa:	60b9      	str	r1, [r7, #8]
 8001cac:	607a      	str	r2, [r7, #4]
 8001cae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb4:	f7ff ff3e 	bl	8001b34 <__NVIC_GetPriorityGrouping>
 8001cb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	6978      	ldr	r0, [r7, #20]
 8001cc0:	f7ff ff8e 	bl	8001be0 <NVIC_EncodePriority>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cca:	4611      	mov	r1, r2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff5d 	bl	8001b8c <__NVIC_SetPriority>
}
 8001cd2:	bf00      	nop
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff31 	bl	8001b50 <__NVIC_EnableIRQ>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff ffa2 	bl	8001c48 <SysTick_Config>
 8001d04:	4603      	mov	r3, r0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
	...

08001d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b089      	sub	sp, #36	; 0x24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
 8001d2a:	e16b      	b.n	8002004 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	f040 815a 	bne.w	8001ffe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f003 0303 	and.w	r3, r3, #3
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d005      	beq.n	8001d62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d130      	bne.n	8001dc4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43db      	mvns	r3, r3
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	4013      	ands	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	68da      	ldr	r2, [r3, #12]
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d98:	2201      	movs	r2, #1
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	43db      	mvns	r3, r3
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	4013      	ands	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	091b      	lsrs	r3, r3, #4
 8001dae:	f003 0201 	and.w	r2, r3, #1
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f003 0303 	and.w	r3, r3, #3
 8001dcc:	2b03      	cmp	r3, #3
 8001dce:	d017      	beq.n	8001e00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	2203      	movs	r2, #3
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f003 0303 	and.w	r3, r3, #3
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d123      	bne.n	8001e54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	08da      	lsrs	r2, r3, #3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3208      	adds	r2, #8
 8001e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	f003 0307 	and.w	r3, r3, #7
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	220f      	movs	r2, #15
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	691a      	ldr	r2, [r3, #16]
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	08da      	lsrs	r2, r3, #3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	3208      	adds	r2, #8
 8001e4e:	69b9      	ldr	r1, [r7, #24]
 8001e50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	2203      	movs	r2, #3
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 0203 	and.w	r2, r3, #3
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	f000 80b4 	beq.w	8001ffe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	4b60      	ldr	r3, [pc, #384]	; (800201c <HAL_GPIO_Init+0x30c>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9e:	4a5f      	ldr	r2, [pc, #380]	; (800201c <HAL_GPIO_Init+0x30c>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea6:	4b5d      	ldr	r3, [pc, #372]	; (800201c <HAL_GPIO_Init+0x30c>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eb2:	4a5b      	ldr	r2, [pc, #364]	; (8002020 <HAL_GPIO_Init+0x310>)
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	089b      	lsrs	r3, r3, #2
 8001eb8:	3302      	adds	r3, #2
 8001eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	f003 0303 	and.w	r3, r3, #3
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	220f      	movs	r2, #15
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a52      	ldr	r2, [pc, #328]	; (8002024 <HAL_GPIO_Init+0x314>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d02b      	beq.n	8001f36 <HAL_GPIO_Init+0x226>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a51      	ldr	r2, [pc, #324]	; (8002028 <HAL_GPIO_Init+0x318>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d025      	beq.n	8001f32 <HAL_GPIO_Init+0x222>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a50      	ldr	r2, [pc, #320]	; (800202c <HAL_GPIO_Init+0x31c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d01f      	beq.n	8001f2e <HAL_GPIO_Init+0x21e>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a4f      	ldr	r2, [pc, #316]	; (8002030 <HAL_GPIO_Init+0x320>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d019      	beq.n	8001f2a <HAL_GPIO_Init+0x21a>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a4e      	ldr	r2, [pc, #312]	; (8002034 <HAL_GPIO_Init+0x324>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d013      	beq.n	8001f26 <HAL_GPIO_Init+0x216>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a4d      	ldr	r2, [pc, #308]	; (8002038 <HAL_GPIO_Init+0x328>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d00d      	beq.n	8001f22 <HAL_GPIO_Init+0x212>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a4c      	ldr	r2, [pc, #304]	; (800203c <HAL_GPIO_Init+0x32c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d007      	beq.n	8001f1e <HAL_GPIO_Init+0x20e>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a4b      	ldr	r2, [pc, #300]	; (8002040 <HAL_GPIO_Init+0x330>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d101      	bne.n	8001f1a <HAL_GPIO_Init+0x20a>
 8001f16:	2307      	movs	r3, #7
 8001f18:	e00e      	b.n	8001f38 <HAL_GPIO_Init+0x228>
 8001f1a:	2308      	movs	r3, #8
 8001f1c:	e00c      	b.n	8001f38 <HAL_GPIO_Init+0x228>
 8001f1e:	2306      	movs	r3, #6
 8001f20:	e00a      	b.n	8001f38 <HAL_GPIO_Init+0x228>
 8001f22:	2305      	movs	r3, #5
 8001f24:	e008      	b.n	8001f38 <HAL_GPIO_Init+0x228>
 8001f26:	2304      	movs	r3, #4
 8001f28:	e006      	b.n	8001f38 <HAL_GPIO_Init+0x228>
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e004      	b.n	8001f38 <HAL_GPIO_Init+0x228>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e002      	b.n	8001f38 <HAL_GPIO_Init+0x228>
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <HAL_GPIO_Init+0x228>
 8001f36:	2300      	movs	r3, #0
 8001f38:	69fa      	ldr	r2, [r7, #28]
 8001f3a:	f002 0203 	and.w	r2, r2, #3
 8001f3e:	0092      	lsls	r2, r2, #2
 8001f40:	4093      	lsls	r3, r2
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f48:	4935      	ldr	r1, [pc, #212]	; (8002020 <HAL_GPIO_Init+0x310>)
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	089b      	lsrs	r3, r3, #2
 8001f4e:	3302      	adds	r3, #2
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f56:	4b3b      	ldr	r3, [pc, #236]	; (8002044 <HAL_GPIO_Init+0x334>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4013      	ands	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f7a:	4a32      	ldr	r2, [pc, #200]	; (8002044 <HAL_GPIO_Init+0x334>)
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f80:	4b30      	ldr	r3, [pc, #192]	; (8002044 <HAL_GPIO_Init+0x334>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fa4:	4a27      	ldr	r2, [pc, #156]	; (8002044 <HAL_GPIO_Init+0x334>)
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001faa:	4b26      	ldr	r3, [pc, #152]	; (8002044 <HAL_GPIO_Init+0x334>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fce:	4a1d      	ldr	r2, [pc, #116]	; (8002044 <HAL_GPIO_Init+0x334>)
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fd4:	4b1b      	ldr	r3, [pc, #108]	; (8002044 <HAL_GPIO_Init+0x334>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d003      	beq.n	8001ff8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ff8:	4a12      	ldr	r2, [pc, #72]	; (8002044 <HAL_GPIO_Init+0x334>)
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	3301      	adds	r3, #1
 8002002:	61fb      	str	r3, [r7, #28]
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	2b0f      	cmp	r3, #15
 8002008:	f67f ae90 	bls.w	8001d2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	3724      	adds	r7, #36	; 0x24
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40023800 	.word	0x40023800
 8002020:	40013800 	.word	0x40013800
 8002024:	40020000 	.word	0x40020000
 8002028:	40020400 	.word	0x40020400
 800202c:	40020800 	.word	0x40020800
 8002030:	40020c00 	.word	0x40020c00
 8002034:	40021000 	.word	0x40021000
 8002038:	40021400 	.word	0x40021400
 800203c:	40021800 	.word	0x40021800
 8002040:	40021c00 	.word	0x40021c00
 8002044:	40013c00 	.word	0x40013c00

08002048 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	460b      	mov	r3, r1
 8002052:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691a      	ldr	r2, [r3, #16]
 8002058:	887b      	ldrh	r3, [r7, #2]
 800205a:	4013      	ands	r3, r2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d002      	beq.n	8002066 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002060:	2301      	movs	r3, #1
 8002062:	73fb      	strb	r3, [r7, #15]
 8002064:	e001      	b.n	800206a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002066:	2300      	movs	r3, #0
 8002068:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800206a:	7bfb      	ldrb	r3, [r7, #15]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3714      	adds	r7, #20
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	807b      	strh	r3, [r7, #2]
 8002084:	4613      	mov	r3, r2
 8002086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002088:	787b      	ldrb	r3, [r7, #1]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800208e:	887a      	ldrh	r2, [r7, #2]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002094:	e003      	b.n	800209e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002096:	887b      	ldrh	r3, [r7, #2]
 8002098:	041a      	lsls	r2, r3, #16
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	619a      	str	r2, [r3, #24]
}
 800209e:	bf00      	nop
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ac:	b08f      	sub	sp, #60	; 0x3c
 80020ae:	af0a      	add	r7, sp, #40	; 0x28
 80020b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d101      	bne.n	80020bc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e10f      	b.n	80022dc <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d106      	bne.n	80020dc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f005 fd0e 	bl	8007af8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2203      	movs	r2, #3
 80020e0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d102      	bne.n	80020f6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f001 ffd7 	bl	80040ae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	603b      	str	r3, [r7, #0]
 8002106:	687e      	ldr	r6, [r7, #4]
 8002108:	466d      	mov	r5, sp
 800210a:	f106 0410 	add.w	r4, r6, #16
 800210e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002110:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002112:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002114:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002116:	e894 0003 	ldmia.w	r4, {r0, r1}
 800211a:	e885 0003 	stmia.w	r5, {r0, r1}
 800211e:	1d33      	adds	r3, r6, #4
 8002120:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002122:	6838      	ldr	r0, [r7, #0]
 8002124:	f001 feae 	bl	8003e84 <USB_CoreInit>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d005      	beq.n	800213a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2202      	movs	r2, #2
 8002132:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e0d0      	b.n	80022dc <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2100      	movs	r1, #0
 8002140:	4618      	mov	r0, r3
 8002142:	f001 ffc5 	bl	80040d0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002146:	2300      	movs	r3, #0
 8002148:	73fb      	strb	r3, [r7, #15]
 800214a:	e04a      	b.n	80021e2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800214c:	7bfa      	ldrb	r2, [r7, #15]
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	333d      	adds	r3, #61	; 0x3d
 800215c:	2201      	movs	r2, #1
 800215e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002160:	7bfa      	ldrb	r2, [r7, #15]
 8002162:	6879      	ldr	r1, [r7, #4]
 8002164:	4613      	mov	r3, r2
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	4413      	add	r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	440b      	add	r3, r1
 800216e:	333c      	adds	r3, #60	; 0x3c
 8002170:	7bfa      	ldrb	r2, [r7, #15]
 8002172:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002174:	7bfa      	ldrb	r2, [r7, #15]
 8002176:	7bfb      	ldrb	r3, [r7, #15]
 8002178:	b298      	uxth	r0, r3
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	3344      	adds	r3, #68	; 0x44
 8002188:	4602      	mov	r2, r0
 800218a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800218c:	7bfa      	ldrb	r2, [r7, #15]
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	4413      	add	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	3340      	adds	r3, #64	; 0x40
 800219c:	2200      	movs	r2, #0
 800219e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80021a0:	7bfa      	ldrb	r2, [r7, #15]
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	4613      	mov	r3, r2
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	4413      	add	r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	440b      	add	r3, r1
 80021ae:	3348      	adds	r3, #72	; 0x48
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021b4:	7bfa      	ldrb	r2, [r7, #15]
 80021b6:	6879      	ldr	r1, [r7, #4]
 80021b8:	4613      	mov	r3, r2
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	4413      	add	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	440b      	add	r3, r1
 80021c2:	334c      	adds	r3, #76	; 0x4c
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021c8:	7bfa      	ldrb	r2, [r7, #15]
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	4613      	mov	r3, r2
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	4413      	add	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	440b      	add	r3, r1
 80021d6:	3354      	adds	r3, #84	; 0x54
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
 80021de:	3301      	adds	r3, #1
 80021e0:	73fb      	strb	r3, [r7, #15]
 80021e2:	7bfa      	ldrb	r2, [r7, #15]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d3af      	bcc.n	800214c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021ec:	2300      	movs	r3, #0
 80021ee:	73fb      	strb	r3, [r7, #15]
 80021f0:	e044      	b.n	800227c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80021f2:	7bfa      	ldrb	r2, [r7, #15]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	4413      	add	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002204:	2200      	movs	r2, #0
 8002206:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002208:	7bfa      	ldrb	r2, [r7, #15]
 800220a:	6879      	ldr	r1, [r7, #4]
 800220c:	4613      	mov	r3, r2
 800220e:	00db      	lsls	r3, r3, #3
 8002210:	4413      	add	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	440b      	add	r3, r1
 8002216:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800221a:	7bfa      	ldrb	r2, [r7, #15]
 800221c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800221e:	7bfa      	ldrb	r2, [r7, #15]
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	4613      	mov	r3, r2
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	4413      	add	r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	440b      	add	r3, r1
 800222c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002234:	7bfa      	ldrb	r2, [r7, #15]
 8002236:	6879      	ldr	r1, [r7, #4]
 8002238:	4613      	mov	r3, r2
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	4413      	add	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	440b      	add	r3, r1
 8002242:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800224a:	7bfa      	ldrb	r2, [r7, #15]
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	4613      	mov	r3, r2
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	4413      	add	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	440b      	add	r3, r1
 8002258:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002260:	7bfa      	ldrb	r2, [r7, #15]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	00db      	lsls	r3, r3, #3
 8002268:	4413      	add	r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	3301      	adds	r3, #1
 800227a:	73fb      	strb	r3, [r7, #15]
 800227c:	7bfa      	ldrb	r2, [r7, #15]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	429a      	cmp	r2, r3
 8002284:	d3b5      	bcc.n	80021f2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	603b      	str	r3, [r7, #0]
 800228c:	687e      	ldr	r6, [r7, #4]
 800228e:	466d      	mov	r5, sp
 8002290:	f106 0410 	add.w	r4, r6, #16
 8002294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002296:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002298:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800229a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800229c:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022a0:	e885 0003 	stmia.w	r5, {r0, r1}
 80022a4:	1d33      	adds	r3, r6, #4
 80022a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022a8:	6838      	ldr	r0, [r7, #0]
 80022aa:	f001 ff5d 	bl	8004168 <USB_DevInit>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d005      	beq.n	80022c0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2202      	movs	r2, #2
 80022b8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e00d      	b.n	80022dc <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f003 f8ac 	bl	8005432 <USB_DevDisconnect>

  return HAL_OK;
 80022da:	2300      	movs	r3, #0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3714      	adds	r7, #20
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080022e4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d101      	bne.n	8002300 <HAL_PCD_Start+0x1c>
 80022fc:	2302      	movs	r3, #2
 80022fe:	e020      	b.n	8002342 <HAL_PCD_Start+0x5e>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	2b01      	cmp	r3, #1
 800230e:	d109      	bne.n	8002324 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002314:	2b01      	cmp	r3, #1
 8002316:	d005      	beq.n	8002324 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800231c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f001 feaf 	bl	800408c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f003 f85c 	bl	80053f0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800234a:	b590      	push	{r4, r7, lr}
 800234c:	b08d      	sub	sp, #52	; 0x34
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002358:	6a3b      	ldr	r3, [r7, #32]
 800235a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f003 f91a 	bl	800559a <USB_GetMode>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	f040 848a 	bne.w	8002c82 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f003 f87e 	bl	8005474 <USB_ReadInterrupts>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	f000 8480 	beq.w	8002c80 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	0a1b      	lsrs	r3, r3, #8
 800238a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4618      	mov	r0, r3
 800239a:	f003 f86b 	bl	8005474 <USB_ReadInterrupts>
 800239e:	4603      	mov	r3, r0
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d107      	bne.n	80023b8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	695a      	ldr	r2, [r3, #20]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f002 0202 	and.w	r2, r2, #2
 80023b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4618      	mov	r0, r3
 80023be:	f003 f859 	bl	8005474 <USB_ReadInterrupts>
 80023c2:	4603      	mov	r3, r0
 80023c4:	f003 0310 	and.w	r3, r3, #16
 80023c8:	2b10      	cmp	r3, #16
 80023ca:	d161      	bne.n	8002490 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	699a      	ldr	r2, [r3, #24]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 0210 	bic.w	r2, r2, #16
 80023da:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80023dc:	6a3b      	ldr	r3, [r7, #32]
 80023de:	6a1b      	ldr	r3, [r3, #32]
 80023e0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	f003 020f 	and.w	r2, r3, #15
 80023e8:	4613      	mov	r3, r2
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	4413      	add	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	4413      	add	r3, r2
 80023f8:	3304      	adds	r3, #4
 80023fa:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	0c5b      	lsrs	r3, r3, #17
 8002400:	f003 030f 	and.w	r3, r3, #15
 8002404:	2b02      	cmp	r3, #2
 8002406:	d124      	bne.n	8002452 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800240e:	4013      	ands	r3, r2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d035      	beq.n	8002480 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	091b      	lsrs	r3, r3, #4
 800241c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800241e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002422:	b29b      	uxth	r3, r3
 8002424:	461a      	mov	r2, r3
 8002426:	6a38      	ldr	r0, [r7, #32]
 8002428:	f002 fe90 	bl	800514c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	691a      	ldr	r2, [r3, #16]
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	091b      	lsrs	r3, r3, #4
 8002434:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002438:	441a      	add	r2, r3
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	6a1a      	ldr	r2, [r3, #32]
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	091b      	lsrs	r3, r3, #4
 8002446:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800244a:	441a      	add	r2, r3
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	621a      	str	r2, [r3, #32]
 8002450:	e016      	b.n	8002480 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	0c5b      	lsrs	r3, r3, #17
 8002456:	f003 030f 	and.w	r3, r3, #15
 800245a:	2b06      	cmp	r3, #6
 800245c:	d110      	bne.n	8002480 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002464:	2208      	movs	r2, #8
 8002466:	4619      	mov	r1, r3
 8002468:	6a38      	ldr	r0, [r7, #32]
 800246a:	f002 fe6f 	bl	800514c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	6a1a      	ldr	r2, [r3, #32]
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	091b      	lsrs	r3, r3, #4
 8002476:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800247a:	441a      	add	r2, r3
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	699a      	ldr	r2, [r3, #24]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f042 0210 	orr.w	r2, r2, #16
 800248e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4618      	mov	r0, r3
 8002496:	f002 ffed 	bl	8005474 <USB_ReadInterrupts>
 800249a:	4603      	mov	r3, r0
 800249c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024a0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80024a4:	f040 80a7 	bne.w	80025f6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f002 fff2 	bl	800549a <USB_ReadDevAllOutEpInterrupt>
 80024b6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80024b8:	e099      	b.n	80025ee <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80024ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f000 808e 	beq.w	80025e2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	4611      	mov	r1, r2
 80024d0:	4618      	mov	r0, r3
 80024d2:	f003 f816 	bl	8005502 <USB_ReadDevOutEPInterrupt>
 80024d6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d00c      	beq.n	80024fc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80024e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e4:	015a      	lsls	r2, r3, #5
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	4413      	add	r3, r2
 80024ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80024ee:	461a      	mov	r2, r3
 80024f0:	2301      	movs	r3, #1
 80024f2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80024f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 fec2 	bl	8003280 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	f003 0308 	and.w	r3, r3, #8
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00c      	beq.n	8002520 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002508:	015a      	lsls	r2, r3, #5
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	4413      	add	r3, r2
 800250e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002512:	461a      	mov	r2, r3
 8002514:	2308      	movs	r3, #8
 8002516:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002518:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 ff98 	bl	8003450 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	f003 0310 	and.w	r3, r3, #16
 8002526:	2b00      	cmp	r3, #0
 8002528:	d008      	beq.n	800253c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252c:	015a      	lsls	r2, r3, #5
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	4413      	add	r3, r2
 8002532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002536:	461a      	mov	r2, r3
 8002538:	2310      	movs	r3, #16
 800253a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d030      	beq.n	80025a8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002546:	6a3b      	ldr	r3, [r7, #32]
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800254e:	2b80      	cmp	r3, #128	; 0x80
 8002550:	d109      	bne.n	8002566 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	69fa      	ldr	r2, [r7, #28]
 800255c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002560:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002564:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002568:	4613      	mov	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4413      	add	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	4413      	add	r3, r2
 8002578:	3304      	adds	r3, #4
 800257a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	78db      	ldrb	r3, [r3, #3]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d108      	bne.n	8002596 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	2200      	movs	r2, #0
 8002588:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800258a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258c:	b2db      	uxtb	r3, r3
 800258e:	4619      	mov	r1, r3
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f005 fbc9 	bl	8007d28 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002598:	015a      	lsls	r2, r3, #5
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	4413      	add	r3, r2
 800259e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80025a2:	461a      	mov	r2, r3
 80025a4:	2302      	movs	r3, #2
 80025a6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	f003 0320 	and.w	r3, r3, #32
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d008      	beq.n	80025c4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80025b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b4:	015a      	lsls	r2, r3, #5
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	4413      	add	r3, r2
 80025ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80025be:	461a      	mov	r2, r3
 80025c0:	2320      	movs	r3, #32
 80025c2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d009      	beq.n	80025e2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80025ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d0:	015a      	lsls	r2, r3, #5
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	4413      	add	r3, r2
 80025d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80025da:	461a      	mov	r2, r3
 80025dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025e0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80025e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e4:	3301      	adds	r3, #1
 80025e6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80025e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ea:	085b      	lsrs	r3, r3, #1
 80025ec:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80025ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f47f af62 	bne.w	80024ba <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f002 ff3a 	bl	8005474 <USB_ReadInterrupts>
 8002600:	4603      	mov	r3, r0
 8002602:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002606:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800260a:	f040 80db 	bne.w	80027c4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f002 ff5b 	bl	80054ce <USB_ReadDevAllInEpInterrupt>
 8002618:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800261a:	2300      	movs	r3, #0
 800261c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800261e:	e0cd      	b.n	80027bc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b00      	cmp	r3, #0
 8002628:	f000 80c2 	beq.w	80027b0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	4611      	mov	r1, r2
 8002636:	4618      	mov	r0, r3
 8002638:	f002 ff81 	bl	800553e <USB_ReadDevInEPInterrupt>
 800263c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	2b00      	cmp	r3, #0
 8002646:	d057      	beq.n	80026f8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264a:	f003 030f 	and.w	r3, r3, #15
 800264e:	2201      	movs	r2, #1
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800265c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	43db      	mvns	r3, r3
 8002662:	69f9      	ldr	r1, [r7, #28]
 8002664:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002668:	4013      	ands	r3, r2
 800266a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800266c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266e:	015a      	lsls	r2, r3, #5
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	4413      	add	r3, r2
 8002674:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002678:	461a      	mov	r2, r3
 800267a:	2301      	movs	r3, #1
 800267c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d132      	bne.n	80026ec <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800268a:	4613      	mov	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	4413      	add	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	440b      	add	r3, r1
 8002694:	334c      	adds	r3, #76	; 0x4c
 8002696:	6819      	ldr	r1, [r3, #0]
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800269c:	4613      	mov	r3, r2
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	4413      	add	r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4403      	add	r3, r0
 80026a6:	3348      	adds	r3, #72	; 0x48
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4419      	add	r1, r3
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026b0:	4613      	mov	r3, r2
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	4413      	add	r3, r2
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	4403      	add	r3, r0
 80026ba:	334c      	adds	r3, #76	; 0x4c
 80026bc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d113      	bne.n	80026ec <HAL_PCD_IRQHandler+0x3a2>
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026c8:	4613      	mov	r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	4413      	add	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	3354      	adds	r3, #84	; 0x54
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d108      	bne.n	80026ec <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6818      	ldr	r0, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80026e4:	461a      	mov	r2, r3
 80026e6:	2101      	movs	r1, #1
 80026e8:	f002 ff88 	bl	80055fc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80026ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	4619      	mov	r1, r3
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f005 fa93 	bl	8007c1e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	f003 0308 	and.w	r3, r3, #8
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d008      	beq.n	8002714 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002704:	015a      	lsls	r2, r3, #5
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	4413      	add	r3, r2
 800270a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800270e:	461a      	mov	r2, r3
 8002710:	2308      	movs	r3, #8
 8002712:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	f003 0310 	and.w	r3, r3, #16
 800271a:	2b00      	cmp	r3, #0
 800271c:	d008      	beq.n	8002730 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800271e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002720:	015a      	lsls	r2, r3, #5
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	4413      	add	r3, r2
 8002726:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800272a:	461a      	mov	r2, r3
 800272c:	2310      	movs	r3, #16
 800272e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002736:	2b00      	cmp	r3, #0
 8002738:	d008      	beq.n	800274c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800273a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273c:	015a      	lsls	r2, r3, #5
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	4413      	add	r3, r2
 8002742:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002746:	461a      	mov	r2, r3
 8002748:	2340      	movs	r3, #64	; 0x40
 800274a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d023      	beq.n	800279e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002756:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002758:	6a38      	ldr	r0, [r7, #32]
 800275a:	f001 fe69 	bl	8004430 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800275e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002760:	4613      	mov	r3, r2
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	4413      	add	r3, r2
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	3338      	adds	r3, #56	; 0x38
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	4413      	add	r3, r2
 800276e:	3304      	adds	r3, #4
 8002770:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	78db      	ldrb	r3, [r3, #3]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d108      	bne.n	800278c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	2200      	movs	r2, #0
 800277e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	b2db      	uxtb	r3, r3
 8002784:	4619      	mov	r1, r3
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f005 fae0 	bl	8007d4c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800278c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278e:	015a      	lsls	r2, r3, #5
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	4413      	add	r3, r2
 8002794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002798:	461a      	mov	r2, r3
 800279a:	2302      	movs	r3, #2
 800279c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d003      	beq.n	80027b0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80027a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 fcdb 	bl	8003166 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80027b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b2:	3301      	adds	r3, #1
 80027b4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80027b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b8:	085b      	lsrs	r3, r3, #1
 80027ba:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80027bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f47f af2e 	bne.w	8002620 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f002 fe53 	bl	8005474 <USB_ReadInterrupts>
 80027ce:	4603      	mov	r3, r0
 80027d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80027d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80027d8:	d122      	bne.n	8002820 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	69fa      	ldr	r2, [r7, #28]
 80027e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80027e8:	f023 0301 	bic.w	r3, r3, #1
 80027ec:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d108      	bne.n	800280a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002800:	2100      	movs	r1, #0
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 fec2 	bl	800358c <HAL_PCDEx_LPM_Callback>
 8002808:	e002      	b.n	8002810 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f005 fa7e 	bl	8007d0c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	695a      	ldr	r2, [r3, #20]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800281e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f002 fe25 	bl	8005474 <USB_ReadInterrupts>
 800282a:	4603      	mov	r3, r0
 800282c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002830:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002834:	d112      	bne.n	800285c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	2b01      	cmp	r3, #1
 8002844:	d102      	bne.n	800284c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f005 fa3a 	bl	8007cc0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	695a      	ldr	r2, [r3, #20]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800285a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	f002 fe07 	bl	8005474 <USB_ReadInterrupts>
 8002866:	4603      	mov	r3, r0
 8002868:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800286c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002870:	f040 80b7 	bne.w	80029e2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	69fa      	ldr	r2, [r7, #28]
 800287e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002882:	f023 0301 	bic.w	r3, r3, #1
 8002886:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2110      	movs	r1, #16
 800288e:	4618      	mov	r0, r3
 8002890:	f001 fdce 	bl	8004430 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002894:	2300      	movs	r3, #0
 8002896:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002898:	e046      	b.n	8002928 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800289a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800289c:	015a      	lsls	r2, r3, #5
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	4413      	add	r3, r2
 80028a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028a6:	461a      	mov	r2, r3
 80028a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80028ac:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80028ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028b0:	015a      	lsls	r2, r3, #5
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	4413      	add	r3, r2
 80028b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028be:	0151      	lsls	r1, r2, #5
 80028c0:	69fa      	ldr	r2, [r7, #28]
 80028c2:	440a      	add	r2, r1
 80028c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80028c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80028cc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80028ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d0:	015a      	lsls	r2, r3, #5
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	4413      	add	r3, r2
 80028d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028da:	461a      	mov	r2, r3
 80028dc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80028e0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80028e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028e4:	015a      	lsls	r2, r3, #5
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	4413      	add	r3, r2
 80028ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028f2:	0151      	lsls	r1, r2, #5
 80028f4:	69fa      	ldr	r2, [r7, #28]
 80028f6:	440a      	add	r2, r1
 80028f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80028fc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002900:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002904:	015a      	lsls	r2, r3, #5
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	4413      	add	r3, r2
 800290a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002912:	0151      	lsls	r1, r2, #5
 8002914:	69fa      	ldr	r2, [r7, #28]
 8002916:	440a      	add	r2, r1
 8002918:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800291c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002920:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002924:	3301      	adds	r3, #1
 8002926:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800292e:	429a      	cmp	r2, r3
 8002930:	d3b3      	bcc.n	800289a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	69fa      	ldr	r2, [r7, #28]
 800293c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002940:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002944:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294a:	2b00      	cmp	r3, #0
 800294c:	d016      	beq.n	800297c <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002954:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002958:	69fa      	ldr	r2, [r7, #28]
 800295a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800295e:	f043 030b 	orr.w	r3, r3, #11
 8002962:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	69fa      	ldr	r2, [r7, #28]
 8002970:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002974:	f043 030b 	orr.w	r3, r3, #11
 8002978:	6453      	str	r3, [r2, #68]	; 0x44
 800297a:	e015      	b.n	80029a8 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002982:	695b      	ldr	r3, [r3, #20]
 8002984:	69fa      	ldr	r2, [r7, #28]
 8002986:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800298a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800298e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002992:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	69fa      	ldr	r2, [r7, #28]
 800299e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80029a2:	f043 030b 	orr.w	r3, r3, #11
 80029a6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	69fa      	ldr	r2, [r7, #28]
 80029b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80029b6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80029ba:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6818      	ldr	r0, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80029cc:	461a      	mov	r2, r3
 80029ce:	f002 fe15 	bl	80055fc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	695a      	ldr	r2, [r3, #20]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80029e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f002 fd44 	bl	8005474 <USB_ReadInterrupts>
 80029ec:	4603      	mov	r3, r0
 80029ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029f6:	d124      	bne.n	8002a42 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f002 fdda 	bl	80055b6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f001 fd8f 	bl	800452a <USB_GetDevSpeed>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	461a      	mov	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681c      	ldr	r4, [r3, #0]
 8002a18:	f001 fa28 	bl	8003e6c <HAL_RCC_GetHCLKFreq>
 8002a1c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	461a      	mov	r2, r3
 8002a26:	4620      	mov	r0, r4
 8002a28:	f001 fa8e 	bl	8003f48 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f005 f91e 	bl	8007c6e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	695a      	ldr	r2, [r3, #20]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002a40:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f002 fd14 	bl	8005474 <USB_ReadInterrupts>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	f003 0308 	and.w	r3, r3, #8
 8002a52:	2b08      	cmp	r3, #8
 8002a54:	d10a      	bne.n	8002a6c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f005 f8fb 	bl	8007c52 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	695a      	ldr	r2, [r3, #20]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f002 0208 	and.w	r2, r2, #8
 8002a6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f002 fcff 	bl	8005474 <USB_ReadInterrupts>
 8002a76:	4603      	mov	r3, r0
 8002a78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7c:	2b80      	cmp	r3, #128	; 0x80
 8002a7e:	d122      	bne.n	8002ac6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002a80:	6a3b      	ldr	r3, [r7, #32]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a90:	e014      	b.n	8002abc <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002a92:	6879      	ldr	r1, [r7, #4]
 8002a94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a96:	4613      	mov	r3, r2
 8002a98:	00db      	lsls	r3, r3, #3
 8002a9a:	4413      	add	r3, r2
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	440b      	add	r3, r1
 8002aa0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d105      	bne.n	8002ab6 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	4619      	mov	r1, r3
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f000 fb27 	bl	8003104 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab8:	3301      	adds	r3, #1
 8002aba:	627b      	str	r3, [r7, #36]	; 0x24
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d3e5      	bcc.n	8002a92 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f002 fcd2 	bl	8005474 <USB_ReadInterrupts>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ad6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ada:	d13b      	bne.n	8002b54 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002adc:	2301      	movs	r3, #1
 8002ade:	627b      	str	r3, [r7, #36]	; 0x24
 8002ae0:	e02b      	b.n	8002b3a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae4:	015a      	lsls	r2, r3, #5
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	4413      	add	r3, r2
 8002aea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002af2:	6879      	ldr	r1, [r7, #4]
 8002af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af6:	4613      	mov	r3, r2
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	4413      	add	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	3340      	adds	r3, #64	; 0x40
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d115      	bne.n	8002b34 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002b08:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	da12      	bge.n	8002b34 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b12:	4613      	mov	r3, r2
 8002b14:	00db      	lsls	r3, r3, #3
 8002b16:	4413      	add	r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	440b      	add	r3, r1
 8002b1c:	333f      	adds	r3, #63	; 0x3f
 8002b1e:	2201      	movs	r2, #1
 8002b20:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 fae8 	bl	8003104 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b36:	3301      	adds	r3, #1
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d3ce      	bcc.n	8002ae2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	695a      	ldr	r2, [r3, #20]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002b52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f002 fc8b 	bl	8005474 <USB_ReadInterrupts>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b64:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b68:	d155      	bne.n	8002c16 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b6e:	e045      	b.n	8002bfc <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	015a      	lsls	r2, r3, #5
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	4413      	add	r3, r2
 8002b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b84:	4613      	mov	r3, r2
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	4413      	add	r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d12e      	bne.n	8002bf6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002b98:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	da2b      	bge.n	8002bf6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8002baa:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d121      	bne.n	8002bf6 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	4413      	add	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	440b      	add	r3, r1
 8002bc0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002bc8:	6a3b      	ldr	r3, [r7, #32]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002bd0:	6a3b      	ldr	r3, [r7, #32]
 8002bd2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	695b      	ldr	r3, [r3, #20]
 8002bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d10a      	bne.n	8002bf6 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	69fa      	ldr	r2, [r7, #28]
 8002bea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bf2:	6053      	str	r3, [r2, #4]
            break;
 8002bf4:	e007      	b.n	8002c06 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	627b      	str	r3, [r7, #36]	; 0x24
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d3b4      	bcc.n	8002b70 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	695a      	ldr	r2, [r3, #20]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002c14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f002 fc2a 	bl	8005474 <USB_ReadInterrupts>
 8002c20:	4603      	mov	r3, r0
 8002c22:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002c26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c2a:	d10a      	bne.n	8002c42 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f005 f89f 	bl	8007d70 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	695a      	ldr	r2, [r3, #20]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002c40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f002 fc14 	bl	8005474 <USB_ReadInterrupts>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	2b04      	cmp	r3, #4
 8002c54:	d115      	bne.n	8002c82 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d002      	beq.n	8002c6e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f005 f88f 	bl	8007d8c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6859      	ldr	r1, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	605a      	str	r2, [r3, #4]
 8002c7e:	e000      	b.n	8002c82 <HAL_PCD_IRQHandler+0x938>
      return;
 8002c80:	bf00      	nop
    }
  }
}
 8002c82:	3734      	adds	r7, #52	; 0x34
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd90      	pop	{r4, r7, pc}

08002c88 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	460b      	mov	r3, r1
 8002c92:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d101      	bne.n	8002ca2 <HAL_PCD_SetAddress+0x1a>
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	e013      	b.n	8002cca <HAL_PCD_SetAddress+0x42>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	78fa      	ldrb	r2, [r7, #3]
 8002cae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	78fa      	ldrb	r2, [r7, #3]
 8002cb8:	4611      	mov	r1, r2
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f002 fb72 	bl	80053a4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b084      	sub	sp, #16
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
 8002cda:	4608      	mov	r0, r1
 8002cdc:	4611      	mov	r1, r2
 8002cde:	461a      	mov	r2, r3
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	70fb      	strb	r3, [r7, #3]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	803b      	strh	r3, [r7, #0]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002cec:	2300      	movs	r3, #0
 8002cee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002cf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	da0f      	bge.n	8002d18 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cf8:	78fb      	ldrb	r3, [r7, #3]
 8002cfa:	f003 020f 	and.w	r2, r3, #15
 8002cfe:	4613      	mov	r3, r2
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	4413      	add	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	3338      	adds	r3, #56	; 0x38
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2201      	movs	r2, #1
 8002d14:	705a      	strb	r2, [r3, #1]
 8002d16:	e00f      	b.n	8002d38 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d18:	78fb      	ldrb	r3, [r7, #3]
 8002d1a:	f003 020f 	and.w	r2, r3, #15
 8002d1e:	4613      	mov	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4413      	add	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	3304      	adds	r3, #4
 8002d30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002d38:	78fb      	ldrb	r3, [r7, #3]
 8002d3a:	f003 030f 	and.w	r3, r3, #15
 8002d3e:	b2da      	uxtb	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002d44:	883a      	ldrh	r2, [r7, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	78ba      	ldrb	r2, [r7, #2]
 8002d4e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	785b      	ldrb	r3, [r3, #1]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d004      	beq.n	8002d62 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002d62:	78bb      	ldrb	r3, [r7, #2]
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d102      	bne.n	8002d6e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d101      	bne.n	8002d7c <HAL_PCD_EP_Open+0xaa>
 8002d78:	2302      	movs	r3, #2
 8002d7a:	e00e      	b.n	8002d9a <HAL_PCD_EP_Open+0xc8>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68f9      	ldr	r1, [r7, #12]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f001 fbf2 	bl	8004574 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002d98:	7afb      	ldrb	r3, [r7, #11]
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b084      	sub	sp, #16
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
 8002daa:	460b      	mov	r3, r1
 8002dac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002dae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	da0f      	bge.n	8002dd6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002db6:	78fb      	ldrb	r3, [r7, #3]
 8002db8:	f003 020f 	and.w	r2, r3, #15
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	4413      	add	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	3338      	adds	r3, #56	; 0x38
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	4413      	add	r3, r2
 8002dca:	3304      	adds	r3, #4
 8002dcc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	705a      	strb	r2, [r3, #1]
 8002dd4:	e00f      	b.n	8002df6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002dd6:	78fb      	ldrb	r3, [r7, #3]
 8002dd8:	f003 020f 	and.w	r2, r3, #15
 8002ddc:	4613      	mov	r3, r2
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	4413      	add	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	4413      	add	r3, r2
 8002dec:	3304      	adds	r3, #4
 8002dee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002df6:	78fb      	ldrb	r3, [r7, #3]
 8002df8:	f003 030f 	and.w	r3, r3, #15
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d101      	bne.n	8002e10 <HAL_PCD_EP_Close+0x6e>
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	e00e      	b.n	8002e2e <HAL_PCD_EP_Close+0x8c>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68f9      	ldr	r1, [r7, #12]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f001 fc30 	bl	8004684 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	b086      	sub	sp, #24
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	60f8      	str	r0, [r7, #12]
 8002e3e:	607a      	str	r2, [r7, #4]
 8002e40:	603b      	str	r3, [r7, #0]
 8002e42:	460b      	mov	r3, r1
 8002e44:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e46:	7afb      	ldrb	r3, [r7, #11]
 8002e48:	f003 020f 	and.w	r2, r3, #15
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	4413      	add	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	2200      	movs	r2, #0
 8002e76:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e78:	7afb      	ldrb	r3, [r7, #11]
 8002e7a:	f003 030f 	and.w	r3, r3, #15
 8002e7e:	b2da      	uxtb	r2, r3
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d102      	bne.n	8002e92 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e92:	7afb      	ldrb	r3, [r7, #11]
 8002e94:	f003 030f 	and.w	r3, r3, #15
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d109      	bne.n	8002eb0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6818      	ldr	r0, [r3, #0]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	6979      	ldr	r1, [r7, #20]
 8002eaa:	f001 ff0f 	bl	8004ccc <USB_EP0StartXfer>
 8002eae:	e008      	b.n	8002ec2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6818      	ldr	r0, [r3, #0]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	461a      	mov	r2, r3
 8002ebc:	6979      	ldr	r1, [r7, #20]
 8002ebe:	f001 fcbd 	bl	800483c <USB_EPStartXfer>
  }

  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3718      	adds	r7, #24
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002ed8:	78fb      	ldrb	r3, [r7, #3]
 8002eda:	f003 020f 	and.w	r2, r3, #15
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	4413      	add	r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002eee:	681b      	ldr	r3, [r3, #0]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	607a      	str	r2, [r7, #4]
 8002f06:	603b      	str	r3, [r7, #0]
 8002f08:	460b      	mov	r3, r1
 8002f0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f0c:	7afb      	ldrb	r3, [r7, #11]
 8002f0e:	f003 020f 	and.w	r2, r3, #15
 8002f12:	4613      	mov	r3, r2
 8002f14:	00db      	lsls	r3, r3, #3
 8002f16:	4413      	add	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	3338      	adds	r3, #56	; 0x38
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	4413      	add	r3, r2
 8002f20:	3304      	adds	r3, #4
 8002f22:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	2200      	movs	r2, #0
 8002f34:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f3c:	7afb      	ldrb	r3, [r7, #11]
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d102      	bne.n	8002f56 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002f56:	7afb      	ldrb	r3, [r7, #11]
 8002f58:	f003 030f 	and.w	r3, r3, #15
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d109      	bne.n	8002f74 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6818      	ldr	r0, [r3, #0]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	6979      	ldr	r1, [r7, #20]
 8002f6e:	f001 fead 	bl	8004ccc <USB_EP0StartXfer>
 8002f72:	e008      	b.n	8002f86 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6818      	ldr	r0, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	461a      	mov	r2, r3
 8002f80:	6979      	ldr	r1, [r7, #20]
 8002f82:	f001 fc5b 	bl	800483c <USB_EPStartXfer>
  }

  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	f003 020f 	and.w	r2, r3, #15
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d901      	bls.n	8002fae <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e050      	b.n	8003050 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002fae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	da0f      	bge.n	8002fd6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fb6:	78fb      	ldrb	r3, [r7, #3]
 8002fb8:	f003 020f 	and.w	r2, r3, #15
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	4413      	add	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	3338      	adds	r3, #56	; 0x38
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	4413      	add	r3, r2
 8002fca:	3304      	adds	r3, #4
 8002fcc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	705a      	strb	r2, [r3, #1]
 8002fd4:	e00d      	b.n	8002ff2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002fd6:	78fa      	ldrb	r2, [r7, #3]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	4413      	add	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	3304      	adds	r3, #4
 8002fea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ff8:	78fb      	ldrb	r3, [r7, #3]
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800300a:	2b01      	cmp	r3, #1
 800300c:	d101      	bne.n	8003012 <HAL_PCD_EP_SetStall+0x82>
 800300e:	2302      	movs	r3, #2
 8003010:	e01e      	b.n	8003050 <HAL_PCD_EP_SetStall+0xc0>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2201      	movs	r2, #1
 8003016:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68f9      	ldr	r1, [r7, #12]
 8003020:	4618      	mov	r0, r3
 8003022:	f002 f8eb 	bl	80051fc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003026:	78fb      	ldrb	r3, [r7, #3]
 8003028:	f003 030f 	and.w	r3, r3, #15
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10a      	bne.n	8003046 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6818      	ldr	r0, [r3, #0]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	691b      	ldr	r3, [r3, #16]
 8003038:	b2d9      	uxtb	r1, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003040:	461a      	mov	r2, r3
 8003042:	f002 fadb 	bl	80055fc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3710      	adds	r7, #16
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	460b      	mov	r3, r1
 8003062:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003064:	78fb      	ldrb	r3, [r7, #3]
 8003066:	f003 020f 	and.w	r2, r3, #15
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	429a      	cmp	r2, r3
 8003070:	d901      	bls.n	8003076 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e042      	b.n	80030fc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003076:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800307a:	2b00      	cmp	r3, #0
 800307c:	da0f      	bge.n	800309e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800307e:	78fb      	ldrb	r3, [r7, #3]
 8003080:	f003 020f 	and.w	r2, r3, #15
 8003084:	4613      	mov	r3, r2
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	4413      	add	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	3338      	adds	r3, #56	; 0x38
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	4413      	add	r3, r2
 8003092:	3304      	adds	r3, #4
 8003094:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2201      	movs	r2, #1
 800309a:	705a      	strb	r2, [r3, #1]
 800309c:	e00f      	b.n	80030be <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800309e:	78fb      	ldrb	r3, [r7, #3]
 80030a0:	f003 020f 	and.w	r2, r3, #15
 80030a4:	4613      	mov	r3, r2
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	4413      	add	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	4413      	add	r3, r2
 80030b4:	3304      	adds	r3, #4
 80030b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030c4:	78fb      	ldrb	r3, [r7, #3]
 80030c6:	f003 030f 	and.w	r3, r3, #15
 80030ca:	b2da      	uxtb	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d101      	bne.n	80030de <HAL_PCD_EP_ClrStall+0x86>
 80030da:	2302      	movs	r3, #2
 80030dc:	e00e      	b.n	80030fc <HAL_PCD_EP_ClrStall+0xa4>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68f9      	ldr	r1, [r7, #12]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f002 f8f3 	bl	80052d8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3710      	adds	r7, #16
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003110:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003114:	2b00      	cmp	r3, #0
 8003116:	da0c      	bge.n	8003132 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003118:	78fb      	ldrb	r3, [r7, #3]
 800311a:	f003 020f 	and.w	r2, r3, #15
 800311e:	4613      	mov	r3, r2
 8003120:	00db      	lsls	r3, r3, #3
 8003122:	4413      	add	r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	3338      	adds	r3, #56	; 0x38
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	4413      	add	r3, r2
 800312c:	3304      	adds	r3, #4
 800312e:	60fb      	str	r3, [r7, #12]
 8003130:	e00c      	b.n	800314c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003132:	78fb      	ldrb	r3, [r7, #3]
 8003134:	f003 020f 	and.w	r2, r3, #15
 8003138:	4613      	mov	r3, r2
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	4413      	add	r3, r2
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	4413      	add	r3, r2
 8003148:	3304      	adds	r3, #4
 800314a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68f9      	ldr	r1, [r7, #12]
 8003152:	4618      	mov	r0, r3
 8003154:	f001 ff12 	bl	8004f7c <USB_EPStopXfer>
 8003158:	4603      	mov	r3, r0
 800315a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800315c:	7afb      	ldrb	r3, [r7, #11]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b08a      	sub	sp, #40	; 0x28
 800316a:	af02      	add	r7, sp, #8
 800316c:	6078      	str	r0, [r7, #4]
 800316e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	4613      	mov	r3, r2
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	4413      	add	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	3338      	adds	r3, #56	; 0x38
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	4413      	add	r3, r2
 800318a:	3304      	adds	r3, #4
 800318c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a1a      	ldr	r2, [r3, #32]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	429a      	cmp	r2, r3
 8003198:	d901      	bls.n	800319e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e06c      	b.n	8003278 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	699a      	ldr	r2, [r3, #24]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	69fa      	ldr	r2, [r7, #28]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d902      	bls.n	80031ba <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	3303      	adds	r3, #3
 80031be:	089b      	lsrs	r3, r3, #2
 80031c0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80031c2:	e02b      	b.n	800321c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	699a      	ldr	r2, [r3, #24]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	69fa      	ldr	r2, [r7, #28]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d902      	bls.n	80031e0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	3303      	adds	r3, #3
 80031e4:	089b      	lsrs	r3, r3, #2
 80031e6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6919      	ldr	r1, [r3, #16]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	b2da      	uxtb	r2, r3
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	4603      	mov	r3, r0
 80031fe:	6978      	ldr	r0, [r7, #20]
 8003200:	f001 ff66 	bl	80050d0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	691a      	ldr	r2, [r3, #16]
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	441a      	add	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6a1a      	ldr	r2, [r3, #32]
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	441a      	add	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	015a      	lsls	r2, r3, #5
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	4413      	add	r3, r2
 8003224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	429a      	cmp	r2, r3
 8003230:	d809      	bhi.n	8003246 <PCD_WriteEmptyTxFifo+0xe0>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a1a      	ldr	r2, [r3, #32]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800323a:	429a      	cmp	r2, r3
 800323c:	d203      	bcs.n	8003246 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1be      	bne.n	80031c4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	429a      	cmp	r2, r3
 8003250:	d811      	bhi.n	8003276 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	f003 030f 	and.w	r3, r3, #15
 8003258:	2201      	movs	r2, #1
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003266:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	43db      	mvns	r3, r3
 800326c:	6939      	ldr	r1, [r7, #16]
 800326e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003272:	4013      	ands	r3, r2
 8003274:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3720      	adds	r7, #32
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b088      	sub	sp, #32
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	333c      	adds	r3, #60	; 0x3c
 8003298:	3304      	adds	r3, #4
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	015a      	lsls	r2, r3, #5
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	4413      	add	r3, r2
 80032a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d17b      	bne.n	80033ae <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	f003 0308 	and.w	r3, r3, #8
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d015      	beq.n	80032ec <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	4a61      	ldr	r2, [pc, #388]	; (8003448 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	f240 80b9 	bls.w	800343c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 80b3 	beq.w	800343c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	015a      	lsls	r2, r3, #5
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	4413      	add	r3, r2
 80032de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032e2:	461a      	mov	r2, r3
 80032e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032e8:	6093      	str	r3, [r2, #8]
 80032ea:	e0a7      	b.n	800343c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	f003 0320 	and.w	r3, r3, #32
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d009      	beq.n	800330a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	015a      	lsls	r2, r3, #5
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	4413      	add	r3, r2
 80032fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003302:	461a      	mov	r2, r3
 8003304:	2320      	movs	r3, #32
 8003306:	6093      	str	r3, [r2, #8]
 8003308:	e098      	b.n	800343c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003310:	2b00      	cmp	r3, #0
 8003312:	f040 8093 	bne.w	800343c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	4a4b      	ldr	r2, [pc, #300]	; (8003448 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d90f      	bls.n	800333e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00a      	beq.n	800333e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	015a      	lsls	r2, r3, #5
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	4413      	add	r3, r2
 8003330:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003334:	461a      	mov	r2, r3
 8003336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800333a:	6093      	str	r3, [r2, #8]
 800333c:	e07e      	b.n	800343c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	4613      	mov	r3, r2
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	4413      	add	r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	4413      	add	r3, r2
 8003350:	3304      	adds	r3, #4
 8003352:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	69da      	ldr	r2, [r3, #28]
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	0159      	lsls	r1, r3, #5
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	440b      	add	r3, r1
 8003360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800336a:	1ad2      	subs	r2, r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d114      	bne.n	80033a0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	699b      	ldr	r3, [r3, #24]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d109      	bne.n	8003392 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6818      	ldr	r0, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003388:	461a      	mov	r2, r3
 800338a:	2101      	movs	r1, #1
 800338c:	f002 f936 	bl	80055fc <USB_EP0_OutStart>
 8003390:	e006      	b.n	80033a0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	691a      	ldr	r2, [r3, #16]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	441a      	add	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	4619      	mov	r1, r3
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f004 fc1e 	bl	8007be8 <HAL_PCD_DataOutStageCallback>
 80033ac:	e046      	b.n	800343c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	4a26      	ldr	r2, [pc, #152]	; (800344c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d124      	bne.n	8003400 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00a      	beq.n	80033d6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	015a      	lsls	r2, r3, #5
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	4413      	add	r3, r2
 80033c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033cc:	461a      	mov	r2, r3
 80033ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033d2:	6093      	str	r3, [r2, #8]
 80033d4:	e032      	b.n	800343c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	f003 0320 	and.w	r3, r3, #32
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d008      	beq.n	80033f2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	015a      	lsls	r2, r3, #5
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	4413      	add	r3, r2
 80033e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033ec:	461a      	mov	r2, r3
 80033ee:	2320      	movs	r3, #32
 80033f0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	4619      	mov	r1, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f004 fbf5 	bl	8007be8 <HAL_PCD_DataOutStageCallback>
 80033fe:	e01d      	b.n	800343c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d114      	bne.n	8003430 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	4613      	mov	r3, r2
 800340c:	00db      	lsls	r3, r3, #3
 800340e:	4413      	add	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	440b      	add	r3, r1
 8003414:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d108      	bne.n	8003430 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6818      	ldr	r0, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003428:	461a      	mov	r2, r3
 800342a:	2100      	movs	r1, #0
 800342c:	f002 f8e6 	bl	80055fc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	b2db      	uxtb	r3, r3
 8003434:	4619      	mov	r1, r3
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f004 fbd6 	bl	8007be8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3720      	adds	r7, #32
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	4f54300a 	.word	0x4f54300a
 800344c:	4f54310a 	.word	0x4f54310a

08003450 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b086      	sub	sp, #24
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	333c      	adds	r3, #60	; 0x3c
 8003468:	3304      	adds	r3, #4
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	015a      	lsls	r2, r3, #5
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4413      	add	r3, r2
 8003476:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4a15      	ldr	r2, [pc, #84]	; (80034d8 <PCD_EP_OutSetupPacket_int+0x88>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d90e      	bls.n	80034a4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800348c:	2b00      	cmp	r3, #0
 800348e:	d009      	beq.n	80034a4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	015a      	lsls	r2, r3, #5
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	4413      	add	r3, r2
 8003498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800349c:	461a      	mov	r2, r3
 800349e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034a2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f004 fb8d 	bl	8007bc4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	4a0a      	ldr	r2, [pc, #40]	; (80034d8 <PCD_EP_OutSetupPacket_int+0x88>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d90c      	bls.n	80034cc <PCD_EP_OutSetupPacket_int+0x7c>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d108      	bne.n	80034cc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6818      	ldr	r0, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80034c4:	461a      	mov	r2, r3
 80034c6:	2101      	movs	r1, #1
 80034c8:	f002 f898 	bl	80055fc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	4f54300a 	.word	0x4f54300a

080034dc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	460b      	mov	r3, r1
 80034e6:	70fb      	strb	r3, [r7, #3]
 80034e8:	4613      	mov	r3, r2
 80034ea:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80034f4:	78fb      	ldrb	r3, [r7, #3]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d107      	bne.n	800350a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80034fa:	883b      	ldrh	r3, [r7, #0]
 80034fc:	0419      	lsls	r1, r3, #16
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68ba      	ldr	r2, [r7, #8]
 8003504:	430a      	orrs	r2, r1
 8003506:	629a      	str	r2, [r3, #40]	; 0x28
 8003508:	e028      	b.n	800355c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003510:	0c1b      	lsrs	r3, r3, #16
 8003512:	68ba      	ldr	r2, [r7, #8]
 8003514:	4413      	add	r3, r2
 8003516:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003518:	2300      	movs	r3, #0
 800351a:	73fb      	strb	r3, [r7, #15]
 800351c:	e00d      	b.n	800353a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	7bfb      	ldrb	r3, [r7, #15]
 8003524:	3340      	adds	r3, #64	; 0x40
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4413      	add	r3, r2
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	0c1b      	lsrs	r3, r3, #16
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	4413      	add	r3, r2
 8003532:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003534:	7bfb      	ldrb	r3, [r7, #15]
 8003536:	3301      	adds	r3, #1
 8003538:	73fb      	strb	r3, [r7, #15]
 800353a:	7bfa      	ldrb	r2, [r7, #15]
 800353c:	78fb      	ldrb	r3, [r7, #3]
 800353e:	3b01      	subs	r3, #1
 8003540:	429a      	cmp	r2, r3
 8003542:	d3ec      	bcc.n	800351e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003544:	883b      	ldrh	r3, [r7, #0]
 8003546:	0418      	lsls	r0, r3, #16
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6819      	ldr	r1, [r3, #0]
 800354c:	78fb      	ldrb	r3, [r7, #3]
 800354e:	3b01      	subs	r3, #1
 8003550:	68ba      	ldr	r2, [r7, #8]
 8003552:	4302      	orrs	r2, r0
 8003554:	3340      	adds	r3, #64	; 0x40
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3714      	adds	r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
 8003572:	460b      	mov	r3, r1
 8003574:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	887a      	ldrh	r2, [r7, #2]
 800357c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	460b      	mov	r3, r1
 8003596:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e267      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d075      	beq.n	80036ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035c2:	4b88      	ldr	r3, [pc, #544]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 030c 	and.w	r3, r3, #12
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d00c      	beq.n	80035e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ce:	4b85      	ldr	r3, [pc, #532]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035d6:	2b08      	cmp	r3, #8
 80035d8:	d112      	bne.n	8003600 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035da:	4b82      	ldr	r3, [pc, #520]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035e6:	d10b      	bne.n	8003600 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035e8:	4b7e      	ldr	r3, [pc, #504]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d05b      	beq.n	80036ac <HAL_RCC_OscConfig+0x108>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d157      	bne.n	80036ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e242      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003608:	d106      	bne.n	8003618 <HAL_RCC_OscConfig+0x74>
 800360a:	4b76      	ldr	r3, [pc, #472]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a75      	ldr	r2, [pc, #468]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003610:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003614:	6013      	str	r3, [r2, #0]
 8003616:	e01d      	b.n	8003654 <HAL_RCC_OscConfig+0xb0>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003620:	d10c      	bne.n	800363c <HAL_RCC_OscConfig+0x98>
 8003622:	4b70      	ldr	r3, [pc, #448]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a6f      	ldr	r2, [pc, #444]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003628:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	4b6d      	ldr	r3, [pc, #436]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a6c      	ldr	r2, [pc, #432]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003638:	6013      	str	r3, [r2, #0]
 800363a:	e00b      	b.n	8003654 <HAL_RCC_OscConfig+0xb0>
 800363c:	4b69      	ldr	r3, [pc, #420]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a68      	ldr	r2, [pc, #416]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003646:	6013      	str	r3, [r2, #0]
 8003648:	4b66      	ldr	r3, [pc, #408]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a65      	ldr	r2, [pc, #404]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 800364e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003652:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d013      	beq.n	8003684 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365c:	f7fd fb6a 	bl	8000d34 <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003664:	f7fd fb66 	bl	8000d34 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b64      	cmp	r3, #100	; 0x64
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e207      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003676:	4b5b      	ldr	r3, [pc, #364]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0xc0>
 8003682:	e014      	b.n	80036ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003684:	f7fd fb56 	bl	8000d34 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800368c:	f7fd fb52 	bl	8000d34 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b64      	cmp	r3, #100	; 0x64
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e1f3      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800369e:	4b51      	ldr	r3, [pc, #324]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1f0      	bne.n	800368c <HAL_RCC_OscConfig+0xe8>
 80036aa:	e000      	b.n	80036ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d063      	beq.n	8003782 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036ba:	4b4a      	ldr	r3, [pc, #296]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 030c 	and.w	r3, r3, #12
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00b      	beq.n	80036de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036c6:	4b47      	ldr	r3, [pc, #284]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036ce:	2b08      	cmp	r3, #8
 80036d0:	d11c      	bne.n	800370c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036d2:	4b44      	ldr	r3, [pc, #272]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d116      	bne.n	800370c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036de:	4b41      	ldr	r3, [pc, #260]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d005      	beq.n	80036f6 <HAL_RCC_OscConfig+0x152>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d001      	beq.n	80036f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e1c7      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036f6:	4b3b      	ldr	r3, [pc, #236]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	00db      	lsls	r3, r3, #3
 8003704:	4937      	ldr	r1, [pc, #220]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003706:	4313      	orrs	r3, r2
 8003708:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800370a:	e03a      	b.n	8003782 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d020      	beq.n	8003756 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003714:	4b34      	ldr	r3, [pc, #208]	; (80037e8 <HAL_RCC_OscConfig+0x244>)
 8003716:	2201      	movs	r2, #1
 8003718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800371a:	f7fd fb0b 	bl	8000d34 <HAL_GetTick>
 800371e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003720:	e008      	b.n	8003734 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003722:	f7fd fb07 	bl	8000d34 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d901      	bls.n	8003734 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e1a8      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003734:	4b2b      	ldr	r3, [pc, #172]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d0f0      	beq.n	8003722 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003740:	4b28      	ldr	r3, [pc, #160]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	4925      	ldr	r1, [pc, #148]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003750:	4313      	orrs	r3, r2
 8003752:	600b      	str	r3, [r1, #0]
 8003754:	e015      	b.n	8003782 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003756:	4b24      	ldr	r3, [pc, #144]	; (80037e8 <HAL_RCC_OscConfig+0x244>)
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800375c:	f7fd faea 	bl	8000d34 <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003764:	f7fd fae6 	bl	8000d34 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e187      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003776:	4b1b      	ldr	r3, [pc, #108]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1f0      	bne.n	8003764 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b00      	cmp	r3, #0
 800378c:	d036      	beq.n	80037fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d016      	beq.n	80037c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003796:	4b15      	ldr	r3, [pc, #84]	; (80037ec <HAL_RCC_OscConfig+0x248>)
 8003798:	2201      	movs	r2, #1
 800379a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800379c:	f7fd faca 	bl	8000d34 <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037a2:	e008      	b.n	80037b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037a4:	f7fd fac6 	bl	8000d34 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e167      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b6:	4b0b      	ldr	r3, [pc, #44]	; (80037e4 <HAL_RCC_OscConfig+0x240>)
 80037b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d0f0      	beq.n	80037a4 <HAL_RCC_OscConfig+0x200>
 80037c2:	e01b      	b.n	80037fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037c4:	4b09      	ldr	r3, [pc, #36]	; (80037ec <HAL_RCC_OscConfig+0x248>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ca:	f7fd fab3 	bl	8000d34 <HAL_GetTick>
 80037ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037d0:	e00e      	b.n	80037f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037d2:	f7fd faaf 	bl	8000d34 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d907      	bls.n	80037f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e150      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
 80037e4:	40023800 	.word	0x40023800
 80037e8:	42470000 	.word	0x42470000
 80037ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037f0:	4b88      	ldr	r3, [pc, #544]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80037f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037f4:	f003 0302 	and.w	r3, r3, #2
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1ea      	bne.n	80037d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b00      	cmp	r3, #0
 8003806:	f000 8097 	beq.w	8003938 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800380a:	2300      	movs	r3, #0
 800380c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800380e:	4b81      	ldr	r3, [pc, #516]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10f      	bne.n	800383a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800381a:	2300      	movs	r3, #0
 800381c:	60bb      	str	r3, [r7, #8]
 800381e:	4b7d      	ldr	r3, [pc, #500]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	4a7c      	ldr	r2, [pc, #496]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 8003824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003828:	6413      	str	r3, [r2, #64]	; 0x40
 800382a:	4b7a      	ldr	r3, [pc, #488]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003832:	60bb      	str	r3, [r7, #8]
 8003834:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003836:	2301      	movs	r3, #1
 8003838:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383a:	4b77      	ldr	r3, [pc, #476]	; (8003a18 <HAL_RCC_OscConfig+0x474>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003842:	2b00      	cmp	r3, #0
 8003844:	d118      	bne.n	8003878 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003846:	4b74      	ldr	r3, [pc, #464]	; (8003a18 <HAL_RCC_OscConfig+0x474>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a73      	ldr	r2, [pc, #460]	; (8003a18 <HAL_RCC_OscConfig+0x474>)
 800384c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003850:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003852:	f7fd fa6f 	bl	8000d34 <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003858:	e008      	b.n	800386c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800385a:	f7fd fa6b 	bl	8000d34 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b02      	cmp	r3, #2
 8003866:	d901      	bls.n	800386c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e10c      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800386c:	4b6a      	ldr	r3, [pc, #424]	; (8003a18 <HAL_RCC_OscConfig+0x474>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003874:	2b00      	cmp	r3, #0
 8003876:	d0f0      	beq.n	800385a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d106      	bne.n	800388e <HAL_RCC_OscConfig+0x2ea>
 8003880:	4b64      	ldr	r3, [pc, #400]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 8003882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003884:	4a63      	ldr	r2, [pc, #396]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 8003886:	f043 0301 	orr.w	r3, r3, #1
 800388a:	6713      	str	r3, [r2, #112]	; 0x70
 800388c:	e01c      	b.n	80038c8 <HAL_RCC_OscConfig+0x324>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	2b05      	cmp	r3, #5
 8003894:	d10c      	bne.n	80038b0 <HAL_RCC_OscConfig+0x30c>
 8003896:	4b5f      	ldr	r3, [pc, #380]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 8003898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800389a:	4a5e      	ldr	r2, [pc, #376]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 800389c:	f043 0304 	orr.w	r3, r3, #4
 80038a0:	6713      	str	r3, [r2, #112]	; 0x70
 80038a2:	4b5c      	ldr	r3, [pc, #368]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80038a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a6:	4a5b      	ldr	r2, [pc, #364]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80038a8:	f043 0301 	orr.w	r3, r3, #1
 80038ac:	6713      	str	r3, [r2, #112]	; 0x70
 80038ae:	e00b      	b.n	80038c8 <HAL_RCC_OscConfig+0x324>
 80038b0:	4b58      	ldr	r3, [pc, #352]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80038b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b4:	4a57      	ldr	r2, [pc, #348]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80038b6:	f023 0301 	bic.w	r3, r3, #1
 80038ba:	6713      	str	r3, [r2, #112]	; 0x70
 80038bc:	4b55      	ldr	r3, [pc, #340]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80038be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c0:	4a54      	ldr	r2, [pc, #336]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80038c2:	f023 0304 	bic.w	r3, r3, #4
 80038c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d015      	beq.n	80038fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d0:	f7fd fa30 	bl	8000d34 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038d6:	e00a      	b.n	80038ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038d8:	f7fd fa2c 	bl	8000d34 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e0cb      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ee:	4b49      	ldr	r3, [pc, #292]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80038f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0ee      	beq.n	80038d8 <HAL_RCC_OscConfig+0x334>
 80038fa:	e014      	b.n	8003926 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038fc:	f7fd fa1a 	bl	8000d34 <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003902:	e00a      	b.n	800391a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003904:	f7fd fa16 	bl	8000d34 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003912:	4293      	cmp	r3, r2
 8003914:	d901      	bls.n	800391a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e0b5      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800391a:	4b3e      	ldr	r3, [pc, #248]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 800391c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1ee      	bne.n	8003904 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003926:	7dfb      	ldrb	r3, [r7, #23]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d105      	bne.n	8003938 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800392c:	4b39      	ldr	r3, [pc, #228]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 800392e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003930:	4a38      	ldr	r2, [pc, #224]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 8003932:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003936:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 80a1 	beq.w	8003a84 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003942:	4b34      	ldr	r3, [pc, #208]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f003 030c 	and.w	r3, r3, #12
 800394a:	2b08      	cmp	r3, #8
 800394c:	d05c      	beq.n	8003a08 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	2b02      	cmp	r3, #2
 8003954:	d141      	bne.n	80039da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003956:	4b31      	ldr	r3, [pc, #196]	; (8003a1c <HAL_RCC_OscConfig+0x478>)
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395c:	f7fd f9ea 	bl	8000d34 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003964:	f7fd f9e6 	bl	8000d34 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e087      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003976:	4b27      	ldr	r3, [pc, #156]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d1f0      	bne.n	8003964 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69da      	ldr	r2, [r3, #28]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003990:	019b      	lsls	r3, r3, #6
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003998:	085b      	lsrs	r3, r3, #1
 800399a:	3b01      	subs	r3, #1
 800399c:	041b      	lsls	r3, r3, #16
 800399e:	431a      	orrs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a4:	061b      	lsls	r3, r3, #24
 80039a6:	491b      	ldr	r1, [pc, #108]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039ac:	4b1b      	ldr	r3, [pc, #108]	; (8003a1c <HAL_RCC_OscConfig+0x478>)
 80039ae:	2201      	movs	r2, #1
 80039b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b2:	f7fd f9bf 	bl	8000d34 <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ba:	f7fd f9bb 	bl	8000d34 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e05c      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039cc:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0f0      	beq.n	80039ba <HAL_RCC_OscConfig+0x416>
 80039d8:	e054      	b.n	8003a84 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039da:	4b10      	ldr	r3, [pc, #64]	; (8003a1c <HAL_RCC_OscConfig+0x478>)
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e0:	f7fd f9a8 	bl	8000d34 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039e8:	f7fd f9a4 	bl	8000d34 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e045      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fa:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <HAL_RCC_OscConfig+0x470>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f0      	bne.n	80039e8 <HAL_RCC_OscConfig+0x444>
 8003a06:	e03d      	b.n	8003a84 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d107      	bne.n	8003a20 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e038      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
 8003a14:	40023800 	.word	0x40023800
 8003a18:	40007000 	.word	0x40007000
 8003a1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a20:	4b1b      	ldr	r3, [pc, #108]	; (8003a90 <HAL_RCC_OscConfig+0x4ec>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d028      	beq.n	8003a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d121      	bne.n	8003a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d11a      	bne.n	8003a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a50:	4013      	ands	r3, r2
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d111      	bne.n	8003a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a66:	085b      	lsrs	r3, r3, #1
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d107      	bne.n	8003a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d001      	beq.n	8003a84 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e000      	b.n	8003a86 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3718      	adds	r7, #24
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40023800 	.word	0x40023800

08003a94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e0cc      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003aa8:	4b68      	ldr	r3, [pc, #416]	; (8003c4c <HAL_RCC_ClockConfig+0x1b8>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d90c      	bls.n	8003ad0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab6:	4b65      	ldr	r3, [pc, #404]	; (8003c4c <HAL_RCC_ClockConfig+0x1b8>)
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	b2d2      	uxtb	r2, r2
 8003abc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003abe:	4b63      	ldr	r3, [pc, #396]	; (8003c4c <HAL_RCC_ClockConfig+0x1b8>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0307 	and.w	r3, r3, #7
 8003ac6:	683a      	ldr	r2, [r7, #0]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d001      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e0b8      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d020      	beq.n	8003b1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0304 	and.w	r3, r3, #4
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d005      	beq.n	8003af4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ae8:	4b59      	ldr	r3, [pc, #356]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	4a58      	ldr	r2, [pc, #352]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003aee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003af2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0308 	and.w	r3, r3, #8
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d005      	beq.n	8003b0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b00:	4b53      	ldr	r3, [pc, #332]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	4a52      	ldr	r2, [pc, #328]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003b06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b0c:	4b50      	ldr	r3, [pc, #320]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	494d      	ldr	r1, [pc, #308]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d044      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d107      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b32:	4b47      	ldr	r3, [pc, #284]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d119      	bne.n	8003b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e07f      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d003      	beq.n	8003b52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b4e:	2b03      	cmp	r3, #3
 8003b50:	d107      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b52:	4b3f      	ldr	r3, [pc, #252]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d109      	bne.n	8003b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e06f      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b62:	4b3b      	ldr	r3, [pc, #236]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e067      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b72:	4b37      	ldr	r3, [pc, #220]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f023 0203 	bic.w	r2, r3, #3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	4934      	ldr	r1, [pc, #208]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b84:	f7fd f8d6 	bl	8000d34 <HAL_GetTick>
 8003b88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b8a:	e00a      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b8c:	f7fd f8d2 	bl	8000d34 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e04f      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ba2:	4b2b      	ldr	r3, [pc, #172]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 020c 	and.w	r2, r3, #12
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d1eb      	bne.n	8003b8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bb4:	4b25      	ldr	r3, [pc, #148]	; (8003c4c <HAL_RCC_ClockConfig+0x1b8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0307 	and.w	r3, r3, #7
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d20c      	bcs.n	8003bdc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc2:	4b22      	ldr	r3, [pc, #136]	; (8003c4c <HAL_RCC_ClockConfig+0x1b8>)
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	b2d2      	uxtb	r2, r2
 8003bc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bca:	4b20      	ldr	r3, [pc, #128]	; (8003c4c <HAL_RCC_ClockConfig+0x1b8>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0307 	and.w	r3, r3, #7
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d001      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e032      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0304 	and.w	r3, r3, #4
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d008      	beq.n	8003bfa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003be8:	4b19      	ldr	r3, [pc, #100]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	4916      	ldr	r1, [pc, #88]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0308 	and.w	r3, r3, #8
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d009      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c06:	4b12      	ldr	r3, [pc, #72]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	490e      	ldr	r1, [pc, #56]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c1a:	f000 f821 	bl	8003c60 <HAL_RCC_GetSysClockFreq>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <HAL_RCC_ClockConfig+0x1bc>)
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	091b      	lsrs	r3, r3, #4
 8003c26:	f003 030f 	and.w	r3, r3, #15
 8003c2a:	490a      	ldr	r1, [pc, #40]	; (8003c54 <HAL_RCC_ClockConfig+0x1c0>)
 8003c2c:	5ccb      	ldrb	r3, [r1, r3]
 8003c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c32:	4a09      	ldr	r2, [pc, #36]	; (8003c58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c36:	4b09      	ldr	r3, [pc, #36]	; (8003c5c <HAL_RCC_ClockConfig+0x1c8>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7fd f836 	bl	8000cac <HAL_InitTick>

  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3710      	adds	r7, #16
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40023c00 	.word	0x40023c00
 8003c50:	40023800 	.word	0x40023800
 8003c54:	08008bf4 	.word	0x08008bf4
 8003c58:	20000000 	.word	0x20000000
 8003c5c:	20000004 	.word	0x20000004

08003c60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c64:	b094      	sub	sp, #80	; 0x50
 8003c66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	647b      	str	r3, [r7, #68]	; 0x44
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c70:	2300      	movs	r3, #0
 8003c72:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003c74:	2300      	movs	r3, #0
 8003c76:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c78:	4b79      	ldr	r3, [pc, #484]	; (8003e60 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f003 030c 	and.w	r3, r3, #12
 8003c80:	2b08      	cmp	r3, #8
 8003c82:	d00d      	beq.n	8003ca0 <HAL_RCC_GetSysClockFreq+0x40>
 8003c84:	2b08      	cmp	r3, #8
 8003c86:	f200 80e1 	bhi.w	8003e4c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <HAL_RCC_GetSysClockFreq+0x34>
 8003c8e:	2b04      	cmp	r3, #4
 8003c90:	d003      	beq.n	8003c9a <HAL_RCC_GetSysClockFreq+0x3a>
 8003c92:	e0db      	b.n	8003e4c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c94:	4b73      	ldr	r3, [pc, #460]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c96:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003c98:	e0db      	b.n	8003e52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c9a:	4b73      	ldr	r3, [pc, #460]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x208>)
 8003c9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c9e:	e0d8      	b.n	8003e52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ca0:	4b6f      	ldr	r3, [pc, #444]	; (8003e60 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ca8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003caa:	4b6d      	ldr	r3, [pc, #436]	; (8003e60 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d063      	beq.n	8003d7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cb6:	4b6a      	ldr	r3, [pc, #424]	; (8003e60 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	099b      	lsrs	r3, r3, #6
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	63bb      	str	r3, [r7, #56]	; 0x38
 8003cc0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cc8:	633b      	str	r3, [r7, #48]	; 0x30
 8003cca:	2300      	movs	r3, #0
 8003ccc:	637b      	str	r3, [r7, #52]	; 0x34
 8003cce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003cd2:	4622      	mov	r2, r4
 8003cd4:	462b      	mov	r3, r5
 8003cd6:	f04f 0000 	mov.w	r0, #0
 8003cda:	f04f 0100 	mov.w	r1, #0
 8003cde:	0159      	lsls	r1, r3, #5
 8003ce0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ce4:	0150      	lsls	r0, r2, #5
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4621      	mov	r1, r4
 8003cec:	1a51      	subs	r1, r2, r1
 8003cee:	6139      	str	r1, [r7, #16]
 8003cf0:	4629      	mov	r1, r5
 8003cf2:	eb63 0301 	sbc.w	r3, r3, r1
 8003cf6:	617b      	str	r3, [r7, #20]
 8003cf8:	f04f 0200 	mov.w	r2, #0
 8003cfc:	f04f 0300 	mov.w	r3, #0
 8003d00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d04:	4659      	mov	r1, fp
 8003d06:	018b      	lsls	r3, r1, #6
 8003d08:	4651      	mov	r1, sl
 8003d0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d0e:	4651      	mov	r1, sl
 8003d10:	018a      	lsls	r2, r1, #6
 8003d12:	4651      	mov	r1, sl
 8003d14:	ebb2 0801 	subs.w	r8, r2, r1
 8003d18:	4659      	mov	r1, fp
 8003d1a:	eb63 0901 	sbc.w	r9, r3, r1
 8003d1e:	f04f 0200 	mov.w	r2, #0
 8003d22:	f04f 0300 	mov.w	r3, #0
 8003d26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d32:	4690      	mov	r8, r2
 8003d34:	4699      	mov	r9, r3
 8003d36:	4623      	mov	r3, r4
 8003d38:	eb18 0303 	adds.w	r3, r8, r3
 8003d3c:	60bb      	str	r3, [r7, #8]
 8003d3e:	462b      	mov	r3, r5
 8003d40:	eb49 0303 	adc.w	r3, r9, r3
 8003d44:	60fb      	str	r3, [r7, #12]
 8003d46:	f04f 0200 	mov.w	r2, #0
 8003d4a:	f04f 0300 	mov.w	r3, #0
 8003d4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d52:	4629      	mov	r1, r5
 8003d54:	024b      	lsls	r3, r1, #9
 8003d56:	4621      	mov	r1, r4
 8003d58:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d5c:	4621      	mov	r1, r4
 8003d5e:	024a      	lsls	r2, r1, #9
 8003d60:	4610      	mov	r0, r2
 8003d62:	4619      	mov	r1, r3
 8003d64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d66:	2200      	movs	r2, #0
 8003d68:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d70:	f7fc fa86 	bl	8000280 <__aeabi_uldivmod>
 8003d74:	4602      	mov	r2, r0
 8003d76:	460b      	mov	r3, r1
 8003d78:	4613      	mov	r3, r2
 8003d7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d7c:	e058      	b.n	8003e30 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d7e:	4b38      	ldr	r3, [pc, #224]	; (8003e60 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	099b      	lsrs	r3, r3, #6
 8003d84:	2200      	movs	r2, #0
 8003d86:	4618      	mov	r0, r3
 8003d88:	4611      	mov	r1, r2
 8003d8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d8e:	623b      	str	r3, [r7, #32]
 8003d90:	2300      	movs	r3, #0
 8003d92:	627b      	str	r3, [r7, #36]	; 0x24
 8003d94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d98:	4642      	mov	r2, r8
 8003d9a:	464b      	mov	r3, r9
 8003d9c:	f04f 0000 	mov.w	r0, #0
 8003da0:	f04f 0100 	mov.w	r1, #0
 8003da4:	0159      	lsls	r1, r3, #5
 8003da6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003daa:	0150      	lsls	r0, r2, #5
 8003dac:	4602      	mov	r2, r0
 8003dae:	460b      	mov	r3, r1
 8003db0:	4641      	mov	r1, r8
 8003db2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003db6:	4649      	mov	r1, r9
 8003db8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	f04f 0300 	mov.w	r3, #0
 8003dc4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003dc8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003dcc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003dd0:	ebb2 040a 	subs.w	r4, r2, sl
 8003dd4:	eb63 050b 	sbc.w	r5, r3, fp
 8003dd8:	f04f 0200 	mov.w	r2, #0
 8003ddc:	f04f 0300 	mov.w	r3, #0
 8003de0:	00eb      	lsls	r3, r5, #3
 8003de2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003de6:	00e2      	lsls	r2, r4, #3
 8003de8:	4614      	mov	r4, r2
 8003dea:	461d      	mov	r5, r3
 8003dec:	4643      	mov	r3, r8
 8003dee:	18e3      	adds	r3, r4, r3
 8003df0:	603b      	str	r3, [r7, #0]
 8003df2:	464b      	mov	r3, r9
 8003df4:	eb45 0303 	adc.w	r3, r5, r3
 8003df8:	607b      	str	r3, [r7, #4]
 8003dfa:	f04f 0200 	mov.w	r2, #0
 8003dfe:	f04f 0300 	mov.w	r3, #0
 8003e02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e06:	4629      	mov	r1, r5
 8003e08:	028b      	lsls	r3, r1, #10
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e10:	4621      	mov	r1, r4
 8003e12:	028a      	lsls	r2, r1, #10
 8003e14:	4610      	mov	r0, r2
 8003e16:	4619      	mov	r1, r3
 8003e18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	61bb      	str	r3, [r7, #24]
 8003e1e:	61fa      	str	r2, [r7, #28]
 8003e20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e24:	f7fc fa2c 	bl	8000280 <__aeabi_uldivmod>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e30:	4b0b      	ldr	r3, [pc, #44]	; (8003e60 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	0c1b      	lsrs	r3, r3, #16
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003e40:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e48:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e4a:	e002      	b.n	8003e52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e4c:	4b05      	ldr	r3, [pc, #20]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e4e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3750      	adds	r7, #80	; 0x50
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e5e:	bf00      	nop
 8003e60:	40023800 	.word	0x40023800
 8003e64:	00f42400 	.word	0x00f42400
 8003e68:	007a1200 	.word	0x007a1200

08003e6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e70:	4b03      	ldr	r3, [pc, #12]	; (8003e80 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e72:	681b      	ldr	r3, [r3, #0]
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	20000000 	.word	0x20000000

08003e84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003e84:	b084      	sub	sp, #16
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b084      	sub	sp, #16
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
 8003e8e:	f107 001c 	add.w	r0, r7, #28
 8003e92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d122      	bne.n	8003ee2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003eb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003ec4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d105      	bne.n	8003ed6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f001 fbee 	bl	80056b8 <USB_CoreReset>
 8003edc:	4603      	mov	r3, r0
 8003ede:	73fb      	strb	r3, [r7, #15]
 8003ee0:	e01a      	b.n	8003f18 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f001 fbe2 	bl	80056b8 <USB_CoreReset>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003ef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d106      	bne.n	8003f0c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f02:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	639a      	str	r2, [r3, #56]	; 0x38
 8003f0a:	e005      	b.n	8003f18 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f10:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d10b      	bne.n	8003f36 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f043 0206 	orr.w	r2, r3, #6
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f043 0220 	orr.w	r2, r3, #32
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003f42:	b004      	add	sp, #16
 8003f44:	4770      	bx	lr
	...

08003f48 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	4613      	mov	r3, r2
 8003f54:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003f56:	79fb      	ldrb	r3, [r7, #7]
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d165      	bne.n	8004028 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	4a41      	ldr	r2, [pc, #260]	; (8004064 <USB_SetTurnaroundTime+0x11c>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d906      	bls.n	8003f72 <USB_SetTurnaroundTime+0x2a>
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	4a40      	ldr	r2, [pc, #256]	; (8004068 <USB_SetTurnaroundTime+0x120>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d202      	bcs.n	8003f72 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003f6c:	230f      	movs	r3, #15
 8003f6e:	617b      	str	r3, [r7, #20]
 8003f70:	e062      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	4a3c      	ldr	r2, [pc, #240]	; (8004068 <USB_SetTurnaroundTime+0x120>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d306      	bcc.n	8003f88 <USB_SetTurnaroundTime+0x40>
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	4a3b      	ldr	r2, [pc, #236]	; (800406c <USB_SetTurnaroundTime+0x124>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d202      	bcs.n	8003f88 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003f82:	230e      	movs	r3, #14
 8003f84:	617b      	str	r3, [r7, #20]
 8003f86:	e057      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	4a38      	ldr	r2, [pc, #224]	; (800406c <USB_SetTurnaroundTime+0x124>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d306      	bcc.n	8003f9e <USB_SetTurnaroundTime+0x56>
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	4a37      	ldr	r2, [pc, #220]	; (8004070 <USB_SetTurnaroundTime+0x128>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d202      	bcs.n	8003f9e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003f98:	230d      	movs	r3, #13
 8003f9a:	617b      	str	r3, [r7, #20]
 8003f9c:	e04c      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	4a33      	ldr	r2, [pc, #204]	; (8004070 <USB_SetTurnaroundTime+0x128>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d306      	bcc.n	8003fb4 <USB_SetTurnaroundTime+0x6c>
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	4a32      	ldr	r2, [pc, #200]	; (8004074 <USB_SetTurnaroundTime+0x12c>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d802      	bhi.n	8003fb4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003fae:	230c      	movs	r3, #12
 8003fb0:	617b      	str	r3, [r7, #20]
 8003fb2:	e041      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	4a2f      	ldr	r2, [pc, #188]	; (8004074 <USB_SetTurnaroundTime+0x12c>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d906      	bls.n	8003fca <USB_SetTurnaroundTime+0x82>
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	4a2e      	ldr	r2, [pc, #184]	; (8004078 <USB_SetTurnaroundTime+0x130>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d802      	bhi.n	8003fca <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003fc4:	230b      	movs	r3, #11
 8003fc6:	617b      	str	r3, [r7, #20]
 8003fc8:	e036      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	4a2a      	ldr	r2, [pc, #168]	; (8004078 <USB_SetTurnaroundTime+0x130>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d906      	bls.n	8003fe0 <USB_SetTurnaroundTime+0x98>
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	4a29      	ldr	r2, [pc, #164]	; (800407c <USB_SetTurnaroundTime+0x134>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d802      	bhi.n	8003fe0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003fda:	230a      	movs	r3, #10
 8003fdc:	617b      	str	r3, [r7, #20]
 8003fde:	e02b      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	4a26      	ldr	r2, [pc, #152]	; (800407c <USB_SetTurnaroundTime+0x134>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d906      	bls.n	8003ff6 <USB_SetTurnaroundTime+0xae>
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	4a25      	ldr	r2, [pc, #148]	; (8004080 <USB_SetTurnaroundTime+0x138>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d202      	bcs.n	8003ff6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003ff0:	2309      	movs	r3, #9
 8003ff2:	617b      	str	r3, [r7, #20]
 8003ff4:	e020      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	4a21      	ldr	r2, [pc, #132]	; (8004080 <USB_SetTurnaroundTime+0x138>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d306      	bcc.n	800400c <USB_SetTurnaroundTime+0xc4>
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	4a20      	ldr	r2, [pc, #128]	; (8004084 <USB_SetTurnaroundTime+0x13c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d802      	bhi.n	800400c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004006:	2308      	movs	r3, #8
 8004008:	617b      	str	r3, [r7, #20]
 800400a:	e015      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	4a1d      	ldr	r2, [pc, #116]	; (8004084 <USB_SetTurnaroundTime+0x13c>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d906      	bls.n	8004022 <USB_SetTurnaroundTime+0xda>
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	4a1c      	ldr	r2, [pc, #112]	; (8004088 <USB_SetTurnaroundTime+0x140>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d202      	bcs.n	8004022 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800401c:	2307      	movs	r3, #7
 800401e:	617b      	str	r3, [r7, #20]
 8004020:	e00a      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004022:	2306      	movs	r3, #6
 8004024:	617b      	str	r3, [r7, #20]
 8004026:	e007      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004028:	79fb      	ldrb	r3, [r7, #7]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d102      	bne.n	8004034 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800402e:	2309      	movs	r3, #9
 8004030:	617b      	str	r3, [r7, #20]
 8004032:	e001      	b.n	8004038 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004034:	2309      	movs	r3, #9
 8004036:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	68da      	ldr	r2, [r3, #12]
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	029b      	lsls	r3, r3, #10
 800404c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004050:	431a      	orrs	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	371c      	adds	r7, #28
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	00d8acbf 	.word	0x00d8acbf
 8004068:	00e4e1c0 	.word	0x00e4e1c0
 800406c:	00f42400 	.word	0x00f42400
 8004070:	01067380 	.word	0x01067380
 8004074:	011a499f 	.word	0x011a499f
 8004078:	01312cff 	.word	0x01312cff
 800407c:	014ca43f 	.word	0x014ca43f
 8004080:	016e3600 	.word	0x016e3600
 8004084:	01a6ab1f 	.word	0x01a6ab1f
 8004088:	01e84800 	.word	0x01e84800

0800408c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f043 0201 	orr.w	r2, r3, #1
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f023 0201 	bic.w	r2, r3, #1
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	460b      	mov	r3, r1
 80040da:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80040dc:	2300      	movs	r3, #0
 80040de:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80040ec:	78fb      	ldrb	r3, [r7, #3]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d115      	bne.n	800411e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80040fe:	2001      	movs	r0, #1
 8004100:	f7fc fe24 	bl	8000d4c <HAL_Delay>
      ms++;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	3301      	adds	r3, #1
 8004108:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f001 fa45 	bl	800559a <USB_GetMode>
 8004110:	4603      	mov	r3, r0
 8004112:	2b01      	cmp	r3, #1
 8004114:	d01e      	beq.n	8004154 <USB_SetCurrentMode+0x84>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2b31      	cmp	r3, #49	; 0x31
 800411a:	d9f0      	bls.n	80040fe <USB_SetCurrentMode+0x2e>
 800411c:	e01a      	b.n	8004154 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800411e:	78fb      	ldrb	r3, [r7, #3]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d115      	bne.n	8004150 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004130:	2001      	movs	r0, #1
 8004132:	f7fc fe0b 	bl	8000d4c <HAL_Delay>
      ms++;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	3301      	adds	r3, #1
 800413a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f001 fa2c 	bl	800559a <USB_GetMode>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <USB_SetCurrentMode+0x84>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b31      	cmp	r3, #49	; 0x31
 800414c:	d9f0      	bls.n	8004130 <USB_SetCurrentMode+0x60>
 800414e:	e001      	b.n	8004154 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e005      	b.n	8004160 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2b32      	cmp	r3, #50	; 0x32
 8004158:	d101      	bne.n	800415e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e000      	b.n	8004160 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004168:	b084      	sub	sp, #16
 800416a:	b580      	push	{r7, lr}
 800416c:	b086      	sub	sp, #24
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
 8004172:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004176:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800417a:	2300      	movs	r3, #0
 800417c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004182:	2300      	movs	r3, #0
 8004184:	613b      	str	r3, [r7, #16]
 8004186:	e009      	b.n	800419c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	3340      	adds	r3, #64	; 0x40
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	4413      	add	r3, r2
 8004192:	2200      	movs	r2, #0
 8004194:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	3301      	adds	r3, #1
 800419a:	613b      	str	r3, [r7, #16]
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	2b0e      	cmp	r3, #14
 80041a0:	d9f2      	bls.n	8004188 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80041a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d11c      	bne.n	80041e2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041b6:	f043 0302 	orr.w	r3, r3, #2
 80041ba:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041cc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	639a      	str	r2, [r3, #56]	; 0x38
 80041e0:	e00b      	b.n	80041fa <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004200:	461a      	mov	r2, r3
 8004202:	2300      	movs	r3, #0
 8004204:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800420c:	4619      	mov	r1, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004214:	461a      	mov	r2, r3
 8004216:	680b      	ldr	r3, [r1, #0]
 8004218:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800421a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800421c:	2b01      	cmp	r3, #1
 800421e:	d10c      	bne.n	800423a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004222:	2b00      	cmp	r3, #0
 8004224:	d104      	bne.n	8004230 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004226:	2100      	movs	r1, #0
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f965 	bl	80044f8 <USB_SetDevSpeed>
 800422e:	e008      	b.n	8004242 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004230:	2101      	movs	r1, #1
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f960 	bl	80044f8 <USB_SetDevSpeed>
 8004238:	e003      	b.n	8004242 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800423a:	2103      	movs	r1, #3
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 f95b 	bl	80044f8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004242:	2110      	movs	r1, #16
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f000 f8f3 	bl	8004430 <USB_FlushTxFifo>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 f91f 	bl	8004498 <USB_FlushRxFifo>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800426a:	461a      	mov	r2, r3
 800426c:	2300      	movs	r3, #0
 800426e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004276:	461a      	mov	r2, r3
 8004278:	2300      	movs	r3, #0
 800427a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004282:	461a      	mov	r2, r3
 8004284:	2300      	movs	r3, #0
 8004286:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004288:	2300      	movs	r3, #0
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	e043      	b.n	8004316 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	015a      	lsls	r2, r3, #5
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	4413      	add	r3, r2
 8004296:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80042a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80042a4:	d118      	bne.n	80042d8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10a      	bne.n	80042c2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	015a      	lsls	r2, r3, #5
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4413      	add	r3, r2
 80042b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042b8:	461a      	mov	r2, r3
 80042ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80042be:	6013      	str	r3, [r2, #0]
 80042c0:	e013      	b.n	80042ea <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	015a      	lsls	r2, r3, #5
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	4413      	add	r3, r2
 80042ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042ce:	461a      	mov	r2, r3
 80042d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80042d4:	6013      	str	r3, [r2, #0]
 80042d6:	e008      	b.n	80042ea <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	015a      	lsls	r2, r3, #5
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4413      	add	r3, r2
 80042e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042e4:	461a      	mov	r2, r3
 80042e6:	2300      	movs	r3, #0
 80042e8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	015a      	lsls	r2, r3, #5
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	4413      	add	r3, r2
 80042f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042f6:	461a      	mov	r2, r3
 80042f8:	2300      	movs	r3, #0
 80042fa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	015a      	lsls	r2, r3, #5
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4413      	add	r3, r2
 8004304:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004308:	461a      	mov	r2, r3
 800430a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800430e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	3301      	adds	r3, #1
 8004314:	613b      	str	r3, [r7, #16]
 8004316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	429a      	cmp	r2, r3
 800431c:	d3b7      	bcc.n	800428e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800431e:	2300      	movs	r3, #0
 8004320:	613b      	str	r3, [r7, #16]
 8004322:	e043      	b.n	80043ac <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	015a      	lsls	r2, r3, #5
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	4413      	add	r3, r2
 800432c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004336:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800433a:	d118      	bne.n	800436e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10a      	bne.n	8004358 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	015a      	lsls	r2, r3, #5
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	4413      	add	r3, r2
 800434a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800434e:	461a      	mov	r2, r3
 8004350:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004354:	6013      	str	r3, [r2, #0]
 8004356:	e013      	b.n	8004380 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	015a      	lsls	r2, r3, #5
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	4413      	add	r3, r2
 8004360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004364:	461a      	mov	r2, r3
 8004366:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800436a:	6013      	str	r3, [r2, #0]
 800436c:	e008      	b.n	8004380 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	015a      	lsls	r2, r3, #5
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	4413      	add	r3, r2
 8004376:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800437a:	461a      	mov	r2, r3
 800437c:	2300      	movs	r3, #0
 800437e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	015a      	lsls	r2, r3, #5
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	4413      	add	r3, r2
 8004388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800438c:	461a      	mov	r2, r3
 800438e:	2300      	movs	r3, #0
 8004390:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	015a      	lsls	r2, r3, #5
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	4413      	add	r3, r2
 800439a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800439e:	461a      	mov	r2, r3
 80043a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80043a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	3301      	adds	r3, #1
 80043aa:	613b      	str	r3, [r7, #16]
 80043ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d3b7      	bcc.n	8004324 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80043c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043c6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80043d4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80043d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d105      	bne.n	80043e8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	f043 0210 	orr.w	r2, r3, #16
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699a      	ldr	r2, [r3, #24]
 80043ec:	4b0f      	ldr	r3, [pc, #60]	; (800442c <USB_DevInit+0x2c4>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80043f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	f043 0208 	orr.w	r2, r3, #8
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004406:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004408:	2b01      	cmp	r3, #1
 800440a:	d107      	bne.n	800441c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004414:	f043 0304 	orr.w	r3, r3, #4
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800441c:	7dfb      	ldrb	r3, [r7, #23]
}
 800441e:	4618      	mov	r0, r3
 8004420:	3718      	adds	r7, #24
 8004422:	46bd      	mov	sp, r7
 8004424:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004428:	b004      	add	sp, #16
 800442a:	4770      	bx	lr
 800442c:	803c3800 	.word	0x803c3800

08004430 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	3301      	adds	r3, #1
 8004442:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	4a13      	ldr	r2, [pc, #76]	; (8004494 <USB_FlushTxFifo+0x64>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d901      	bls.n	8004450 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e01b      	b.n	8004488 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	2b00      	cmp	r3, #0
 8004456:	daf2      	bge.n	800443e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004458:	2300      	movs	r3, #0
 800445a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	019b      	lsls	r3, r3, #6
 8004460:	f043 0220 	orr.w	r2, r3, #32
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	3301      	adds	r3, #1
 800446c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4a08      	ldr	r2, [pc, #32]	; (8004494 <USB_FlushTxFifo+0x64>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d901      	bls.n	800447a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e006      	b.n	8004488 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f003 0320 	and.w	r3, r3, #32
 8004482:	2b20      	cmp	r3, #32
 8004484:	d0f0      	beq.n	8004468 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3714      	adds	r7, #20
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr
 8004494:	00030d40 	.word	0x00030d40

08004498 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80044a0:	2300      	movs	r3, #0
 80044a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	3301      	adds	r3, #1
 80044a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	4a11      	ldr	r2, [pc, #68]	; (80044f4 <USB_FlushRxFifo+0x5c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d901      	bls.n	80044b6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e018      	b.n	80044e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	daf2      	bge.n	80044a4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80044be:	2300      	movs	r3, #0
 80044c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2210      	movs	r2, #16
 80044c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	3301      	adds	r3, #1
 80044cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	4a08      	ldr	r2, [pc, #32]	; (80044f4 <USB_FlushRxFifo+0x5c>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d901      	bls.n	80044da <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e006      	b.n	80044e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	f003 0310 	and.w	r3, r3, #16
 80044e2:	2b10      	cmp	r3, #16
 80044e4:	d0f0      	beq.n	80044c8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr
 80044f4:	00030d40 	.word	0x00030d40

080044f8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	460b      	mov	r3, r1
 8004502:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	78fb      	ldrb	r3, [r7, #3]
 8004512:	68f9      	ldr	r1, [r7, #12]
 8004514:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004518:	4313      	orrs	r3, r2
 800451a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3714      	adds	r7, #20
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800452a:	b480      	push	{r7}
 800452c:	b087      	sub	sp, #28
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f003 0306 	and.w	r3, r3, #6
 8004542:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d102      	bne.n	8004550 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800454a:	2300      	movs	r3, #0
 800454c:	75fb      	strb	r3, [r7, #23]
 800454e:	e00a      	b.n	8004566 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2b02      	cmp	r3, #2
 8004554:	d002      	beq.n	800455c <USB_GetDevSpeed+0x32>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2b06      	cmp	r3, #6
 800455a:	d102      	bne.n	8004562 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800455c:	2302      	movs	r3, #2
 800455e:	75fb      	strb	r3, [r7, #23]
 8004560:	e001      	b.n	8004566 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004562:	230f      	movs	r3, #15
 8004564:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004566:	7dfb      	ldrb	r3, [r7, #23]
}
 8004568:	4618      	mov	r0, r3
 800456a:	371c      	adds	r7, #28
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	785b      	ldrb	r3, [r3, #1]
 800458c:	2b01      	cmp	r3, #1
 800458e:	d13a      	bne.n	8004606 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004596:	69da      	ldr	r2, [r3, #28]
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	f003 030f 	and.w	r3, r3, #15
 80045a0:	2101      	movs	r1, #1
 80045a2:	fa01 f303 	lsl.w	r3, r1, r3
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	68f9      	ldr	r1, [r7, #12]
 80045aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80045ae:	4313      	orrs	r3, r2
 80045b0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	015a      	lsls	r2, r3, #5
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	4413      	add	r3, r2
 80045ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d155      	bne.n	8004674 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	791b      	ldrb	r3, [r3, #4]
 80045e2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80045e4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	059b      	lsls	r3, r3, #22
 80045ea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80045ec:	4313      	orrs	r3, r2
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	0151      	lsls	r1, r2, #5
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	440a      	add	r2, r1
 80045f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	e036      	b.n	8004674 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800460c:	69da      	ldr	r2, [r3, #28]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	f003 030f 	and.w	r3, r3, #15
 8004616:	2101      	movs	r1, #1
 8004618:	fa01 f303 	lsl.w	r3, r1, r3
 800461c:	041b      	lsls	r3, r3, #16
 800461e:	68f9      	ldr	r1, [r7, #12]
 8004620:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004624:	4313      	orrs	r3, r2
 8004626:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	015a      	lsls	r2, r3, #5
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	4413      	add	r3, r2
 8004630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d11a      	bne.n	8004674 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	015a      	lsls	r2, r3, #5
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	4413      	add	r3, r2
 8004646:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	791b      	ldrb	r3, [r3, #4]
 8004658:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800465a:	430b      	orrs	r3, r1
 800465c:	4313      	orrs	r3, r2
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	0151      	lsls	r1, r2, #5
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	440a      	add	r2, r1
 8004666:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800466a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800466e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004672:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3714      	adds	r7, #20
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
	...

08004684 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	785b      	ldrb	r3, [r3, #1]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d161      	bne.n	8004764 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	015a      	lsls	r2, r3, #5
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4413      	add	r3, r2
 80046a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80046b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80046b6:	d11f      	bne.n	80046f8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	015a      	lsls	r2, r3, #5
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	4413      	add	r3, r2
 80046c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	0151      	lsls	r1, r2, #5
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	440a      	add	r2, r1
 80046ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046d2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80046d6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	015a      	lsls	r2, r3, #5
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	4413      	add	r3, r2
 80046e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	0151      	lsls	r1, r2, #5
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	440a      	add	r2, r1
 80046ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80046f6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	f003 030f 	and.w	r3, r3, #15
 8004708:	2101      	movs	r1, #1
 800470a:	fa01 f303 	lsl.w	r3, r1, r3
 800470e:	b29b      	uxth	r3, r3
 8004710:	43db      	mvns	r3, r3
 8004712:	68f9      	ldr	r1, [r7, #12]
 8004714:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004718:	4013      	ands	r3, r2
 800471a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004722:	69da      	ldr	r2, [r3, #28]
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	f003 030f 	and.w	r3, r3, #15
 800472c:	2101      	movs	r1, #1
 800472e:	fa01 f303 	lsl.w	r3, r1, r3
 8004732:	b29b      	uxth	r3, r3
 8004734:	43db      	mvns	r3, r3
 8004736:	68f9      	ldr	r1, [r7, #12]
 8004738:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800473c:	4013      	ands	r3, r2
 800473e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	015a      	lsls	r2, r3, #5
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4413      	add	r3, r2
 8004748:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	0159      	lsls	r1, r3, #5
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	440b      	add	r3, r1
 8004756:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800475a:	4619      	mov	r1, r3
 800475c:	4b35      	ldr	r3, [pc, #212]	; (8004834 <USB_DeactivateEndpoint+0x1b0>)
 800475e:	4013      	ands	r3, r2
 8004760:	600b      	str	r3, [r1, #0]
 8004762:	e060      	b.n	8004826 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	015a      	lsls	r2, r3, #5
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	4413      	add	r3, r2
 800476c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004776:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800477a:	d11f      	bne.n	80047bc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	015a      	lsls	r2, r3, #5
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4413      	add	r3, r2
 8004784:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68ba      	ldr	r2, [r7, #8]
 800478c:	0151      	lsls	r1, r2, #5
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	440a      	add	r2, r1
 8004792:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004796:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800479a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	015a      	lsls	r2, r3, #5
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	4413      	add	r3, r2
 80047a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	0151      	lsls	r1, r2, #5
 80047ae:	68fa      	ldr	r2, [r7, #12]
 80047b0:	440a      	add	r2, r1
 80047b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80047b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80047ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	f003 030f 	and.w	r3, r3, #15
 80047cc:	2101      	movs	r1, #1
 80047ce:	fa01 f303 	lsl.w	r3, r1, r3
 80047d2:	041b      	lsls	r3, r3, #16
 80047d4:	43db      	mvns	r3, r3
 80047d6:	68f9      	ldr	r1, [r7, #12]
 80047d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047dc:	4013      	ands	r3, r2
 80047de:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047e6:	69da      	ldr	r2, [r3, #28]
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	f003 030f 	and.w	r3, r3, #15
 80047f0:	2101      	movs	r1, #1
 80047f2:	fa01 f303 	lsl.w	r3, r1, r3
 80047f6:	041b      	lsls	r3, r3, #16
 80047f8:	43db      	mvns	r3, r3
 80047fa:	68f9      	ldr	r1, [r7, #12]
 80047fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004800:	4013      	ands	r3, r2
 8004802:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	015a      	lsls	r2, r3, #5
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	4413      	add	r3, r2
 800480c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	0159      	lsls	r1, r3, #5
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	440b      	add	r3, r1
 800481a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800481e:	4619      	mov	r1, r3
 8004820:	4b05      	ldr	r3, [pc, #20]	; (8004838 <USB_DeactivateEndpoint+0x1b4>)
 8004822:	4013      	ands	r3, r2
 8004824:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3714      	adds	r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr
 8004834:	ec337800 	.word	0xec337800
 8004838:	eff37800 	.word	0xeff37800

0800483c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08a      	sub	sp, #40	; 0x28
 8004840:	af02      	add	r7, sp, #8
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	4613      	mov	r3, r2
 8004848:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	785b      	ldrb	r3, [r3, #1]
 8004858:	2b01      	cmp	r3, #1
 800485a:	f040 815c 	bne.w	8004b16 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	699b      	ldr	r3, [r3, #24]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d132      	bne.n	80048cc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	015a      	lsls	r2, r3, #5
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	4413      	add	r3, r2
 800486e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	69ba      	ldr	r2, [r7, #24]
 8004876:	0151      	lsls	r1, r2, #5
 8004878:	69fa      	ldr	r2, [r7, #28]
 800487a:	440a      	add	r2, r1
 800487c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004880:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004884:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004888:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	015a      	lsls	r2, r3, #5
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	4413      	add	r3, r2
 8004892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	69ba      	ldr	r2, [r7, #24]
 800489a:	0151      	lsls	r1, r2, #5
 800489c:	69fa      	ldr	r2, [r7, #28]
 800489e:	440a      	add	r2, r1
 80048a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80048a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	015a      	lsls	r2, r3, #5
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	4413      	add	r3, r2
 80048b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	0151      	lsls	r1, r2, #5
 80048bc:	69fa      	ldr	r2, [r7, #28]
 80048be:	440a      	add	r2, r1
 80048c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048c4:	0cdb      	lsrs	r3, r3, #19
 80048c6:	04db      	lsls	r3, r3, #19
 80048c8:	6113      	str	r3, [r2, #16]
 80048ca:	e074      	b.n	80049b6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	015a      	lsls	r2, r3, #5
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	4413      	add	r3, r2
 80048d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	69ba      	ldr	r2, [r7, #24]
 80048dc:	0151      	lsls	r1, r2, #5
 80048de:	69fa      	ldr	r2, [r7, #28]
 80048e0:	440a      	add	r2, r1
 80048e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048e6:	0cdb      	lsrs	r3, r3, #19
 80048e8:	04db      	lsls	r3, r3, #19
 80048ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	015a      	lsls	r2, r3, #5
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	4413      	add	r3, r2
 80048f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	0151      	lsls	r1, r2, #5
 80048fe:	69fa      	ldr	r2, [r7, #28]
 8004900:	440a      	add	r2, r1
 8004902:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004906:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800490a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800490e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	015a      	lsls	r2, r3, #5
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	4413      	add	r3, r2
 8004918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800491c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	6999      	ldr	r1, [r3, #24]
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	440b      	add	r3, r1
 8004928:	1e59      	subs	r1, r3, #1
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004932:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004934:	4b9d      	ldr	r3, [pc, #628]	; (8004bac <USB_EPStartXfer+0x370>)
 8004936:	400b      	ands	r3, r1
 8004938:	69b9      	ldr	r1, [r7, #24]
 800493a:	0148      	lsls	r0, r1, #5
 800493c:	69f9      	ldr	r1, [r7, #28]
 800493e:	4401      	add	r1, r0
 8004940:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004944:	4313      	orrs	r3, r2
 8004946:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	015a      	lsls	r2, r3, #5
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	4413      	add	r3, r2
 8004950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004954:	691a      	ldr	r2, [r3, #16]
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800495e:	69b9      	ldr	r1, [r7, #24]
 8004960:	0148      	lsls	r0, r1, #5
 8004962:	69f9      	ldr	r1, [r7, #28]
 8004964:	4401      	add	r1, r0
 8004966:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800496a:	4313      	orrs	r3, r2
 800496c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	791b      	ldrb	r3, [r3, #4]
 8004972:	2b01      	cmp	r3, #1
 8004974:	d11f      	bne.n	80049b6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	015a      	lsls	r2, r3, #5
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	4413      	add	r3, r2
 800497e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	0151      	lsls	r1, r2, #5
 8004988:	69fa      	ldr	r2, [r7, #28]
 800498a:	440a      	add	r2, r1
 800498c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004990:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004994:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	015a      	lsls	r2, r3, #5
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	4413      	add	r3, r2
 800499e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	0151      	lsls	r1, r2, #5
 80049a8:	69fa      	ldr	r2, [r7, #28]
 80049aa:	440a      	add	r2, r1
 80049ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80049b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80049b4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80049b6:	79fb      	ldrb	r3, [r7, #7]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d14b      	bne.n	8004a54 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	695b      	ldr	r3, [r3, #20]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d009      	beq.n	80049d8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	015a      	lsls	r2, r3, #5
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	4413      	add	r3, r2
 80049cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049d0:	461a      	mov	r2, r3
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	791b      	ldrb	r3, [r3, #4]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d128      	bne.n	8004a32 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d110      	bne.n	8004a12 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	015a      	lsls	r2, r3, #5
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	4413      	add	r3, r2
 80049f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	69ba      	ldr	r2, [r7, #24]
 8004a00:	0151      	lsls	r1, r2, #5
 8004a02:	69fa      	ldr	r2, [r7, #28]
 8004a04:	440a      	add	r2, r1
 8004a06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a0a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004a0e:	6013      	str	r3, [r2, #0]
 8004a10:	e00f      	b.n	8004a32 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	015a      	lsls	r2, r3, #5
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	4413      	add	r3, r2
 8004a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	0151      	lsls	r1, r2, #5
 8004a24:	69fa      	ldr	r2, [r7, #28]
 8004a26:	440a      	add	r2, r1
 8004a28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a30:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	015a      	lsls	r2, r3, #5
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	4413      	add	r3, r2
 8004a3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	0151      	lsls	r1, r2, #5
 8004a44:	69fa      	ldr	r2, [r7, #28]
 8004a46:	440a      	add	r2, r1
 8004a48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a4c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004a50:	6013      	str	r3, [r2, #0]
 8004a52:	e133      	b.n	8004cbc <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	015a      	lsls	r2, r3, #5
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	69ba      	ldr	r2, [r7, #24]
 8004a64:	0151      	lsls	r1, r2, #5
 8004a66:	69fa      	ldr	r2, [r7, #28]
 8004a68:	440a      	add	r2, r1
 8004a6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a6e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004a72:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	791b      	ldrb	r3, [r3, #4]
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d015      	beq.n	8004aa8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 811b 	beq.w	8004cbc <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	781b      	ldrb	r3, [r3, #0]
 8004a92:	f003 030f 	and.w	r3, r3, #15
 8004a96:	2101      	movs	r1, #1
 8004a98:	fa01 f303 	lsl.w	r3, r1, r3
 8004a9c:	69f9      	ldr	r1, [r7, #28]
 8004a9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	634b      	str	r3, [r1, #52]	; 0x34
 8004aa6:	e109      	b.n	8004cbc <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004aa8:	69fb      	ldr	r3, [r7, #28]
 8004aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d110      	bne.n	8004ada <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	015a      	lsls	r2, r3, #5
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	4413      	add	r3, r2
 8004ac0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	69ba      	ldr	r2, [r7, #24]
 8004ac8:	0151      	lsls	r1, r2, #5
 8004aca:	69fa      	ldr	r2, [r7, #28]
 8004acc:	440a      	add	r2, r1
 8004ace:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ad2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004ad6:	6013      	str	r3, [r2, #0]
 8004ad8:	e00f      	b.n	8004afa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	015a      	lsls	r2, r3, #5
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	4413      	add	r3, r2
 8004ae2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	69ba      	ldr	r2, [r7, #24]
 8004aea:	0151      	lsls	r1, r2, #5
 8004aec:	69fa      	ldr	r2, [r7, #28]
 8004aee:	440a      	add	r2, r1
 8004af0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004af8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	6919      	ldr	r1, [r3, #16]
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	781a      	ldrb	r2, [r3, #0]
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	b298      	uxth	r0, r3
 8004b08:	79fb      	ldrb	r3, [r7, #7]
 8004b0a:	9300      	str	r3, [sp, #0]
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f000 fade 	bl	80050d0 <USB_WritePacket>
 8004b14:	e0d2      	b.n	8004cbc <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	015a      	lsls	r2, r3, #5
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	69ba      	ldr	r2, [r7, #24]
 8004b26:	0151      	lsls	r1, r2, #5
 8004b28:	69fa      	ldr	r2, [r7, #28]
 8004b2a:	440a      	add	r2, r1
 8004b2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b30:	0cdb      	lsrs	r3, r3, #19
 8004b32:	04db      	lsls	r3, r3, #19
 8004b34:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004b36:	69bb      	ldr	r3, [r7, #24]
 8004b38:	015a      	lsls	r2, r3, #5
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	69ba      	ldr	r2, [r7, #24]
 8004b46:	0151      	lsls	r1, r2, #5
 8004b48:	69fa      	ldr	r2, [r7, #28]
 8004b4a:	440a      	add	r2, r1
 8004b4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004b58:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	699b      	ldr	r3, [r3, #24]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d126      	bne.n	8004bb0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	015a      	lsls	r2, r3, #5
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	4413      	add	r3, r2
 8004b6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b6e:	691a      	ldr	r2, [r3, #16]
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b78:	69b9      	ldr	r1, [r7, #24]
 8004b7a:	0148      	lsls	r0, r1, #5
 8004b7c:	69f9      	ldr	r1, [r7, #28]
 8004b7e:	4401      	add	r1, r0
 8004b80:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004b84:	4313      	orrs	r3, r2
 8004b86:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	015a      	lsls	r2, r3, #5
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	69ba      	ldr	r2, [r7, #24]
 8004b98:	0151      	lsls	r1, r2, #5
 8004b9a:	69fa      	ldr	r2, [r7, #28]
 8004b9c:	440a      	add	r2, r1
 8004b9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ba2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ba6:	6113      	str	r3, [r2, #16]
 8004ba8:	e03a      	b.n	8004c20 <USB_EPStartXfer+0x3e4>
 8004baa:	bf00      	nop
 8004bac:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	699a      	ldr	r2, [r3, #24]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	4413      	add	r3, r2
 8004bba:	1e5a      	subs	r2, r3, #1
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc4:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	8afa      	ldrh	r2, [r7, #22]
 8004bcc:	fb03 f202 	mul.w	r2, r3, r2
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	015a      	lsls	r2, r3, #5
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	4413      	add	r3, r2
 8004bdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004be0:	691a      	ldr	r2, [r3, #16]
 8004be2:	8afb      	ldrh	r3, [r7, #22]
 8004be4:	04d9      	lsls	r1, r3, #19
 8004be6:	4b38      	ldr	r3, [pc, #224]	; (8004cc8 <USB_EPStartXfer+0x48c>)
 8004be8:	400b      	ands	r3, r1
 8004bea:	69b9      	ldr	r1, [r7, #24]
 8004bec:	0148      	lsls	r0, r1, #5
 8004bee:	69f9      	ldr	r1, [r7, #28]
 8004bf0:	4401      	add	r1, r0
 8004bf2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	015a      	lsls	r2, r3, #5
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	4413      	add	r3, r2
 8004c02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c06:	691a      	ldr	r2, [r3, #16]
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	69db      	ldr	r3, [r3, #28]
 8004c0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c10:	69b9      	ldr	r1, [r7, #24]
 8004c12:	0148      	lsls	r0, r1, #5
 8004c14:	69f9      	ldr	r1, [r7, #28]
 8004c16:	4401      	add	r1, r0
 8004c18:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004c20:	79fb      	ldrb	r3, [r7, #7]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d10d      	bne.n	8004c42 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d009      	beq.n	8004c42 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	6919      	ldr	r1, [r3, #16]
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	015a      	lsls	r2, r3, #5
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	4413      	add	r3, r2
 8004c3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c3e:	460a      	mov	r2, r1
 8004c40:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	791b      	ldrb	r3, [r3, #4]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d128      	bne.n	8004c9c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d110      	bne.n	8004c7c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	015a      	lsls	r2, r3, #5
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	4413      	add	r3, r2
 8004c62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	0151      	lsls	r1, r2, #5
 8004c6c:	69fa      	ldr	r2, [r7, #28]
 8004c6e:	440a      	add	r2, r1
 8004c70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c74:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004c78:	6013      	str	r3, [r2, #0]
 8004c7a:	e00f      	b.n	8004c9c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	015a      	lsls	r2, r3, #5
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	4413      	add	r3, r2
 8004c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	69ba      	ldr	r2, [r7, #24]
 8004c8c:	0151      	lsls	r1, r2, #5
 8004c8e:	69fa      	ldr	r2, [r7, #28]
 8004c90:	440a      	add	r2, r1
 8004c92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c9a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	015a      	lsls	r2, r3, #5
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	0151      	lsls	r1, r2, #5
 8004cae:	69fa      	ldr	r2, [r7, #28]
 8004cb0:	440a      	add	r2, r1
 8004cb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004cb6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004cba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3720      	adds	r7, #32
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	1ff80000 	.word	0x1ff80000

08004ccc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b087      	sub	sp, #28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	785b      	ldrb	r3, [r3, #1]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	f040 80ce 	bne.w	8004e8a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d132      	bne.n	8004d5c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	015a      	lsls	r2, r3, #5
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	0151      	lsls	r1, r2, #5
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	440a      	add	r2, r1
 8004d0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d10:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004d14:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004d18:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	015a      	lsls	r2, r3, #5
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	4413      	add	r3, r2
 8004d22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d26:	691b      	ldr	r3, [r3, #16]
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	0151      	lsls	r1, r2, #5
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	440a      	add	r2, r1
 8004d30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d34:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d38:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	015a      	lsls	r2, r3, #5
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	4413      	add	r3, r2
 8004d42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	0151      	lsls	r1, r2, #5
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	440a      	add	r2, r1
 8004d50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d54:	0cdb      	lsrs	r3, r3, #19
 8004d56:	04db      	lsls	r3, r3, #19
 8004d58:	6113      	str	r3, [r2, #16]
 8004d5a:	e04e      	b.n	8004dfa <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	015a      	lsls	r2, r3, #5
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	4413      	add	r3, r2
 8004d64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	0151      	lsls	r1, r2, #5
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	440a      	add	r2, r1
 8004d72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d76:	0cdb      	lsrs	r3, r3, #19
 8004d78:	04db      	lsls	r3, r3, #19
 8004d7a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	015a      	lsls	r2, r3, #5
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	4413      	add	r3, r2
 8004d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d88:	691b      	ldr	r3, [r3, #16]
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	0151      	lsls	r1, r2, #5
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	440a      	add	r2, r1
 8004d92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d96:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004d9a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004d9e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	699a      	ldr	r2, [r3, #24]
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d903      	bls.n	8004db4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	68da      	ldr	r2, [r3, #12]
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	015a      	lsls	r2, r3, #5
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	4413      	add	r3, r2
 8004dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	0151      	lsls	r1, r2, #5
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	440a      	add	r2, r1
 8004dca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004dd2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	015a      	lsls	r2, r3, #5
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	4413      	add	r3, r2
 8004ddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004de0:	691a      	ldr	r2, [r3, #16]
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dea:	6939      	ldr	r1, [r7, #16]
 8004dec:	0148      	lsls	r0, r1, #5
 8004dee:	6979      	ldr	r1, [r7, #20]
 8004df0:	4401      	add	r1, r0
 8004df2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004df6:	4313      	orrs	r3, r2
 8004df8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004dfa:	79fb      	ldrb	r3, [r7, #7]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d11e      	bne.n	8004e3e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	695b      	ldr	r3, [r3, #20]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d009      	beq.n	8004e1c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	015a      	lsls	r2, r3, #5
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	4413      	add	r3, r2
 8004e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e14:	461a      	mov	r2, r3
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	015a      	lsls	r2, r3, #5
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	4413      	add	r3, r2
 8004e24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	0151      	lsls	r1, r2, #5
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	440a      	add	r2, r1
 8004e32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e36:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004e3a:	6013      	str	r3, [r2, #0]
 8004e3c:	e097      	b.n	8004f6e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	015a      	lsls	r2, r3, #5
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	4413      	add	r3, r2
 8004e46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	0151      	lsls	r1, r2, #5
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	440a      	add	r2, r1
 8004e54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e58:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004e5c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 8083 	beq.w	8004f6e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	f003 030f 	and.w	r3, r3, #15
 8004e78:	2101      	movs	r1, #1
 8004e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e7e:	6979      	ldr	r1, [r7, #20]
 8004e80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e84:	4313      	orrs	r3, r2
 8004e86:	634b      	str	r3, [r1, #52]	; 0x34
 8004e88:	e071      	b.n	8004f6e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	015a      	lsls	r2, r3, #5
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	4413      	add	r3, r2
 8004e92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	0151      	lsls	r1, r2, #5
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	440a      	add	r2, r1
 8004ea0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ea4:	0cdb      	lsrs	r3, r3, #19
 8004ea6:	04db      	lsls	r3, r3, #19
 8004ea8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	015a      	lsls	r2, r3, #5
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	0151      	lsls	r1, r2, #5
 8004ebc:	697a      	ldr	r2, [r7, #20]
 8004ebe:	440a      	add	r2, r1
 8004ec0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ec4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004ec8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004ecc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	68da      	ldr	r2, [r3, #12]
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	68da      	ldr	r2, [r3, #12]
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	015a      	lsls	r2, r3, #5
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	4413      	add	r3, r2
 8004eee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	0151      	lsls	r1, r2, #5
 8004ef8:	697a      	ldr	r2, [r7, #20]
 8004efa:	440a      	add	r2, r1
 8004efc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f00:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004f04:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	015a      	lsls	r2, r3, #5
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f12:	691a      	ldr	r2, [r3, #16]
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	69db      	ldr	r3, [r3, #28]
 8004f18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f1c:	6939      	ldr	r1, [r7, #16]
 8004f1e:	0148      	lsls	r0, r1, #5
 8004f20:	6979      	ldr	r1, [r7, #20]
 8004f22:	4401      	add	r1, r0
 8004f24:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8004f2c:	79fb      	ldrb	r3, [r7, #7]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d10d      	bne.n	8004f4e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d009      	beq.n	8004f4e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	6919      	ldr	r1, [r3, #16]
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	015a      	lsls	r2, r3, #5
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	4413      	add	r3, r2
 8004f46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f4a:	460a      	mov	r2, r1
 8004f4c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	015a      	lsls	r2, r3, #5
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	4413      	add	r3, r2
 8004f56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	693a      	ldr	r2, [r7, #16]
 8004f5e:	0151      	lsls	r1, r2, #5
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	440a      	add	r2, r1
 8004f64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f68:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004f6c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	371c      	adds	r7, #28
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b087      	sub	sp, #28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004f86:	2300      	movs	r3, #0
 8004f88:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	785b      	ldrb	r3, [r3, #1]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d14a      	bne.n	8005030 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	015a      	lsls	r2, r3, #5
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	4413      	add	r3, r2
 8004fa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004fae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004fb2:	f040 8086 	bne.w	80050c2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	015a      	lsls	r2, r3, #5
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	683a      	ldr	r2, [r7, #0]
 8004fc8:	7812      	ldrb	r2, [r2, #0]
 8004fca:	0151      	lsls	r1, r2, #5
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	440a      	add	r2, r1
 8004fd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fd4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004fd8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	015a      	lsls	r2, r3, #5
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	7812      	ldrb	r2, [r2, #0]
 8004fee:	0151      	lsls	r1, r2, #5
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	440a      	add	r2, r1
 8004ff4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ff8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004ffc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	3301      	adds	r3, #1
 8005002:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f242 7210 	movw	r2, #10000	; 0x2710
 800500a:	4293      	cmp	r3, r2
 800500c:	d902      	bls.n	8005014 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	75fb      	strb	r3, [r7, #23]
          break;
 8005012:	e056      	b.n	80050c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	015a      	lsls	r2, r3, #5
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	4413      	add	r3, r2
 800501e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005028:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800502c:	d0e7      	beq.n	8004ffe <USB_EPStopXfer+0x82>
 800502e:	e048      	b.n	80050c2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	015a      	lsls	r2, r3, #5
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	4413      	add	r3, r2
 800503a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005044:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005048:	d13b      	bne.n	80050c2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	781b      	ldrb	r3, [r3, #0]
 800504e:	015a      	lsls	r2, r3, #5
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	4413      	add	r3, r2
 8005054:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	7812      	ldrb	r2, [r2, #0]
 800505e:	0151      	lsls	r1, r2, #5
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	440a      	add	r2, r1
 8005064:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005068:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800506c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	015a      	lsls	r2, r3, #5
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	4413      	add	r3, r2
 8005078:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	683a      	ldr	r2, [r7, #0]
 8005080:	7812      	ldrb	r2, [r2, #0]
 8005082:	0151      	lsls	r1, r2, #5
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	440a      	add	r2, r1
 8005088:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800508c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005090:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	3301      	adds	r3, #1
 8005096:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f242 7210 	movw	r2, #10000	; 0x2710
 800509e:	4293      	cmp	r3, r2
 80050a0:	d902      	bls.n	80050a8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	75fb      	strb	r3, [r7, #23]
          break;
 80050a6:	e00c      	b.n	80050c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	781b      	ldrb	r3, [r3, #0]
 80050ac:	015a      	lsls	r2, r3, #5
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	4413      	add	r3, r2
 80050b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80050bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80050c0:	d0e7      	beq.n	8005092 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80050c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	371c      	adds	r7, #28
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b089      	sub	sp, #36	; 0x24
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	4611      	mov	r1, r2
 80050dc:	461a      	mov	r2, r3
 80050de:	460b      	mov	r3, r1
 80050e0:	71fb      	strb	r3, [r7, #7]
 80050e2:	4613      	mov	r3, r2
 80050e4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80050ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d123      	bne.n	800513e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80050f6:	88bb      	ldrh	r3, [r7, #4]
 80050f8:	3303      	adds	r3, #3
 80050fa:	089b      	lsrs	r3, r3, #2
 80050fc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80050fe:	2300      	movs	r3, #0
 8005100:	61bb      	str	r3, [r7, #24]
 8005102:	e018      	b.n	8005136 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005104:	79fb      	ldrb	r3, [r7, #7]
 8005106:	031a      	lsls	r2, r3, #12
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	4413      	add	r3, r2
 800510c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005110:	461a      	mov	r2, r3
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	3301      	adds	r3, #1
 800511c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	3301      	adds	r3, #1
 8005122:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	3301      	adds	r3, #1
 8005128:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	3301      	adds	r3, #1
 800512e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	3301      	adds	r3, #1
 8005134:	61bb      	str	r3, [r7, #24]
 8005136:	69ba      	ldr	r2, [r7, #24]
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	429a      	cmp	r2, r3
 800513c:	d3e2      	bcc.n	8005104 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	3724      	adds	r7, #36	; 0x24
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800514c:	b480      	push	{r7}
 800514e:	b08b      	sub	sp, #44	; 0x2c
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	4613      	mov	r3, r2
 8005158:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005162:	88fb      	ldrh	r3, [r7, #6]
 8005164:	089b      	lsrs	r3, r3, #2
 8005166:	b29b      	uxth	r3, r3
 8005168:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800516a:	88fb      	ldrh	r3, [r7, #6]
 800516c:	f003 0303 	and.w	r3, r3, #3
 8005170:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005172:	2300      	movs	r3, #0
 8005174:	623b      	str	r3, [r7, #32]
 8005176:	e014      	b.n	80051a2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005182:	601a      	str	r2, [r3, #0]
    pDest++;
 8005184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005186:	3301      	adds	r3, #1
 8005188:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518c:	3301      	adds	r3, #1
 800518e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005192:	3301      	adds	r3, #1
 8005194:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005198:	3301      	adds	r3, #1
 800519a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800519c:	6a3b      	ldr	r3, [r7, #32]
 800519e:	3301      	adds	r3, #1
 80051a0:	623b      	str	r3, [r7, #32]
 80051a2:	6a3a      	ldr	r2, [r7, #32]
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d3e6      	bcc.n	8005178 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80051aa:	8bfb      	ldrh	r3, [r7, #30]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d01e      	beq.n	80051ee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051ba:	461a      	mov	r2, r3
 80051bc:	f107 0310 	add.w	r3, r7, #16
 80051c0:	6812      	ldr	r2, [r2, #0]
 80051c2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	00db      	lsls	r3, r3, #3
 80051cc:	fa22 f303 	lsr.w	r3, r2, r3
 80051d0:	b2da      	uxtb	r2, r3
 80051d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d4:	701a      	strb	r2, [r3, #0]
      i++;
 80051d6:	6a3b      	ldr	r3, [r7, #32]
 80051d8:	3301      	adds	r3, #1
 80051da:	623b      	str	r3, [r7, #32]
      pDest++;
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	3301      	adds	r3, #1
 80051e0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80051e2:	8bfb      	ldrh	r3, [r7, #30]
 80051e4:	3b01      	subs	r3, #1
 80051e6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80051e8:	8bfb      	ldrh	r3, [r7, #30]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d1ea      	bne.n	80051c4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80051ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	372c      	adds	r7, #44	; 0x2c
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	785b      	ldrb	r3, [r3, #1]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d12c      	bne.n	8005272 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	015a      	lsls	r2, r3, #5
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	4413      	add	r3, r2
 8005220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	db12      	blt.n	8005250 <USB_EPSetStall+0x54>
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00f      	beq.n	8005250 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	015a      	lsls	r2, r3, #5
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	4413      	add	r3, r2
 8005238:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	0151      	lsls	r1, r2, #5
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	440a      	add	r2, r1
 8005246:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800524a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800524e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	015a      	lsls	r2, r3, #5
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	4413      	add	r3, r2
 8005258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	0151      	lsls	r1, r2, #5
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	440a      	add	r2, r1
 8005266:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800526a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800526e:	6013      	str	r3, [r2, #0]
 8005270:	e02b      	b.n	80052ca <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	015a      	lsls	r2, r3, #5
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	4413      	add	r3, r2
 800527a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	db12      	blt.n	80052aa <USB_EPSetStall+0xae>
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00f      	beq.n	80052aa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	015a      	lsls	r2, r3, #5
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	4413      	add	r3, r2
 8005292:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	0151      	lsls	r1, r2, #5
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	440a      	add	r2, r1
 80052a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80052a8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	015a      	lsls	r2, r3, #5
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	4413      	add	r3, r2
 80052b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	0151      	lsls	r1, r2, #5
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	440a      	add	r2, r1
 80052c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80052c8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80052ca:	2300      	movs	r3, #0
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3714      	adds	r7, #20
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	785b      	ldrb	r3, [r3, #1]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d128      	bne.n	8005346 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	015a      	lsls	r2, r3, #5
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	4413      	add	r3, r2
 80052fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68ba      	ldr	r2, [r7, #8]
 8005304:	0151      	lsls	r1, r2, #5
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	440a      	add	r2, r1
 800530a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800530e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005312:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	791b      	ldrb	r3, [r3, #4]
 8005318:	2b03      	cmp	r3, #3
 800531a:	d003      	beq.n	8005324 <USB_EPClearStall+0x4c>
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	791b      	ldrb	r3, [r3, #4]
 8005320:	2b02      	cmp	r3, #2
 8005322:	d138      	bne.n	8005396 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	015a      	lsls	r2, r3, #5
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	4413      	add	r3, r2
 800532c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	0151      	lsls	r1, r2, #5
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	440a      	add	r2, r1
 800533a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800533e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005342:	6013      	str	r3, [r2, #0]
 8005344:	e027      	b.n	8005396 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	015a      	lsls	r2, r3, #5
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	4413      	add	r3, r2
 800534e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68ba      	ldr	r2, [r7, #8]
 8005356:	0151      	lsls	r1, r2, #5
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	440a      	add	r2, r1
 800535c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005360:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005364:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	791b      	ldrb	r3, [r3, #4]
 800536a:	2b03      	cmp	r3, #3
 800536c:	d003      	beq.n	8005376 <USB_EPClearStall+0x9e>
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	791b      	ldrb	r3, [r3, #4]
 8005372:	2b02      	cmp	r3, #2
 8005374:	d10f      	bne.n	8005396 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	015a      	lsls	r2, r3, #5
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	4413      	add	r3, r2
 800537e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68ba      	ldr	r2, [r7, #8]
 8005386:	0151      	lsls	r1, r2, #5
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	440a      	add	r2, r1
 800538c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005394:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3714      	adds	r7, #20
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	460b      	mov	r3, r1
 80053ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053c2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80053c6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	78fb      	ldrb	r3, [r7, #3]
 80053d2:	011b      	lsls	r3, r3, #4
 80053d4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80053d8:	68f9      	ldr	r1, [r7, #12]
 80053da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80053de:	4313      	orrs	r3, r2
 80053e0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80053e2:	2300      	movs	r3, #0
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3714      	adds	r7, #20
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800540a:	f023 0303 	bic.w	r3, r3, #3
 800540e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800541e:	f023 0302 	bic.w	r3, r3, #2
 8005422:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	3714      	adds	r7, #20
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr

08005432 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005432:	b480      	push	{r7}
 8005434:	b085      	sub	sp, #20
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800544c:	f023 0303 	bic.w	r3, r3, #3
 8005450:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005460:	f043 0302 	orr.w	r3, r3, #2
 8005464:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3714      	adds	r7, #20
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	695b      	ldr	r3, [r3, #20]
 8005480:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	4013      	ands	r3, r2
 800548a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800548c:	68fb      	ldr	r3, [r7, #12]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3714      	adds	r7, #20
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800549a:	b480      	push	{r7}
 800549c:	b085      	sub	sp, #20
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054b6:	69db      	ldr	r3, [r3, #28]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	4013      	ands	r3, r2
 80054bc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	0c1b      	lsrs	r3, r3, #16
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80054ce:	b480      	push	{r7}
 80054d0:	b085      	sub	sp, #20
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054ea:	69db      	ldr	r3, [r3, #28]
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	4013      	ands	r3, r2
 80054f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	b29b      	uxth	r3, r3
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3714      	adds	r7, #20
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005502:	b480      	push	{r7}
 8005504:	b085      	sub	sp, #20
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
 800550a:	460b      	mov	r3, r1
 800550c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005512:	78fb      	ldrb	r3, [r7, #3]
 8005514:	015a      	lsls	r2, r3, #5
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	4413      	add	r3, r2
 800551a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	4013      	ands	r3, r2
 800552e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005530:	68bb      	ldr	r3, [r7, #8]
}
 8005532:	4618      	mov	r0, r3
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800553e:	b480      	push	{r7}
 8005540:	b087      	sub	sp, #28
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
 8005546:	460b      	mov	r3, r1
 8005548:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800555e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005560:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005562:	78fb      	ldrb	r3, [r7, #3]
 8005564:	f003 030f 	and.w	r3, r3, #15
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	fa22 f303 	lsr.w	r3, r2, r3
 800556e:	01db      	lsls	r3, r3, #7
 8005570:	b2db      	uxtb	r3, r3
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	4313      	orrs	r3, r2
 8005576:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005578:	78fb      	ldrb	r3, [r7, #3]
 800557a:	015a      	lsls	r2, r3, #5
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	4413      	add	r3, r2
 8005580:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	693a      	ldr	r2, [r7, #16]
 8005588:	4013      	ands	r3, r2
 800558a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800558c:	68bb      	ldr	r3, [r7, #8]
}
 800558e:	4618      	mov	r0, r3
 8005590:	371c      	adds	r7, #28
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr

0800559a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800559a:	b480      	push	{r7}
 800559c:	b083      	sub	sp, #12
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	f003 0301 	and.w	r3, r3, #1
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	370c      	adds	r7, #12
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr

080055b6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80055b6:	b480      	push	{r7}
 80055b8:	b085      	sub	sp, #20
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055d0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80055d4:	f023 0307 	bic.w	r3, r3, #7
 80055d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80055e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b087      	sub	sp, #28
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	460b      	mov	r3, r1
 8005606:	607a      	str	r2, [r7, #4]
 8005608:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	333c      	adds	r3, #60	; 0x3c
 8005612:	3304      	adds	r3, #4
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	4a26      	ldr	r2, [pc, #152]	; (80056b4 <USB_EP0_OutStart+0xb8>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d90a      	bls.n	8005636 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800562c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005630:	d101      	bne.n	8005636 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005632:	2300      	movs	r3, #0
 8005634:	e037      	b.n	80056a6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800563c:	461a      	mov	r2, r3
 800563e:	2300      	movs	r3, #0
 8005640:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005650:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005654:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005664:	f043 0318 	orr.w	r3, r3, #24
 8005668:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005678:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800567c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800567e:	7afb      	ldrb	r3, [r7, #11]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d10f      	bne.n	80056a4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800568a:	461a      	mov	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800569e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80056a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	371c      	adds	r7, #28
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr
 80056b2:	bf00      	nop
 80056b4:	4f54300a 	.word	0x4f54300a

080056b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056c0:	2300      	movs	r3, #0
 80056c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	3301      	adds	r3, #1
 80056c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	4a13      	ldr	r2, [pc, #76]	; (800571c <USB_CoreReset+0x64>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d901      	bls.n	80056d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e01b      	b.n	800570e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	daf2      	bge.n	80056c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80056de:	2300      	movs	r3, #0
 80056e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	f043 0201 	orr.w	r2, r3, #1
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	3301      	adds	r3, #1
 80056f2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	4a09      	ldr	r2, [pc, #36]	; (800571c <USB_CoreReset+0x64>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d901      	bls.n	8005700 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e006      	b.n	800570e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	2b01      	cmp	r3, #1
 800570a:	d0f0      	beq.n	80056ee <USB_CoreReset+0x36>

  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3714      	adds	r7, #20
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	00030d40 	.word	0x00030d40

08005720 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	460b      	mov	r3, r1
 800572a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800572c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005730:	f002 fcc4 	bl	80080bc <USBD_static_malloc>
 8005734:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d109      	bne.n	8005750 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	32b0      	adds	r2, #176	; 0xb0
 8005746:	2100      	movs	r1, #0
 8005748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800574c:	2302      	movs	r3, #2
 800574e:	e0d4      	b.n	80058fa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005750:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8005754:	2100      	movs	r1, #0
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	f002 fd14 	bl	8008184 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	32b0      	adds	r2, #176	; 0xb0
 8005766:	68f9      	ldr	r1, [r7, #12]
 8005768:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	32b0      	adds	r2, #176	; 0xb0
 8005776:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	7c1b      	ldrb	r3, [r3, #16]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d138      	bne.n	80057fa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005788:	4b5e      	ldr	r3, [pc, #376]	; (8005904 <USBD_CDC_Init+0x1e4>)
 800578a:	7819      	ldrb	r1, [r3, #0]
 800578c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005790:	2202      	movs	r2, #2
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f002 fb6f 	bl	8007e76 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005798:	4b5a      	ldr	r3, [pc, #360]	; (8005904 <USBD_CDC_Init+0x1e4>)
 800579a:	781b      	ldrb	r3, [r3, #0]
 800579c:	f003 020f 	and.w	r2, r3, #15
 80057a0:	6879      	ldr	r1, [r7, #4]
 80057a2:	4613      	mov	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	440b      	add	r3, r1
 80057ac:	3324      	adds	r3, #36	; 0x24
 80057ae:	2201      	movs	r2, #1
 80057b0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80057b2:	4b55      	ldr	r3, [pc, #340]	; (8005908 <USBD_CDC_Init+0x1e8>)
 80057b4:	7819      	ldrb	r1, [r3, #0]
 80057b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057ba:	2202      	movs	r2, #2
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f002 fb5a 	bl	8007e76 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80057c2:	4b51      	ldr	r3, [pc, #324]	; (8005908 <USBD_CDC_Init+0x1e8>)
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	f003 020f 	and.w	r2, r3, #15
 80057ca:	6879      	ldr	r1, [r7, #4]
 80057cc:	4613      	mov	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	4413      	add	r3, r2
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	440b      	add	r3, r1
 80057d6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80057da:	2201      	movs	r2, #1
 80057dc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80057de:	4b4b      	ldr	r3, [pc, #300]	; (800590c <USBD_CDC_Init+0x1ec>)
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	f003 020f 	and.w	r2, r3, #15
 80057e6:	6879      	ldr	r1, [r7, #4]
 80057e8:	4613      	mov	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	440b      	add	r3, r1
 80057f2:	3326      	adds	r3, #38	; 0x26
 80057f4:	2210      	movs	r2, #16
 80057f6:	801a      	strh	r2, [r3, #0]
 80057f8:	e035      	b.n	8005866 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80057fa:	4b42      	ldr	r3, [pc, #264]	; (8005904 <USBD_CDC_Init+0x1e4>)
 80057fc:	7819      	ldrb	r1, [r3, #0]
 80057fe:	2340      	movs	r3, #64	; 0x40
 8005800:	2202      	movs	r2, #2
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f002 fb37 	bl	8007e76 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005808:	4b3e      	ldr	r3, [pc, #248]	; (8005904 <USBD_CDC_Init+0x1e4>)
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	f003 020f 	and.w	r2, r3, #15
 8005810:	6879      	ldr	r1, [r7, #4]
 8005812:	4613      	mov	r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	4413      	add	r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	440b      	add	r3, r1
 800581c:	3324      	adds	r3, #36	; 0x24
 800581e:	2201      	movs	r2, #1
 8005820:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005822:	4b39      	ldr	r3, [pc, #228]	; (8005908 <USBD_CDC_Init+0x1e8>)
 8005824:	7819      	ldrb	r1, [r3, #0]
 8005826:	2340      	movs	r3, #64	; 0x40
 8005828:	2202      	movs	r2, #2
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f002 fb23 	bl	8007e76 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005830:	4b35      	ldr	r3, [pc, #212]	; (8005908 <USBD_CDC_Init+0x1e8>)
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	f003 020f 	and.w	r2, r3, #15
 8005838:	6879      	ldr	r1, [r7, #4]
 800583a:	4613      	mov	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	4413      	add	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	440b      	add	r3, r1
 8005844:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005848:	2201      	movs	r2, #1
 800584a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800584c:	4b2f      	ldr	r3, [pc, #188]	; (800590c <USBD_CDC_Init+0x1ec>)
 800584e:	781b      	ldrb	r3, [r3, #0]
 8005850:	f003 020f 	and.w	r2, r3, #15
 8005854:	6879      	ldr	r1, [r7, #4]
 8005856:	4613      	mov	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	4413      	add	r3, r2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	440b      	add	r3, r1
 8005860:	3326      	adds	r3, #38	; 0x26
 8005862:	2210      	movs	r2, #16
 8005864:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005866:	4b29      	ldr	r3, [pc, #164]	; (800590c <USBD_CDC_Init+0x1ec>)
 8005868:	7819      	ldrb	r1, [r3, #0]
 800586a:	2308      	movs	r3, #8
 800586c:	2203      	movs	r2, #3
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f002 fb01 	bl	8007e76 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005874:	4b25      	ldr	r3, [pc, #148]	; (800590c <USBD_CDC_Init+0x1ec>)
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	f003 020f 	and.w	r2, r3, #15
 800587c:	6879      	ldr	r1, [r7, #4]
 800587e:	4613      	mov	r3, r2
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	4413      	add	r3, r2
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	440b      	add	r3, r1
 8005888:	3324      	adds	r3, #36	; 0x24
 800588a:	2201      	movs	r2, #1
 800588c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	33b0      	adds	r3, #176	; 0xb0
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	4413      	add	r3, r2
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80058c4:	2302      	movs	r3, #2
 80058c6:	e018      	b.n	80058fa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	7c1b      	ldrb	r3, [r3, #16]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10a      	bne.n	80058e6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80058d0:	4b0d      	ldr	r3, [pc, #52]	; (8005908 <USBD_CDC_Init+0x1e8>)
 80058d2:	7819      	ldrb	r1, [r3, #0]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80058da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f002 fbb8 	bl	8008054 <USBD_LL_PrepareReceive>
 80058e4:	e008      	b.n	80058f8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80058e6:	4b08      	ldr	r3, [pc, #32]	; (8005908 <USBD_CDC_Init+0x1e8>)
 80058e8:	7819      	ldrb	r1, [r3, #0]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80058f0:	2340      	movs	r3, #64	; 0x40
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f002 fbae 	bl	8008054 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
 8005902:	bf00      	nop
 8005904:	20000093 	.word	0x20000093
 8005908:	20000094 	.word	0x20000094
 800590c:	20000095 	.word	0x20000095

08005910 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	460b      	mov	r3, r1
 800591a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800591c:	4b3a      	ldr	r3, [pc, #232]	; (8005a08 <USBD_CDC_DeInit+0xf8>)
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	4619      	mov	r1, r3
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f002 facd 	bl	8007ec2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005928:	4b37      	ldr	r3, [pc, #220]	; (8005a08 <USBD_CDC_DeInit+0xf8>)
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	f003 020f 	and.w	r2, r3, #15
 8005930:	6879      	ldr	r1, [r7, #4]
 8005932:	4613      	mov	r3, r2
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	4413      	add	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	440b      	add	r3, r1
 800593c:	3324      	adds	r3, #36	; 0x24
 800593e:	2200      	movs	r2, #0
 8005940:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005942:	4b32      	ldr	r3, [pc, #200]	; (8005a0c <USBD_CDC_DeInit+0xfc>)
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	4619      	mov	r1, r3
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f002 faba 	bl	8007ec2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800594e:	4b2f      	ldr	r3, [pc, #188]	; (8005a0c <USBD_CDC_DeInit+0xfc>)
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	f003 020f 	and.w	r2, r3, #15
 8005956:	6879      	ldr	r1, [r7, #4]
 8005958:	4613      	mov	r3, r2
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	4413      	add	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	440b      	add	r3, r1
 8005962:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005966:	2200      	movs	r2, #0
 8005968:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800596a:	4b29      	ldr	r3, [pc, #164]	; (8005a10 <USBD_CDC_DeInit+0x100>)
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	4619      	mov	r1, r3
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f002 faa6 	bl	8007ec2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005976:	4b26      	ldr	r3, [pc, #152]	; (8005a10 <USBD_CDC_DeInit+0x100>)
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	f003 020f 	and.w	r2, r3, #15
 800597e:	6879      	ldr	r1, [r7, #4]
 8005980:	4613      	mov	r3, r2
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	4413      	add	r3, r2
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	440b      	add	r3, r1
 800598a:	3324      	adds	r3, #36	; 0x24
 800598c:	2200      	movs	r2, #0
 800598e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005990:	4b1f      	ldr	r3, [pc, #124]	; (8005a10 <USBD_CDC_DeInit+0x100>)
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	f003 020f 	and.w	r2, r3, #15
 8005998:	6879      	ldr	r1, [r7, #4]
 800599a:	4613      	mov	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	440b      	add	r3, r1
 80059a4:	3326      	adds	r3, #38	; 0x26
 80059a6:	2200      	movs	r2, #0
 80059a8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	32b0      	adds	r2, #176	; 0xb0
 80059b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d01f      	beq.n	80059fc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	33b0      	adds	r3, #176	; 0xb0
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	4413      	add	r3, r2
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	32b0      	adds	r2, #176	; 0xb0
 80059da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059de:	4618      	mov	r0, r3
 80059e0:	f002 fb7a 	bl	80080d8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	32b0      	adds	r2, #176	; 0xb0
 80059ee:	2100      	movs	r1, #0
 80059f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3708      	adds	r7, #8
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	20000093 	.word	0x20000093
 8005a0c:	20000094 	.word	0x20000094
 8005a10:	20000095 	.word	0x20000095

08005a14 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b086      	sub	sp, #24
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	32b0      	adds	r2, #176	; 0xb0
 8005a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a2c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005a32:	2300      	movs	r3, #0
 8005a34:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005a36:	2300      	movs	r3, #0
 8005a38:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d101      	bne.n	8005a44 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e0bf      	b.n	8005bc4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d050      	beq.n	8005af2 <USBD_CDC_Setup+0xde>
 8005a50:	2b20      	cmp	r3, #32
 8005a52:	f040 80af 	bne.w	8005bb4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	88db      	ldrh	r3, [r3, #6]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d03a      	beq.n	8005ad4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	b25b      	sxtb	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	da1b      	bge.n	8005aa0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	33b0      	adds	r3, #176	; 0xb0
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	4413      	add	r3, r2
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	683a      	ldr	r2, [r7, #0]
 8005a7c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005a7e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	88d2      	ldrh	r2, [r2, #6]
 8005a84:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	88db      	ldrh	r3, [r3, #6]
 8005a8a:	2b07      	cmp	r3, #7
 8005a8c:	bf28      	it	cs
 8005a8e:	2307      	movcs	r3, #7
 8005a90:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	89fa      	ldrh	r2, [r7, #14]
 8005a96:	4619      	mov	r1, r3
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f001 fd89 	bl	80075b0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005a9e:	e090      	b.n	8005bc2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	785a      	ldrb	r2, [r3, #1]
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	88db      	ldrh	r3, [r3, #6]
 8005aae:	2b3f      	cmp	r3, #63	; 0x3f
 8005ab0:	d803      	bhi.n	8005aba <USBD_CDC_Setup+0xa6>
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	88db      	ldrh	r3, [r3, #6]
 8005ab6:	b2da      	uxtb	r2, r3
 8005ab8:	e000      	b.n	8005abc <USBD_CDC_Setup+0xa8>
 8005aba:	2240      	movs	r2, #64	; 0x40
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005ac2:	6939      	ldr	r1, [r7, #16]
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005aca:	461a      	mov	r2, r3
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f001 fd9b 	bl	8007608 <USBD_CtlPrepareRx>
      break;
 8005ad2:	e076      	b.n	8005bc2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	33b0      	adds	r3, #176	; 0xb0
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	683a      	ldr	r2, [r7, #0]
 8005ae8:	7850      	ldrb	r0, [r2, #1]
 8005aea:	2200      	movs	r2, #0
 8005aec:	6839      	ldr	r1, [r7, #0]
 8005aee:	4798      	blx	r3
      break;
 8005af0:	e067      	b.n	8005bc2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	785b      	ldrb	r3, [r3, #1]
 8005af6:	2b0b      	cmp	r3, #11
 8005af8:	d851      	bhi.n	8005b9e <USBD_CDC_Setup+0x18a>
 8005afa:	a201      	add	r2, pc, #4	; (adr r2, 8005b00 <USBD_CDC_Setup+0xec>)
 8005afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b00:	08005b31 	.word	0x08005b31
 8005b04:	08005bad 	.word	0x08005bad
 8005b08:	08005b9f 	.word	0x08005b9f
 8005b0c:	08005b9f 	.word	0x08005b9f
 8005b10:	08005b9f 	.word	0x08005b9f
 8005b14:	08005b9f 	.word	0x08005b9f
 8005b18:	08005b9f 	.word	0x08005b9f
 8005b1c:	08005b9f 	.word	0x08005b9f
 8005b20:	08005b9f 	.word	0x08005b9f
 8005b24:	08005b9f 	.word	0x08005b9f
 8005b28:	08005b5b 	.word	0x08005b5b
 8005b2c:	08005b85 	.word	0x08005b85
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	2b03      	cmp	r3, #3
 8005b3a:	d107      	bne.n	8005b4c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005b3c:	f107 030a 	add.w	r3, r7, #10
 8005b40:	2202      	movs	r2, #2
 8005b42:	4619      	mov	r1, r3
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f001 fd33 	bl	80075b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b4a:	e032      	b.n	8005bb2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005b4c:	6839      	ldr	r1, [r7, #0]
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f001 fcbd 	bl	80074ce <USBD_CtlError>
            ret = USBD_FAIL;
 8005b54:	2303      	movs	r3, #3
 8005b56:	75fb      	strb	r3, [r7, #23]
          break;
 8005b58:	e02b      	b.n	8005bb2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	2b03      	cmp	r3, #3
 8005b64:	d107      	bne.n	8005b76 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005b66:	f107 030d 	add.w	r3, r7, #13
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f001 fd1e 	bl	80075b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b74:	e01d      	b.n	8005bb2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005b76:	6839      	ldr	r1, [r7, #0]
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f001 fca8 	bl	80074ce <USBD_CtlError>
            ret = USBD_FAIL;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	75fb      	strb	r3, [r7, #23]
          break;
 8005b82:	e016      	b.n	8005bb2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b03      	cmp	r3, #3
 8005b8e:	d00f      	beq.n	8005bb0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005b90:	6839      	ldr	r1, [r7, #0]
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f001 fc9b 	bl	80074ce <USBD_CtlError>
            ret = USBD_FAIL;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005b9c:	e008      	b.n	8005bb0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005b9e:	6839      	ldr	r1, [r7, #0]
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f001 fc94 	bl	80074ce <USBD_CtlError>
          ret = USBD_FAIL;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	75fb      	strb	r3, [r7, #23]
          break;
 8005baa:	e002      	b.n	8005bb2 <USBD_CDC_Setup+0x19e>
          break;
 8005bac:	bf00      	nop
 8005bae:	e008      	b.n	8005bc2 <USBD_CDC_Setup+0x1ae>
          break;
 8005bb0:	bf00      	nop
      }
      break;
 8005bb2:	e006      	b.n	8005bc2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005bb4:	6839      	ldr	r1, [r7, #0]
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f001 fc89 	bl	80074ce <USBD_CtlError>
      ret = USBD_FAIL;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	75fb      	strb	r3, [r7, #23]
      break;
 8005bc0:	bf00      	nop
  }

  return (uint8_t)ret;
 8005bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3718      	adds	r7, #24
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8005bde:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	32b0      	adds	r2, #176	; 0xb0
 8005bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e065      	b.n	8005cc2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	32b0      	adds	r2, #176	; 0xb0
 8005c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c04:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005c06:	78fb      	ldrb	r3, [r7, #3]
 8005c08:	f003 020f 	and.w	r2, r3, #15
 8005c0c:	6879      	ldr	r1, [r7, #4]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	440b      	add	r3, r1
 8005c18:	3318      	adds	r3, #24
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d02f      	beq.n	8005c80 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005c20:	78fb      	ldrb	r3, [r7, #3]
 8005c22:	f003 020f 	and.w	r2, r3, #15
 8005c26:	6879      	ldr	r1, [r7, #4]
 8005c28:	4613      	mov	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4413      	add	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	440b      	add	r3, r1
 8005c32:	3318      	adds	r3, #24
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	78fb      	ldrb	r3, [r7, #3]
 8005c38:	f003 010f 	and.w	r1, r3, #15
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	460b      	mov	r3, r1
 8005c40:	00db      	lsls	r3, r3, #3
 8005c42:	440b      	add	r3, r1
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4403      	add	r3, r0
 8005c48:	3348      	adds	r3, #72	; 0x48
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	fbb2 f1f3 	udiv	r1, r2, r3
 8005c50:	fb01 f303 	mul.w	r3, r1, r3
 8005c54:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d112      	bne.n	8005c80 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005c5a:	78fb      	ldrb	r3, [r7, #3]
 8005c5c:	f003 020f 	and.w	r2, r3, #15
 8005c60:	6879      	ldr	r1, [r7, #4]
 8005c62:	4613      	mov	r3, r2
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	4413      	add	r3, r2
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	440b      	add	r3, r1
 8005c6c:	3318      	adds	r3, #24
 8005c6e:	2200      	movs	r2, #0
 8005c70:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005c72:	78f9      	ldrb	r1, [r7, #3]
 8005c74:	2300      	movs	r3, #0
 8005c76:	2200      	movs	r2, #0
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f002 f9ca 	bl	8008012 <USBD_LL_Transmit>
 8005c7e:	e01f      	b.n	8005cc0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	33b0      	adds	r3, #176	; 0xb0
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	4413      	add	r3, r2
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d010      	beq.n	8005cc0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005ca4:	687a      	ldr	r2, [r7, #4]
 8005ca6:	33b0      	adds	r3, #176	; 0xb0
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	4413      	add	r3, r2
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005cbc:	78fa      	ldrb	r2, [r7, #3]
 8005cbe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}

08005cca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b084      	sub	sp, #16
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	32b0      	adds	r2, #176	; 0xb0
 8005ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ce4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	32b0      	adds	r2, #176	; 0xb0
 8005cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d101      	bne.n	8005cfc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e01a      	b.n	8005d32 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005cfc:	78fb      	ldrb	r3, [r7, #3]
 8005cfe:	4619      	mov	r1, r3
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f002 f9c8 	bl	8008096 <USBD_LL_GetRxDataSize>
 8005d06:	4602      	mov	r2, r0
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	33b0      	adds	r3, #176	; 0xb0
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	4413      	add	r3, r2
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005d2c:	4611      	mov	r1, r2
 8005d2e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005d3a:	b580      	push	{r7, lr}
 8005d3c:	b084      	sub	sp, #16
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	32b0      	adds	r2, #176	; 0xb0
 8005d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d50:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d101      	bne.n	8005d5c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e025      	b.n	8005da8 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	33b0      	adds	r3, #176	; 0xb0
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	4413      	add	r3, r2
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d01a      	beq.n	8005da6 <USBD_CDC_EP0_RxReady+0x6c>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005d76:	2bff      	cmp	r3, #255	; 0xff
 8005d78:	d015      	beq.n	8005da6 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	33b0      	adds	r3, #176	; 0xb0
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	4413      	add	r3, r2
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8005d92:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005d9a:	b292      	uxth	r2, r2
 8005d9c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	22ff      	movs	r2, #255	; 0xff
 8005da2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3710      	adds	r7, #16
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b086      	sub	sp, #24
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005db8:	2182      	movs	r1, #130	; 0x82
 8005dba:	4818      	ldr	r0, [pc, #96]	; (8005e1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005dbc:	f000 fd4f 	bl	800685e <USBD_GetEpDesc>
 8005dc0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005dc2:	2101      	movs	r1, #1
 8005dc4:	4815      	ldr	r0, [pc, #84]	; (8005e1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005dc6:	f000 fd4a 	bl	800685e <USBD_GetEpDesc>
 8005dca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005dcc:	2181      	movs	r1, #129	; 0x81
 8005dce:	4813      	ldr	r0, [pc, #76]	; (8005e1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005dd0:	f000 fd45 	bl	800685e <USBD_GetEpDesc>
 8005dd4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d002      	beq.n	8005de2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	2210      	movs	r2, #16
 8005de0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d006      	beq.n	8005df6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005df0:	711a      	strb	r2, [r3, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d006      	beq.n	8005e0a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e04:	711a      	strb	r2, [r3, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2243      	movs	r2, #67	; 0x43
 8005e0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005e10:	4b02      	ldr	r3, [pc, #8]	; (8005e1c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3718      	adds	r7, #24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	20000050 	.word	0x20000050

08005e20 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b086      	sub	sp, #24
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005e28:	2182      	movs	r1, #130	; 0x82
 8005e2a:	4818      	ldr	r0, [pc, #96]	; (8005e8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005e2c:	f000 fd17 	bl	800685e <USBD_GetEpDesc>
 8005e30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005e32:	2101      	movs	r1, #1
 8005e34:	4815      	ldr	r0, [pc, #84]	; (8005e8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005e36:	f000 fd12 	bl	800685e <USBD_GetEpDesc>
 8005e3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005e3c:	2181      	movs	r1, #129	; 0x81
 8005e3e:	4813      	ldr	r0, [pc, #76]	; (8005e8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005e40:	f000 fd0d 	bl	800685e <USBD_GetEpDesc>
 8005e44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d002      	beq.n	8005e52 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	2210      	movs	r2, #16
 8005e50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d006      	beq.n	8005e66 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	711a      	strb	r2, [r3, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f042 0202 	orr.w	r2, r2, #2
 8005e64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d006      	beq.n	8005e7a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	711a      	strb	r2, [r3, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f042 0202 	orr.w	r2, r2, #2
 8005e78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2243      	movs	r2, #67	; 0x43
 8005e7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005e80:	4b02      	ldr	r3, [pc, #8]	; (8005e8c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	20000050 	.word	0x20000050

08005e90 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005e98:	2182      	movs	r1, #130	; 0x82
 8005e9a:	4818      	ldr	r0, [pc, #96]	; (8005efc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005e9c:	f000 fcdf 	bl	800685e <USBD_GetEpDesc>
 8005ea0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005ea2:	2101      	movs	r1, #1
 8005ea4:	4815      	ldr	r0, [pc, #84]	; (8005efc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005ea6:	f000 fcda 	bl	800685e <USBD_GetEpDesc>
 8005eaa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005eac:	2181      	movs	r1, #129	; 0x81
 8005eae:	4813      	ldr	r0, [pc, #76]	; (8005efc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005eb0:	f000 fcd5 	bl	800685e <USBD_GetEpDesc>
 8005eb4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d002      	beq.n	8005ec2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	2210      	movs	r2, #16
 8005ec0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d006      	beq.n	8005ed6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ed0:	711a      	strb	r2, [r3, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d006      	beq.n	8005eea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ee4:	711a      	strb	r2, [r3, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2243      	movs	r2, #67	; 0x43
 8005eee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005ef0:	4b02      	ldr	r3, [pc, #8]	; (8005efc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3718      	adds	r7, #24
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	20000050 	.word	0x20000050

08005f00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	220a      	movs	r2, #10
 8005f0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005f0e:	4b03      	ldr	r3, [pc, #12]	; (8005f1c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr
 8005f1c:	2000000c 	.word	0x2000000c

08005f20 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d101      	bne.n	8005f34 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005f30:	2303      	movs	r3, #3
 8005f32:	e009      	b.n	8005f48 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	33b0      	adds	r3, #176	; 0xb0
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4413      	add	r3, r2
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b087      	sub	sp, #28
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	32b0      	adds	r2, #176	; 0xb0
 8005f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f6e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d101      	bne.n	8005f7a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e008      	b.n	8005f8c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	68ba      	ldr	r2, [r7, #8]
 8005f7e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	371c      	adds	r7, #28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	32b0      	adds	r2, #176	; 0xb0
 8005fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e004      	b.n	8005fc6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	683a      	ldr	r2, [r7, #0]
 8005fc0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3714      	adds	r7, #20
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
	...

08005fd4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	32b0      	adds	r2, #176	; 0xb0
 8005fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fea:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8005fec:	2301      	movs	r3, #1
 8005fee:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	32b0      	adds	r2, #176	; 0xb0
 8005ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006002:	2303      	movs	r3, #3
 8006004:	e025      	b.n	8006052 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800600c:	2b00      	cmp	r3, #0
 800600e:	d11f      	bne.n	8006050 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	2201      	movs	r2, #1
 8006014:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006018:	4b10      	ldr	r3, [pc, #64]	; (800605c <USBD_CDC_TransmitPacket+0x88>)
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	f003 020f 	and.w	r2, r3, #15
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	4613      	mov	r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4413      	add	r3, r2
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	4403      	add	r3, r0
 8006032:	3318      	adds	r3, #24
 8006034:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006036:	4b09      	ldr	r3, [pc, #36]	; (800605c <USBD_CDC_TransmitPacket+0x88>)
 8006038:	7819      	ldrb	r1, [r3, #0]
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f001 ffe3 	bl	8008012 <USBD_LL_Transmit>

    ret = USBD_OK;
 800604c:	2300      	movs	r3, #0
 800604e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006050:	7bfb      	ldrb	r3, [r7, #15]
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	20000093 	.word	0x20000093

08006060 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	32b0      	adds	r2, #176	; 0xb0
 8006072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006076:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	32b0      	adds	r2, #176	; 0xb0
 8006082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d101      	bne.n	800608e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800608a:	2303      	movs	r3, #3
 800608c:	e018      	b.n	80060c0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	7c1b      	ldrb	r3, [r3, #16]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d10a      	bne.n	80060ac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006096:	4b0c      	ldr	r3, [pc, #48]	; (80060c8 <USBD_CDC_ReceivePacket+0x68>)
 8006098:	7819      	ldrb	r1, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80060a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f001 ffd5 	bl	8008054 <USBD_LL_PrepareReceive>
 80060aa:	e008      	b.n	80060be <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80060ac:	4b06      	ldr	r3, [pc, #24]	; (80060c8 <USBD_CDC_ReceivePacket+0x68>)
 80060ae:	7819      	ldrb	r1, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80060b6:	2340      	movs	r3, #64	; 0x40
 80060b8:	6878      	ldr	r0, [r7, #4]
 80060ba:	f001 ffcb 	bl	8008054 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80060be:	2300      	movs	r3, #0
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3710      	adds	r7, #16
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	20000094 	.word	0x20000094

080060cc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b086      	sub	sp, #24
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	4613      	mov	r3, r2
 80060d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80060e0:	2303      	movs	r3, #3
 80060e2:	e01f      	b.n	8006124 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d003      	beq.n	800610a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	68ba      	ldr	r2, [r7, #8]
 8006106:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2201      	movs	r2, #1
 800610e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	79fa      	ldrb	r2, [r7, #7]
 8006116:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f001 fe45 	bl	8007da8 <USBD_LL_Init>
 800611e:	4603      	mov	r3, r0
 8006120:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006122:	7dfb      	ldrb	r3, [r7, #23]
}
 8006124:	4618      	mov	r0, r3
 8006126:	3718      	adds	r7, #24
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d101      	bne.n	8006144 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006140:	2303      	movs	r3, #3
 8006142:	e025      	b.n	8006190 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	32ae      	adds	r2, #174	; 0xae
 8006156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800615a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00f      	beq.n	8006180 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	32ae      	adds	r2, #174	; 0xae
 800616a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800616e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006170:	f107 020e 	add.w	r2, r7, #14
 8006174:	4610      	mov	r0, r2
 8006176:	4798      	blx	r3
 8006178:	4602      	mov	r2, r0
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006186:	1c5a      	adds	r2, r3, #1
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f001 fe4d 	bl	8007e40 <USBD_LL_Start>
 80061a6:	4603      	mov	r3, r0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3708      	adds	r7, #8
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80061b8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr

080061c6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80061c6:	b580      	push	{r7, lr}
 80061c8:	b084      	sub	sp, #16
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
 80061ce:	460b      	mov	r3, r1
 80061d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80061d2:	2300      	movs	r3, #0
 80061d4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d009      	beq.n	80061f4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	78fa      	ldrb	r2, [r7, #3]
 80061ea:	4611      	mov	r1, r2
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	4798      	blx	r3
 80061f0:	4603      	mov	r3, r0
 80061f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80061f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3710      	adds	r7, #16
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}

080061fe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80061fe:	b580      	push	{r7, lr}
 8006200:	b084      	sub	sp, #16
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
 8006206:	460b      	mov	r3, r1
 8006208:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800620a:	2300      	movs	r3, #0
 800620c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	78fa      	ldrb	r2, [r7, #3]
 8006218:	4611      	mov	r1, r2
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	4798      	blx	r3
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d001      	beq.n	8006228 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006224:	2303      	movs	r3, #3
 8006226:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006228:	7bfb      	ldrb	r3, [r7, #15]
}
 800622a:	4618      	mov	r0, r3
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b084      	sub	sp, #16
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
 800623a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006242:	6839      	ldr	r1, [r7, #0]
 8006244:	4618      	mov	r0, r3
 8006246:	f001 f908 	bl	800745a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2201      	movs	r2, #1
 800624e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006258:	461a      	mov	r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006266:	f003 031f 	and.w	r3, r3, #31
 800626a:	2b02      	cmp	r3, #2
 800626c:	d01a      	beq.n	80062a4 <USBD_LL_SetupStage+0x72>
 800626e:	2b02      	cmp	r3, #2
 8006270:	d822      	bhi.n	80062b8 <USBD_LL_SetupStage+0x86>
 8006272:	2b00      	cmp	r3, #0
 8006274:	d002      	beq.n	800627c <USBD_LL_SetupStage+0x4a>
 8006276:	2b01      	cmp	r3, #1
 8006278:	d00a      	beq.n	8006290 <USBD_LL_SetupStage+0x5e>
 800627a:	e01d      	b.n	80062b8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006282:	4619      	mov	r1, r3
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fb5f 	bl	8006948 <USBD_StdDevReq>
 800628a:	4603      	mov	r3, r0
 800628c:	73fb      	strb	r3, [r7, #15]
      break;
 800628e:	e020      	b.n	80062d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006296:	4619      	mov	r1, r3
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 fbc7 	bl	8006a2c <USBD_StdItfReq>
 800629e:	4603      	mov	r3, r0
 80062a0:	73fb      	strb	r3, [r7, #15]
      break;
 80062a2:	e016      	b.n	80062d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80062aa:	4619      	mov	r1, r3
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 fc29 	bl	8006b04 <USBD_StdEPReq>
 80062b2:	4603      	mov	r3, r0
 80062b4:	73fb      	strb	r3, [r7, #15]
      break;
 80062b6:	e00c      	b.n	80062d2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80062be:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	4619      	mov	r1, r3
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f001 fe1a 	bl	8007f00 <USBD_LL_StallEP>
 80062cc:	4603      	mov	r3, r0
 80062ce:	73fb      	strb	r3, [r7, #15]
      break;
 80062d0:	bf00      	nop
  }

  return ret;
 80062d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	460b      	mov	r3, r1
 80062e6:	607a      	str	r2, [r7, #4]
 80062e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80062ea:	2300      	movs	r3, #0
 80062ec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80062ee:	7afb      	ldrb	r3, [r7, #11]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d16e      	bne.n	80063d2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80062fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006302:	2b03      	cmp	r3, #3
 8006304:	f040 8098 	bne.w	8006438 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	689a      	ldr	r2, [r3, #8]
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	429a      	cmp	r2, r3
 8006312:	d913      	bls.n	800633c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	689a      	ldr	r2, [r3, #8]
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	1ad2      	subs	r2, r2, r3
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	68da      	ldr	r2, [r3, #12]
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	4293      	cmp	r3, r2
 800632c:	bf28      	it	cs
 800632e:	4613      	movcs	r3, r2
 8006330:	461a      	mov	r2, r3
 8006332:	6879      	ldr	r1, [r7, #4]
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f001 f984 	bl	8007642 <USBD_CtlContinueRx>
 800633a:	e07d      	b.n	8006438 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006342:	f003 031f 	and.w	r3, r3, #31
 8006346:	2b02      	cmp	r3, #2
 8006348:	d014      	beq.n	8006374 <USBD_LL_DataOutStage+0x98>
 800634a:	2b02      	cmp	r3, #2
 800634c:	d81d      	bhi.n	800638a <USBD_LL_DataOutStage+0xae>
 800634e:	2b00      	cmp	r3, #0
 8006350:	d002      	beq.n	8006358 <USBD_LL_DataOutStage+0x7c>
 8006352:	2b01      	cmp	r3, #1
 8006354:	d003      	beq.n	800635e <USBD_LL_DataOutStage+0x82>
 8006356:	e018      	b.n	800638a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006358:	2300      	movs	r3, #0
 800635a:	75bb      	strb	r3, [r7, #22]
            break;
 800635c:	e018      	b.n	8006390 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006364:	b2db      	uxtb	r3, r3
 8006366:	4619      	mov	r1, r3
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f000 fa5e 	bl	800682a <USBD_CoreFindIF>
 800636e:	4603      	mov	r3, r0
 8006370:	75bb      	strb	r3, [r7, #22]
            break;
 8006372:	e00d      	b.n	8006390 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800637a:	b2db      	uxtb	r3, r3
 800637c:	4619      	mov	r1, r3
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f000 fa60 	bl	8006844 <USBD_CoreFindEP>
 8006384:	4603      	mov	r3, r0
 8006386:	75bb      	strb	r3, [r7, #22]
            break;
 8006388:	e002      	b.n	8006390 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800638a:	2300      	movs	r3, #0
 800638c:	75bb      	strb	r3, [r7, #22]
            break;
 800638e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006390:	7dbb      	ldrb	r3, [r7, #22]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d119      	bne.n	80063ca <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800639c:	b2db      	uxtb	r3, r3
 800639e:	2b03      	cmp	r3, #3
 80063a0:	d113      	bne.n	80063ca <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80063a2:	7dba      	ldrb	r2, [r7, #22]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	32ae      	adds	r2, #174	; 0xae
 80063a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063ac:	691b      	ldr	r3, [r3, #16]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00b      	beq.n	80063ca <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80063b2:	7dba      	ldrb	r2, [r7, #22]
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80063ba:	7dba      	ldrb	r2, [r7, #22]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	32ae      	adds	r2, #174	; 0xae
 80063c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f001 f94a 	bl	8007664 <USBD_CtlSendStatus>
 80063d0:	e032      	b.n	8006438 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80063d2:	7afb      	ldrb	r3, [r7, #11]
 80063d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	4619      	mov	r1, r3
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f000 fa31 	bl	8006844 <USBD_CoreFindEP>
 80063e2:	4603      	mov	r3, r0
 80063e4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80063e6:	7dbb      	ldrb	r3, [r7, #22]
 80063e8:	2bff      	cmp	r3, #255	; 0xff
 80063ea:	d025      	beq.n	8006438 <USBD_LL_DataOutStage+0x15c>
 80063ec:	7dbb      	ldrb	r3, [r7, #22]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d122      	bne.n	8006438 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b03      	cmp	r3, #3
 80063fc:	d117      	bne.n	800642e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80063fe:	7dba      	ldrb	r2, [r7, #22]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	32ae      	adds	r2, #174	; 0xae
 8006404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006408:	699b      	ldr	r3, [r3, #24]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00f      	beq.n	800642e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800640e:	7dba      	ldrb	r2, [r7, #22]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006416:	7dba      	ldrb	r2, [r7, #22]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	32ae      	adds	r2, #174	; 0xae
 800641c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	7afa      	ldrb	r2, [r7, #11]
 8006424:	4611      	mov	r1, r2
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	4798      	blx	r3
 800642a:	4603      	mov	r3, r0
 800642c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800642e:	7dfb      	ldrb	r3, [r7, #23]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006434:	7dfb      	ldrb	r3, [r7, #23]
 8006436:	e000      	b.n	800643a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3718      	adds	r7, #24
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b086      	sub	sp, #24
 8006446:	af00      	add	r7, sp, #0
 8006448:	60f8      	str	r0, [r7, #12]
 800644a:	460b      	mov	r3, r1
 800644c:	607a      	str	r2, [r7, #4]
 800644e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006450:	7afb      	ldrb	r3, [r7, #11]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d16f      	bne.n	8006536 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	3314      	adds	r3, #20
 800645a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006462:	2b02      	cmp	r3, #2
 8006464:	d15a      	bne.n	800651c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	689a      	ldr	r2, [r3, #8]
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	429a      	cmp	r2, r3
 8006470:	d914      	bls.n	800649c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	689a      	ldr	r2, [r3, #8]
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	1ad2      	subs	r2, r2, r3
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	461a      	mov	r2, r3
 8006486:	6879      	ldr	r1, [r7, #4]
 8006488:	68f8      	ldr	r0, [r7, #12]
 800648a:	f001 f8ac 	bl	80075e6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800648e:	2300      	movs	r3, #0
 8006490:	2200      	movs	r2, #0
 8006492:	2100      	movs	r1, #0
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f001 fddd 	bl	8008054 <USBD_LL_PrepareReceive>
 800649a:	e03f      	b.n	800651c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	68da      	ldr	r2, [r3, #12]
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d11c      	bne.n	80064e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	685a      	ldr	r2, [r3, #4]
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d316      	bcc.n	80064e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	685a      	ldr	r2, [r3, #4]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80064be:	429a      	cmp	r2, r3
 80064c0:	d20f      	bcs.n	80064e2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80064c2:	2200      	movs	r2, #0
 80064c4:	2100      	movs	r1, #0
 80064c6:	68f8      	ldr	r0, [r7, #12]
 80064c8:	f001 f88d 	bl	80075e6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80064d4:	2300      	movs	r3, #0
 80064d6:	2200      	movs	r2, #0
 80064d8:	2100      	movs	r1, #0
 80064da:	68f8      	ldr	r0, [r7, #12]
 80064dc:	f001 fdba 	bl	8008054 <USBD_LL_PrepareReceive>
 80064e0:	e01c      	b.n	800651c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	2b03      	cmp	r3, #3
 80064ec:	d10f      	bne.n	800650e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d009      	beq.n	800650e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800650e:	2180      	movs	r1, #128	; 0x80
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f001 fcf5 	bl	8007f00 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f001 f8b7 	bl	800768a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d03a      	beq.n	800659c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f7ff fe42 	bl	80061b0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2200      	movs	r2, #0
 8006530:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006534:	e032      	b.n	800659c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006536:	7afb      	ldrb	r3, [r7, #11]
 8006538:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800653c:	b2db      	uxtb	r3, r3
 800653e:	4619      	mov	r1, r3
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f000 f97f 	bl	8006844 <USBD_CoreFindEP>
 8006546:	4603      	mov	r3, r0
 8006548:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800654a:	7dfb      	ldrb	r3, [r7, #23]
 800654c:	2bff      	cmp	r3, #255	; 0xff
 800654e:	d025      	beq.n	800659c <USBD_LL_DataInStage+0x15a>
 8006550:	7dfb      	ldrb	r3, [r7, #23]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d122      	bne.n	800659c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b03      	cmp	r3, #3
 8006560:	d11c      	bne.n	800659c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006562:	7dfa      	ldrb	r2, [r7, #23]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	32ae      	adds	r2, #174	; 0xae
 8006568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d014      	beq.n	800659c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006572:	7dfa      	ldrb	r2, [r7, #23]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800657a:	7dfa      	ldrb	r2, [r7, #23]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	32ae      	adds	r2, #174	; 0xae
 8006580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006584:	695b      	ldr	r3, [r3, #20]
 8006586:	7afa      	ldrb	r2, [r7, #11]
 8006588:	4611      	mov	r1, r2
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	4798      	blx	r3
 800658e:	4603      	mov	r3, r0
 8006590:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006592:	7dbb      	ldrb	r3, [r7, #22]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d001      	beq.n	800659c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006598:	7dbb      	ldrb	r3, [r7, #22]
 800659a:	e000      	b.n	800659e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3718      	adds	r7, #24
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b084      	sub	sp, #16
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80065ae:	2300      	movs	r3, #0
 80065b0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d014      	beq.n	800660c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00e      	beq.n	800660c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	6852      	ldr	r2, [r2, #4]
 80065fa:	b2d2      	uxtb	r2, r2
 80065fc:	4611      	mov	r1, r2
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	4798      	blx	r3
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d001      	beq.n	800660c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006608:	2303      	movs	r3, #3
 800660a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800660c:	2340      	movs	r3, #64	; 0x40
 800660e:	2200      	movs	r2, #0
 8006610:	2100      	movs	r1, #0
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f001 fc2f 	bl	8007e76 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2240      	movs	r2, #64	; 0x40
 8006624:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006628:	2340      	movs	r3, #64	; 0x40
 800662a:	2200      	movs	r2, #0
 800662c:	2180      	movs	r1, #128	; 0x80
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f001 fc21 	bl	8007e76 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2240      	movs	r2, #64	; 0x40
 800663e:	621a      	str	r2, [r3, #32]

  return ret;
 8006640:	7bfb      	ldrb	r3, [r7, #15]
}
 8006642:	4618      	mov	r0, r3
 8006644:	3710      	adds	r7, #16
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}

0800664a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800664a:	b480      	push	{r7}
 800664c:	b083      	sub	sp, #12
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
 8006652:	460b      	mov	r3, r1
 8006654:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	78fa      	ldrb	r2, [r7, #3]
 800665a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	370c      	adds	r7, #12
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr

0800666a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800666a:	b480      	push	{r7}
 800666c:	b083      	sub	sp, #12
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006678:	b2da      	uxtb	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2204      	movs	r2, #4
 8006684:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006696:	b480      	push	{r7}
 8006698:	b083      	sub	sp, #12
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b04      	cmp	r3, #4
 80066a8:	d106      	bne.n	80066b8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	370c      	adds	r7, #12
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr

080066c6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80066c6:	b580      	push	{r7, lr}
 80066c8:	b082      	sub	sp, #8
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	2b03      	cmp	r3, #3
 80066d8:	d110      	bne.n	80066fc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d00b      	beq.n	80066fc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066ea:	69db      	ldr	r3, [r3, #28]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d005      	beq.n	80066fc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066f6:	69db      	ldr	r3, [r3, #28]
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80066fc:	2300      	movs	r3, #0
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3708      	adds	r7, #8
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b082      	sub	sp, #8
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
 800670e:	460b      	mov	r3, r1
 8006710:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	32ae      	adds	r2, #174	; 0xae
 800671c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d101      	bne.n	8006728 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006724:	2303      	movs	r3, #3
 8006726:	e01c      	b.n	8006762 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800672e:	b2db      	uxtb	r3, r3
 8006730:	2b03      	cmp	r3, #3
 8006732:	d115      	bne.n	8006760 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	32ae      	adds	r2, #174	; 0xae
 800673e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006742:	6a1b      	ldr	r3, [r3, #32]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00b      	beq.n	8006760 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	32ae      	adds	r2, #174	; 0xae
 8006752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006756:	6a1b      	ldr	r3, [r3, #32]
 8006758:	78fa      	ldrb	r2, [r7, #3]
 800675a:	4611      	mov	r1, r2
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b082      	sub	sp, #8
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
 8006772:	460b      	mov	r3, r1
 8006774:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	32ae      	adds	r2, #174	; 0xae
 8006780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d101      	bne.n	800678c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006788:	2303      	movs	r3, #3
 800678a:	e01c      	b.n	80067c6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006792:	b2db      	uxtb	r3, r3
 8006794:	2b03      	cmp	r3, #3
 8006796:	d115      	bne.n	80067c4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	32ae      	adds	r2, #174	; 0xae
 80067a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d00b      	beq.n	80067c4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	32ae      	adds	r2, #174	; 0xae
 80067b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067bc:	78fa      	ldrb	r2, [r7, #3]
 80067be:	4611      	mov	r1, r2
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80067ce:	b480      	push	{r7}
 80067d0:	b083      	sub	sp, #12
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80067d6:	2300      	movs	r3, #0
}
 80067d8:	4618      	mov	r0, r3
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80067ec:	2300      	movs	r3, #0
 80067ee:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00e      	beq.n	8006820 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	6852      	ldr	r2, [r2, #4]
 800680e:	b2d2      	uxtb	r2, r2
 8006810:	4611      	mov	r1, r2
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	4798      	blx	r3
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d001      	beq.n	8006820 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800681c:	2303      	movs	r3, #3
 800681e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006820:	7bfb      	ldrb	r3, [r7, #15]
}
 8006822:	4618      	mov	r0, r3
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
 8006832:	460b      	mov	r3, r1
 8006834:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006836:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006838:	4618      	mov	r0, r3
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	460b      	mov	r3, r1
 800684e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006850:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006852:	4618      	mov	r0, r3
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b086      	sub	sp, #24
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
 8006866:	460b      	mov	r3, r1
 8006868:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006872:	2300      	movs	r3, #0
 8006874:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	885b      	ldrh	r3, [r3, #2]
 800687a:	b29a      	uxth	r2, r3
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	b29b      	uxth	r3, r3
 8006882:	429a      	cmp	r2, r3
 8006884:	d920      	bls.n	80068c8 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	b29b      	uxth	r3, r3
 800688c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800688e:	e013      	b.n	80068b8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006890:	f107 030a 	add.w	r3, r7, #10
 8006894:	4619      	mov	r1, r3
 8006896:	6978      	ldr	r0, [r7, #20]
 8006898:	f000 f81b 	bl	80068d2 <USBD_GetNextDesc>
 800689c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	785b      	ldrb	r3, [r3, #1]
 80068a2:	2b05      	cmp	r3, #5
 80068a4:	d108      	bne.n	80068b8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	789b      	ldrb	r3, [r3, #2]
 80068ae:	78fa      	ldrb	r2, [r7, #3]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d008      	beq.n	80068c6 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80068b4:	2300      	movs	r3, #0
 80068b6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	885b      	ldrh	r3, [r3, #2]
 80068bc:	b29a      	uxth	r2, r3
 80068be:	897b      	ldrh	r3, [r7, #10]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d8e5      	bhi.n	8006890 <USBD_GetEpDesc+0x32>
 80068c4:	e000      	b.n	80068c8 <USBD_GetEpDesc+0x6a>
          break;
 80068c6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80068c8:	693b      	ldr	r3, [r7, #16]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}

080068d2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80068d2:	b480      	push	{r7}
 80068d4:	b085      	sub	sp, #20
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
 80068da:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	881a      	ldrh	r2, [r3, #0]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	4413      	add	r3, r2
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	461a      	mov	r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4413      	add	r3, r2
 80068fc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80068fe:	68fb      	ldr	r3, [r7, #12]
}
 8006900:	4618      	mov	r0, r3
 8006902:	3714      	adds	r7, #20
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800690c:	b480      	push	{r7}
 800690e:	b087      	sub	sp, #28
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	3301      	adds	r3, #1
 8006922:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800692a:	8a3b      	ldrh	r3, [r7, #16]
 800692c:	021b      	lsls	r3, r3, #8
 800692e:	b21a      	sxth	r2, r3
 8006930:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006934:	4313      	orrs	r3, r2
 8006936:	b21b      	sxth	r3, r3
 8006938:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800693a:	89fb      	ldrh	r3, [r7, #14]
}
 800693c:	4618      	mov	r0, r3
 800693e:	371c      	adds	r7, #28
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006952:	2300      	movs	r3, #0
 8006954:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	781b      	ldrb	r3, [r3, #0]
 800695a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800695e:	2b40      	cmp	r3, #64	; 0x40
 8006960:	d005      	beq.n	800696e <USBD_StdDevReq+0x26>
 8006962:	2b40      	cmp	r3, #64	; 0x40
 8006964:	d857      	bhi.n	8006a16 <USBD_StdDevReq+0xce>
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00f      	beq.n	800698a <USBD_StdDevReq+0x42>
 800696a:	2b20      	cmp	r3, #32
 800696c:	d153      	bne.n	8006a16 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	32ae      	adds	r2, #174	; 0xae
 8006978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	6839      	ldr	r1, [r7, #0]
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	4798      	blx	r3
 8006984:	4603      	mov	r3, r0
 8006986:	73fb      	strb	r3, [r7, #15]
      break;
 8006988:	e04a      	b.n	8006a20 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	785b      	ldrb	r3, [r3, #1]
 800698e:	2b09      	cmp	r3, #9
 8006990:	d83b      	bhi.n	8006a0a <USBD_StdDevReq+0xc2>
 8006992:	a201      	add	r2, pc, #4	; (adr r2, 8006998 <USBD_StdDevReq+0x50>)
 8006994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006998:	080069ed 	.word	0x080069ed
 800699c:	08006a01 	.word	0x08006a01
 80069a0:	08006a0b 	.word	0x08006a0b
 80069a4:	080069f7 	.word	0x080069f7
 80069a8:	08006a0b 	.word	0x08006a0b
 80069ac:	080069cb 	.word	0x080069cb
 80069b0:	080069c1 	.word	0x080069c1
 80069b4:	08006a0b 	.word	0x08006a0b
 80069b8:	080069e3 	.word	0x080069e3
 80069bc:	080069d5 	.word	0x080069d5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80069c0:	6839      	ldr	r1, [r7, #0]
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 fa3c 	bl	8006e40 <USBD_GetDescriptor>
          break;
 80069c8:	e024      	b.n	8006a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80069ca:	6839      	ldr	r1, [r7, #0]
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 fba1 	bl	8007114 <USBD_SetAddress>
          break;
 80069d2:	e01f      	b.n	8006a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80069d4:	6839      	ldr	r1, [r7, #0]
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 fbe0 	bl	800719c <USBD_SetConfig>
 80069dc:	4603      	mov	r3, r0
 80069de:	73fb      	strb	r3, [r7, #15]
          break;
 80069e0:	e018      	b.n	8006a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80069e2:	6839      	ldr	r1, [r7, #0]
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 fc83 	bl	80072f0 <USBD_GetConfig>
          break;
 80069ea:	e013      	b.n	8006a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80069ec:	6839      	ldr	r1, [r7, #0]
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 fcb4 	bl	800735c <USBD_GetStatus>
          break;
 80069f4:	e00e      	b.n	8006a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80069f6:	6839      	ldr	r1, [r7, #0]
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 fce3 	bl	80073c4 <USBD_SetFeature>
          break;
 80069fe:	e009      	b.n	8006a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006a00:	6839      	ldr	r1, [r7, #0]
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 fd07 	bl	8007416 <USBD_ClrFeature>
          break;
 8006a08:	e004      	b.n	8006a14 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006a0a:	6839      	ldr	r1, [r7, #0]
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 fd5e 	bl	80074ce <USBD_CtlError>
          break;
 8006a12:	bf00      	nop
      }
      break;
 8006a14:	e004      	b.n	8006a20 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006a16:	6839      	ldr	r1, [r7, #0]
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 fd58 	bl	80074ce <USBD_CtlError>
      break;
 8006a1e:	bf00      	nop
  }

  return ret;
 8006a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop

08006a2c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a36:	2300      	movs	r3, #0
 8006a38:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006a42:	2b40      	cmp	r3, #64	; 0x40
 8006a44:	d005      	beq.n	8006a52 <USBD_StdItfReq+0x26>
 8006a46:	2b40      	cmp	r3, #64	; 0x40
 8006a48:	d852      	bhi.n	8006af0 <USBD_StdItfReq+0xc4>
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d001      	beq.n	8006a52 <USBD_StdItfReq+0x26>
 8006a4e:	2b20      	cmp	r3, #32
 8006a50:	d14e      	bne.n	8006af0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d840      	bhi.n	8006ae2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	889b      	ldrh	r3, [r3, #4]
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d836      	bhi.n	8006ad8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	889b      	ldrh	r3, [r3, #4]
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	4619      	mov	r1, r3
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7ff fed9 	bl	800682a <USBD_CoreFindIF>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006a7c:	7bbb      	ldrb	r3, [r7, #14]
 8006a7e:	2bff      	cmp	r3, #255	; 0xff
 8006a80:	d01d      	beq.n	8006abe <USBD_StdItfReq+0x92>
 8006a82:	7bbb      	ldrb	r3, [r7, #14]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d11a      	bne.n	8006abe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006a88:	7bba      	ldrb	r2, [r7, #14]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	32ae      	adds	r2, #174	; 0xae
 8006a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00f      	beq.n	8006ab8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006a98:	7bba      	ldrb	r2, [r7, #14]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006aa0:	7bba      	ldrb	r2, [r7, #14]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	32ae      	adds	r2, #174	; 0xae
 8006aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	6839      	ldr	r1, [r7, #0]
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	4798      	blx	r3
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006ab6:	e004      	b.n	8006ac2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006ab8:	2303      	movs	r3, #3
 8006aba:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006abc:	e001      	b.n	8006ac2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	88db      	ldrh	r3, [r3, #6]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d110      	bne.n	8006aec <USBD_StdItfReq+0xc0>
 8006aca:	7bfb      	ldrb	r3, [r7, #15]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10d      	bne.n	8006aec <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f000 fdc7 	bl	8007664 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006ad6:	e009      	b.n	8006aec <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006ad8:	6839      	ldr	r1, [r7, #0]
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 fcf7 	bl	80074ce <USBD_CtlError>
          break;
 8006ae0:	e004      	b.n	8006aec <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006ae2:	6839      	ldr	r1, [r7, #0]
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 fcf2 	bl	80074ce <USBD_CtlError>
          break;
 8006aea:	e000      	b.n	8006aee <USBD_StdItfReq+0xc2>
          break;
 8006aec:	bf00      	nop
      }
      break;
 8006aee:	e004      	b.n	8006afa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006af0:	6839      	ldr	r1, [r7, #0]
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 fceb 	bl	80074ce <USBD_CtlError>
      break;
 8006af8:	bf00      	nop
  }

  return ret;
 8006afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3710      	adds	r7, #16
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	889b      	ldrh	r3, [r3, #4]
 8006b16:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b20:	2b40      	cmp	r3, #64	; 0x40
 8006b22:	d007      	beq.n	8006b34 <USBD_StdEPReq+0x30>
 8006b24:	2b40      	cmp	r3, #64	; 0x40
 8006b26:	f200 817f 	bhi.w	8006e28 <USBD_StdEPReq+0x324>
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d02a      	beq.n	8006b84 <USBD_StdEPReq+0x80>
 8006b2e:	2b20      	cmp	r3, #32
 8006b30:	f040 817a 	bne.w	8006e28 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006b34:	7bbb      	ldrb	r3, [r7, #14]
 8006b36:	4619      	mov	r1, r3
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f7ff fe83 	bl	8006844 <USBD_CoreFindEP>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b42:	7b7b      	ldrb	r3, [r7, #13]
 8006b44:	2bff      	cmp	r3, #255	; 0xff
 8006b46:	f000 8174 	beq.w	8006e32 <USBD_StdEPReq+0x32e>
 8006b4a:	7b7b      	ldrb	r3, [r7, #13]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f040 8170 	bne.w	8006e32 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006b52:	7b7a      	ldrb	r2, [r7, #13]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006b5a:	7b7a      	ldrb	r2, [r7, #13]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	32ae      	adds	r2, #174	; 0xae
 8006b60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f000 8163 	beq.w	8006e32 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006b6c:	7b7a      	ldrb	r2, [r7, #13]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	32ae      	adds	r2, #174	; 0xae
 8006b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	6839      	ldr	r1, [r7, #0]
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	4798      	blx	r3
 8006b7e:	4603      	mov	r3, r0
 8006b80:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b82:	e156      	b.n	8006e32 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	785b      	ldrb	r3, [r3, #1]
 8006b88:	2b03      	cmp	r3, #3
 8006b8a:	d008      	beq.n	8006b9e <USBD_StdEPReq+0x9a>
 8006b8c:	2b03      	cmp	r3, #3
 8006b8e:	f300 8145 	bgt.w	8006e1c <USBD_StdEPReq+0x318>
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	f000 809b 	beq.w	8006cce <USBD_StdEPReq+0x1ca>
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d03c      	beq.n	8006c16 <USBD_StdEPReq+0x112>
 8006b9c:	e13e      	b.n	8006e1c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d002      	beq.n	8006bb0 <USBD_StdEPReq+0xac>
 8006baa:	2b03      	cmp	r3, #3
 8006bac:	d016      	beq.n	8006bdc <USBD_StdEPReq+0xd8>
 8006bae:	e02c      	b.n	8006c0a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006bb0:	7bbb      	ldrb	r3, [r7, #14]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00d      	beq.n	8006bd2 <USBD_StdEPReq+0xce>
 8006bb6:	7bbb      	ldrb	r3, [r7, #14]
 8006bb8:	2b80      	cmp	r3, #128	; 0x80
 8006bba:	d00a      	beq.n	8006bd2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006bbc:	7bbb      	ldrb	r3, [r7, #14]
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f001 f99d 	bl	8007f00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006bc6:	2180      	movs	r1, #128	; 0x80
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f001 f999 	bl	8007f00 <USBD_LL_StallEP>
 8006bce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006bd0:	e020      	b.n	8006c14 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006bd2:	6839      	ldr	r1, [r7, #0]
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 fc7a 	bl	80074ce <USBD_CtlError>
              break;
 8006bda:	e01b      	b.n	8006c14 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	885b      	ldrh	r3, [r3, #2]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d10e      	bne.n	8006c02 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006be4:	7bbb      	ldrb	r3, [r7, #14]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00b      	beq.n	8006c02 <USBD_StdEPReq+0xfe>
 8006bea:	7bbb      	ldrb	r3, [r7, #14]
 8006bec:	2b80      	cmp	r3, #128	; 0x80
 8006bee:	d008      	beq.n	8006c02 <USBD_StdEPReq+0xfe>
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	88db      	ldrh	r3, [r3, #6]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d104      	bne.n	8006c02 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006bf8:	7bbb      	ldrb	r3, [r7, #14]
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f001 f97f 	bl	8007f00 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 fd2e 	bl	8007664 <USBD_CtlSendStatus>

              break;
 8006c08:	e004      	b.n	8006c14 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006c0a:	6839      	ldr	r1, [r7, #0]
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fc5e 	bl	80074ce <USBD_CtlError>
              break;
 8006c12:	bf00      	nop
          }
          break;
 8006c14:	e107      	b.n	8006e26 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d002      	beq.n	8006c28 <USBD_StdEPReq+0x124>
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	d016      	beq.n	8006c54 <USBD_StdEPReq+0x150>
 8006c26:	e04b      	b.n	8006cc0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c28:	7bbb      	ldrb	r3, [r7, #14]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00d      	beq.n	8006c4a <USBD_StdEPReq+0x146>
 8006c2e:	7bbb      	ldrb	r3, [r7, #14]
 8006c30:	2b80      	cmp	r3, #128	; 0x80
 8006c32:	d00a      	beq.n	8006c4a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006c34:	7bbb      	ldrb	r3, [r7, #14]
 8006c36:	4619      	mov	r1, r3
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f001 f961 	bl	8007f00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006c3e:	2180      	movs	r1, #128	; 0x80
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f001 f95d 	bl	8007f00 <USBD_LL_StallEP>
 8006c46:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006c48:	e040      	b.n	8006ccc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006c4a:	6839      	ldr	r1, [r7, #0]
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 fc3e 	bl	80074ce <USBD_CtlError>
              break;
 8006c52:	e03b      	b.n	8006ccc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	885b      	ldrh	r3, [r3, #2]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d136      	bne.n	8006cca <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006c5c:	7bbb      	ldrb	r3, [r7, #14]
 8006c5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d004      	beq.n	8006c70 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006c66:	7bbb      	ldrb	r3, [r7, #14]
 8006c68:	4619      	mov	r1, r3
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f001 f967 	bl	8007f3e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 fcf7 	bl	8007664 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006c76:	7bbb      	ldrb	r3, [r7, #14]
 8006c78:	4619      	mov	r1, r3
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7ff fde2 	bl	8006844 <USBD_CoreFindEP>
 8006c80:	4603      	mov	r3, r0
 8006c82:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006c84:	7b7b      	ldrb	r3, [r7, #13]
 8006c86:	2bff      	cmp	r3, #255	; 0xff
 8006c88:	d01f      	beq.n	8006cca <USBD_StdEPReq+0x1c6>
 8006c8a:	7b7b      	ldrb	r3, [r7, #13]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d11c      	bne.n	8006cca <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006c90:	7b7a      	ldrb	r2, [r7, #13]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006c98:	7b7a      	ldrb	r2, [r7, #13]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	32ae      	adds	r2, #174	; 0xae
 8006c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d010      	beq.n	8006cca <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006ca8:	7b7a      	ldrb	r2, [r7, #13]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	32ae      	adds	r2, #174	; 0xae
 8006cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	6839      	ldr	r1, [r7, #0]
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	4798      	blx	r3
 8006cba:	4603      	mov	r3, r0
 8006cbc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006cbe:	e004      	b.n	8006cca <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006cc0:	6839      	ldr	r1, [r7, #0]
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 fc03 	bl	80074ce <USBD_CtlError>
              break;
 8006cc8:	e000      	b.n	8006ccc <USBD_StdEPReq+0x1c8>
              break;
 8006cca:	bf00      	nop
          }
          break;
 8006ccc:	e0ab      	b.n	8006e26 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d002      	beq.n	8006ce0 <USBD_StdEPReq+0x1dc>
 8006cda:	2b03      	cmp	r3, #3
 8006cdc:	d032      	beq.n	8006d44 <USBD_StdEPReq+0x240>
 8006cde:	e097      	b.n	8006e10 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ce0:	7bbb      	ldrb	r3, [r7, #14]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d007      	beq.n	8006cf6 <USBD_StdEPReq+0x1f2>
 8006ce6:	7bbb      	ldrb	r3, [r7, #14]
 8006ce8:	2b80      	cmp	r3, #128	; 0x80
 8006cea:	d004      	beq.n	8006cf6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006cec:	6839      	ldr	r1, [r7, #0]
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 fbed 	bl	80074ce <USBD_CtlError>
                break;
 8006cf4:	e091      	b.n	8006e1a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006cf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	da0b      	bge.n	8006d16 <USBD_StdEPReq+0x212>
 8006cfe:	7bbb      	ldrb	r3, [r7, #14]
 8006d00:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006d04:	4613      	mov	r3, r2
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	4413      	add	r3, r2
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	3310      	adds	r3, #16
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	4413      	add	r3, r2
 8006d12:	3304      	adds	r3, #4
 8006d14:	e00b      	b.n	8006d2e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006d16:	7bbb      	ldrb	r3, [r7, #14]
 8006d18:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	4413      	add	r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	4413      	add	r3, r2
 8006d2c:	3304      	adds	r3, #4
 8006d2e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	2200      	movs	r2, #0
 8006d34:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	2202      	movs	r2, #2
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 fc37 	bl	80075b0 <USBD_CtlSendData>
              break;
 8006d42:	e06a      	b.n	8006e1a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006d44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	da11      	bge.n	8006d70 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006d4c:	7bbb      	ldrb	r3, [r7, #14]
 8006d4e:	f003 020f 	and.w	r2, r3, #15
 8006d52:	6879      	ldr	r1, [r7, #4]
 8006d54:	4613      	mov	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	4413      	add	r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	440b      	add	r3, r1
 8006d5e:	3324      	adds	r3, #36	; 0x24
 8006d60:	881b      	ldrh	r3, [r3, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d117      	bne.n	8006d96 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006d66:	6839      	ldr	r1, [r7, #0]
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 fbb0 	bl	80074ce <USBD_CtlError>
                  break;
 8006d6e:	e054      	b.n	8006e1a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006d70:	7bbb      	ldrb	r3, [r7, #14]
 8006d72:	f003 020f 	and.w	r2, r3, #15
 8006d76:	6879      	ldr	r1, [r7, #4]
 8006d78:	4613      	mov	r3, r2
 8006d7a:	009b      	lsls	r3, r3, #2
 8006d7c:	4413      	add	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	440b      	add	r3, r1
 8006d82:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006d86:	881b      	ldrh	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d104      	bne.n	8006d96 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006d8c:	6839      	ldr	r1, [r7, #0]
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 fb9d 	bl	80074ce <USBD_CtlError>
                  break;
 8006d94:	e041      	b.n	8006e1a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	da0b      	bge.n	8006db6 <USBD_StdEPReq+0x2b2>
 8006d9e:	7bbb      	ldrb	r3, [r7, #14]
 8006da0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006da4:	4613      	mov	r3, r2
 8006da6:	009b      	lsls	r3, r3, #2
 8006da8:	4413      	add	r3, r2
 8006daa:	009b      	lsls	r3, r3, #2
 8006dac:	3310      	adds	r3, #16
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	4413      	add	r3, r2
 8006db2:	3304      	adds	r3, #4
 8006db4:	e00b      	b.n	8006dce <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006db6:	7bbb      	ldrb	r3, [r7, #14]
 8006db8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	4413      	add	r3, r2
 8006dc2:	009b      	lsls	r3, r3, #2
 8006dc4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	4413      	add	r3, r2
 8006dcc:	3304      	adds	r3, #4
 8006dce:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006dd0:	7bbb      	ldrb	r3, [r7, #14]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d002      	beq.n	8006ddc <USBD_StdEPReq+0x2d8>
 8006dd6:	7bbb      	ldrb	r3, [r7, #14]
 8006dd8:	2b80      	cmp	r3, #128	; 0x80
 8006dda:	d103      	bne.n	8006de4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2200      	movs	r2, #0
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	e00e      	b.n	8006e02 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006de4:	7bbb      	ldrb	r3, [r7, #14]
 8006de6:	4619      	mov	r1, r3
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f001 f8c7 	bl	8007f7c <USBD_LL_IsStallEP>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d003      	beq.n	8006dfc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	2201      	movs	r2, #1
 8006df8:	601a      	str	r2, [r3, #0]
 8006dfa:	e002      	b.n	8006e02 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	2202      	movs	r2, #2
 8006e06:	4619      	mov	r1, r3
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 fbd1 	bl	80075b0 <USBD_CtlSendData>
              break;
 8006e0e:	e004      	b.n	8006e1a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006e10:	6839      	ldr	r1, [r7, #0]
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 fb5b 	bl	80074ce <USBD_CtlError>
              break;
 8006e18:	bf00      	nop
          }
          break;
 8006e1a:	e004      	b.n	8006e26 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006e1c:	6839      	ldr	r1, [r7, #0]
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 fb55 	bl	80074ce <USBD_CtlError>
          break;
 8006e24:	bf00      	nop
      }
      break;
 8006e26:	e005      	b.n	8006e34 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006e28:	6839      	ldr	r1, [r7, #0]
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 fb4f 	bl	80074ce <USBD_CtlError>
      break;
 8006e30:	e000      	b.n	8006e34 <USBD_StdEPReq+0x330>
      break;
 8006e32:	bf00      	nop
  }

  return ret;
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3710      	adds	r7, #16
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
	...

08006e40 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006e52:	2300      	movs	r3, #0
 8006e54:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	885b      	ldrh	r3, [r3, #2]
 8006e5a:	0a1b      	lsrs	r3, r3, #8
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	2b06      	cmp	r3, #6
 8006e62:	f200 8128 	bhi.w	80070b6 <USBD_GetDescriptor+0x276>
 8006e66:	a201      	add	r2, pc, #4	; (adr r2, 8006e6c <USBD_GetDescriptor+0x2c>)
 8006e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e6c:	08006e89 	.word	0x08006e89
 8006e70:	08006ea1 	.word	0x08006ea1
 8006e74:	08006ee1 	.word	0x08006ee1
 8006e78:	080070b7 	.word	0x080070b7
 8006e7c:	080070b7 	.word	0x080070b7
 8006e80:	08007057 	.word	0x08007057
 8006e84:	08007083 	.word	0x08007083
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	7c12      	ldrb	r2, [r2, #16]
 8006e94:	f107 0108 	add.w	r1, r7, #8
 8006e98:	4610      	mov	r0, r2
 8006e9a:	4798      	blx	r3
 8006e9c:	60f8      	str	r0, [r7, #12]
      break;
 8006e9e:	e112      	b.n	80070c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	7c1b      	ldrb	r3, [r3, #16]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d10d      	bne.n	8006ec4 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb0:	f107 0208 	add.w	r2, r7, #8
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	4798      	blx	r3
 8006eb8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	2202      	movs	r2, #2
 8006ec0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006ec2:	e100      	b.n	80070c6 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ecc:	f107 0208 	add.w	r2, r7, #8
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	4798      	blx	r3
 8006ed4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	3301      	adds	r3, #1
 8006eda:	2202      	movs	r2, #2
 8006edc:	701a      	strb	r2, [r3, #0]
      break;
 8006ede:	e0f2      	b.n	80070c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	885b      	ldrh	r3, [r3, #2]
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b05      	cmp	r3, #5
 8006ee8:	f200 80ac 	bhi.w	8007044 <USBD_GetDescriptor+0x204>
 8006eec:	a201      	add	r2, pc, #4	; (adr r2, 8006ef4 <USBD_GetDescriptor+0xb4>)
 8006eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef2:	bf00      	nop
 8006ef4:	08006f0d 	.word	0x08006f0d
 8006ef8:	08006f41 	.word	0x08006f41
 8006efc:	08006f75 	.word	0x08006f75
 8006f00:	08006fa9 	.word	0x08006fa9
 8006f04:	08006fdd 	.word	0x08006fdd
 8006f08:	08007011 	.word	0x08007011
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d00b      	beq.n	8006f30 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	7c12      	ldrb	r2, [r2, #16]
 8006f24:	f107 0108 	add.w	r1, r7, #8
 8006f28:	4610      	mov	r0, r2
 8006f2a:	4798      	blx	r3
 8006f2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f2e:	e091      	b.n	8007054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f30:	6839      	ldr	r1, [r7, #0]
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 facb 	bl	80074ce <USBD_CtlError>
            err++;
 8006f38:	7afb      	ldrb	r3, [r7, #11]
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	72fb      	strb	r3, [r7, #11]
          break;
 8006f3e:	e089      	b.n	8007054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d00b      	beq.n	8006f64 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	7c12      	ldrb	r2, [r2, #16]
 8006f58:	f107 0108 	add.w	r1, r7, #8
 8006f5c:	4610      	mov	r0, r2
 8006f5e:	4798      	blx	r3
 8006f60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f62:	e077      	b.n	8007054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f64:	6839      	ldr	r1, [r7, #0]
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 fab1 	bl	80074ce <USBD_CtlError>
            err++;
 8006f6c:	7afb      	ldrb	r3, [r7, #11]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	72fb      	strb	r3, [r7, #11]
          break;
 8006f72:	e06f      	b.n	8007054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00b      	beq.n	8006f98 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	7c12      	ldrb	r2, [r2, #16]
 8006f8c:	f107 0108 	add.w	r1, r7, #8
 8006f90:	4610      	mov	r0, r2
 8006f92:	4798      	blx	r3
 8006f94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f96:	e05d      	b.n	8007054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f98:	6839      	ldr	r1, [r7, #0]
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 fa97 	bl	80074ce <USBD_CtlError>
            err++;
 8006fa0:	7afb      	ldrb	r3, [r7, #11]
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	72fb      	strb	r3, [r7, #11]
          break;
 8006fa6:	e055      	b.n	8007054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00b      	beq.n	8006fcc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fba:	691b      	ldr	r3, [r3, #16]
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	7c12      	ldrb	r2, [r2, #16]
 8006fc0:	f107 0108 	add.w	r1, r7, #8
 8006fc4:	4610      	mov	r0, r2
 8006fc6:	4798      	blx	r3
 8006fc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fca:	e043      	b.n	8007054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fcc:	6839      	ldr	r1, [r7, #0]
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 fa7d 	bl	80074ce <USBD_CtlError>
            err++;
 8006fd4:	7afb      	ldrb	r3, [r7, #11]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	72fb      	strb	r3, [r7, #11]
          break;
 8006fda:	e03b      	b.n	8007054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d00b      	beq.n	8007000 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fee:	695b      	ldr	r3, [r3, #20]
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	7c12      	ldrb	r2, [r2, #16]
 8006ff4:	f107 0108 	add.w	r1, r7, #8
 8006ff8:	4610      	mov	r0, r2
 8006ffa:	4798      	blx	r3
 8006ffc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006ffe:	e029      	b.n	8007054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007000:	6839      	ldr	r1, [r7, #0]
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 fa63 	bl	80074ce <USBD_CtlError>
            err++;
 8007008:	7afb      	ldrb	r3, [r7, #11]
 800700a:	3301      	adds	r3, #1
 800700c:	72fb      	strb	r3, [r7, #11]
          break;
 800700e:	e021      	b.n	8007054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d00b      	beq.n	8007034 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	7c12      	ldrb	r2, [r2, #16]
 8007028:	f107 0108 	add.w	r1, r7, #8
 800702c:	4610      	mov	r0, r2
 800702e:	4798      	blx	r3
 8007030:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007032:	e00f      	b.n	8007054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007034:	6839      	ldr	r1, [r7, #0]
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 fa49 	bl	80074ce <USBD_CtlError>
            err++;
 800703c:	7afb      	ldrb	r3, [r7, #11]
 800703e:	3301      	adds	r3, #1
 8007040:	72fb      	strb	r3, [r7, #11]
          break;
 8007042:	e007      	b.n	8007054 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007044:	6839      	ldr	r1, [r7, #0]
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 fa41 	bl	80074ce <USBD_CtlError>
          err++;
 800704c:	7afb      	ldrb	r3, [r7, #11]
 800704e:	3301      	adds	r3, #1
 8007050:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007052:	bf00      	nop
      }
      break;
 8007054:	e037      	b.n	80070c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	7c1b      	ldrb	r3, [r3, #16]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d109      	bne.n	8007072 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007066:	f107 0208 	add.w	r2, r7, #8
 800706a:	4610      	mov	r0, r2
 800706c:	4798      	blx	r3
 800706e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007070:	e029      	b.n	80070c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007072:	6839      	ldr	r1, [r7, #0]
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 fa2a 	bl	80074ce <USBD_CtlError>
        err++;
 800707a:	7afb      	ldrb	r3, [r7, #11]
 800707c:	3301      	adds	r3, #1
 800707e:	72fb      	strb	r3, [r7, #11]
      break;
 8007080:	e021      	b.n	80070c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	7c1b      	ldrb	r3, [r3, #16]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10d      	bne.n	80070a6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007092:	f107 0208 	add.w	r2, r7, #8
 8007096:	4610      	mov	r0, r2
 8007098:	4798      	blx	r3
 800709a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	3301      	adds	r3, #1
 80070a0:	2207      	movs	r2, #7
 80070a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80070a4:	e00f      	b.n	80070c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80070a6:	6839      	ldr	r1, [r7, #0]
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 fa10 	bl	80074ce <USBD_CtlError>
        err++;
 80070ae:	7afb      	ldrb	r3, [r7, #11]
 80070b0:	3301      	adds	r3, #1
 80070b2:	72fb      	strb	r3, [r7, #11]
      break;
 80070b4:	e007      	b.n	80070c6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80070b6:	6839      	ldr	r1, [r7, #0]
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 fa08 	bl	80074ce <USBD_CtlError>
      err++;
 80070be:	7afb      	ldrb	r3, [r7, #11]
 80070c0:	3301      	adds	r3, #1
 80070c2:	72fb      	strb	r3, [r7, #11]
      break;
 80070c4:	bf00      	nop
  }

  if (err != 0U)
 80070c6:	7afb      	ldrb	r3, [r7, #11]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d11e      	bne.n	800710a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	88db      	ldrh	r3, [r3, #6]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d016      	beq.n	8007102 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80070d4:	893b      	ldrh	r3, [r7, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00e      	beq.n	80070f8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	88da      	ldrh	r2, [r3, #6]
 80070de:	893b      	ldrh	r3, [r7, #8]
 80070e0:	4293      	cmp	r3, r2
 80070e2:	bf28      	it	cs
 80070e4:	4613      	movcs	r3, r2
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80070ea:	893b      	ldrh	r3, [r7, #8]
 80070ec:	461a      	mov	r2, r3
 80070ee:	68f9      	ldr	r1, [r7, #12]
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 fa5d 	bl	80075b0 <USBD_CtlSendData>
 80070f6:	e009      	b.n	800710c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80070f8:	6839      	ldr	r1, [r7, #0]
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 f9e7 	bl	80074ce <USBD_CtlError>
 8007100:	e004      	b.n	800710c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 faae 	bl	8007664 <USBD_CtlSendStatus>
 8007108:	e000      	b.n	800710c <USBD_GetDescriptor+0x2cc>
    return;
 800710a:	bf00      	nop
  }
}
 800710c:	3710      	adds	r7, #16
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop

08007114 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	889b      	ldrh	r3, [r3, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d131      	bne.n	800718a <USBD_SetAddress+0x76>
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	88db      	ldrh	r3, [r3, #6]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d12d      	bne.n	800718a <USBD_SetAddress+0x76>
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	885b      	ldrh	r3, [r3, #2]
 8007132:	2b7f      	cmp	r3, #127	; 0x7f
 8007134:	d829      	bhi.n	800718a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	885b      	ldrh	r3, [r3, #2]
 800713a:	b2db      	uxtb	r3, r3
 800713c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007140:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b03      	cmp	r3, #3
 800714c:	d104      	bne.n	8007158 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800714e:	6839      	ldr	r1, [r7, #0]
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f9bc 	bl	80074ce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007156:	e01d      	b.n	8007194 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	7bfa      	ldrb	r2, [r7, #15]
 800715c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007160:	7bfb      	ldrb	r3, [r7, #15]
 8007162:	4619      	mov	r1, r3
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f000 ff35 	bl	8007fd4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 fa7a 	bl	8007664 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007170:	7bfb      	ldrb	r3, [r7, #15]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d004      	beq.n	8007180 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2202      	movs	r2, #2
 800717a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800717e:	e009      	b.n	8007194 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007188:	e004      	b.n	8007194 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800718a:	6839      	ldr	r1, [r7, #0]
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 f99e 	bl	80074ce <USBD_CtlError>
  }
}
 8007192:	bf00      	nop
 8007194:	bf00      	nop
 8007196:	3710      	adds	r7, #16
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b084      	sub	sp, #16
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80071a6:	2300      	movs	r3, #0
 80071a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	885b      	ldrh	r3, [r3, #2]
 80071ae:	b2da      	uxtb	r2, r3
 80071b0:	4b4e      	ldr	r3, [pc, #312]	; (80072ec <USBD_SetConfig+0x150>)
 80071b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80071b4:	4b4d      	ldr	r3, [pc, #308]	; (80072ec <USBD_SetConfig+0x150>)
 80071b6:	781b      	ldrb	r3, [r3, #0]
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d905      	bls.n	80071c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80071bc:	6839      	ldr	r1, [r7, #0]
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 f985 	bl	80074ce <USBD_CtlError>
    return USBD_FAIL;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e08c      	b.n	80072e2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071ce:	b2db      	uxtb	r3, r3
 80071d0:	2b02      	cmp	r3, #2
 80071d2:	d002      	beq.n	80071da <USBD_SetConfig+0x3e>
 80071d4:	2b03      	cmp	r3, #3
 80071d6:	d029      	beq.n	800722c <USBD_SetConfig+0x90>
 80071d8:	e075      	b.n	80072c6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80071da:	4b44      	ldr	r3, [pc, #272]	; (80072ec <USBD_SetConfig+0x150>)
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d020      	beq.n	8007224 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80071e2:	4b42      	ldr	r3, [pc, #264]	; (80072ec <USBD_SetConfig+0x150>)
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	461a      	mov	r2, r3
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80071ec:	4b3f      	ldr	r3, [pc, #252]	; (80072ec <USBD_SetConfig+0x150>)
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	4619      	mov	r1, r3
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f7fe ffe7 	bl	80061c6 <USBD_SetClassConfig>
 80071f8:	4603      	mov	r3, r0
 80071fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80071fc:	7bfb      	ldrb	r3, [r7, #15]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d008      	beq.n	8007214 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007202:	6839      	ldr	r1, [r7, #0]
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 f962 	bl	80074ce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2202      	movs	r2, #2
 800720e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007212:	e065      	b.n	80072e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 fa25 	bl	8007664 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2203      	movs	r2, #3
 800721e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007222:	e05d      	b.n	80072e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f000 fa1d 	bl	8007664 <USBD_CtlSendStatus>
      break;
 800722a:	e059      	b.n	80072e0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800722c:	4b2f      	ldr	r3, [pc, #188]	; (80072ec <USBD_SetConfig+0x150>)
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d112      	bne.n	800725a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2202      	movs	r2, #2
 8007238:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800723c:	4b2b      	ldr	r3, [pc, #172]	; (80072ec <USBD_SetConfig+0x150>)
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	461a      	mov	r2, r3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007246:	4b29      	ldr	r3, [pc, #164]	; (80072ec <USBD_SetConfig+0x150>)
 8007248:	781b      	ldrb	r3, [r3, #0]
 800724a:	4619      	mov	r1, r3
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f7fe ffd6 	bl	80061fe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fa06 	bl	8007664 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007258:	e042      	b.n	80072e0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800725a:	4b24      	ldr	r3, [pc, #144]	; (80072ec <USBD_SetConfig+0x150>)
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	461a      	mov	r2, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	429a      	cmp	r2, r3
 8007266:	d02a      	beq.n	80072be <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	b2db      	uxtb	r3, r3
 800726e:	4619      	mov	r1, r3
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f7fe ffc4 	bl	80061fe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007276:	4b1d      	ldr	r3, [pc, #116]	; (80072ec <USBD_SetConfig+0x150>)
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	461a      	mov	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007280:	4b1a      	ldr	r3, [pc, #104]	; (80072ec <USBD_SetConfig+0x150>)
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	4619      	mov	r1, r3
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f7fe ff9d 	bl	80061c6 <USBD_SetClassConfig>
 800728c:	4603      	mov	r3, r0
 800728e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007290:	7bfb      	ldrb	r3, [r7, #15]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00f      	beq.n	80072b6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007296:	6839      	ldr	r1, [r7, #0]
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 f918 	bl	80074ce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	4619      	mov	r1, r3
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f7fe ffa9 	bl	80061fe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2202      	movs	r2, #2
 80072b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80072b4:	e014      	b.n	80072e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f000 f9d4 	bl	8007664 <USBD_CtlSendStatus>
      break;
 80072bc:	e010      	b.n	80072e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 f9d0 	bl	8007664 <USBD_CtlSendStatus>
      break;
 80072c4:	e00c      	b.n	80072e0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80072c6:	6839      	ldr	r1, [r7, #0]
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 f900 	bl	80074ce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80072ce:	4b07      	ldr	r3, [pc, #28]	; (80072ec <USBD_SetConfig+0x150>)
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	4619      	mov	r1, r3
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f7fe ff92 	bl	80061fe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80072da:	2303      	movs	r3, #3
 80072dc:	73fb      	strb	r3, [r7, #15]
      break;
 80072de:	bf00      	nop
  }

  return ret;
 80072e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3710      	adds	r7, #16
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	bf00      	nop
 80072ec:	200001a4 	.word	0x200001a4

080072f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	88db      	ldrh	r3, [r3, #6]
 80072fe:	2b01      	cmp	r3, #1
 8007300:	d004      	beq.n	800730c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007302:	6839      	ldr	r1, [r7, #0]
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 f8e2 	bl	80074ce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800730a:	e023      	b.n	8007354 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b02      	cmp	r3, #2
 8007316:	dc02      	bgt.n	800731e <USBD_GetConfig+0x2e>
 8007318:	2b00      	cmp	r3, #0
 800731a:	dc03      	bgt.n	8007324 <USBD_GetConfig+0x34>
 800731c:	e015      	b.n	800734a <USBD_GetConfig+0x5a>
 800731e:	2b03      	cmp	r3, #3
 8007320:	d00b      	beq.n	800733a <USBD_GetConfig+0x4a>
 8007322:	e012      	b.n	800734a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	3308      	adds	r3, #8
 800732e:	2201      	movs	r2, #1
 8007330:	4619      	mov	r1, r3
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f93c 	bl	80075b0 <USBD_CtlSendData>
        break;
 8007338:	e00c      	b.n	8007354 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	3304      	adds	r3, #4
 800733e:	2201      	movs	r2, #1
 8007340:	4619      	mov	r1, r3
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f934 	bl	80075b0 <USBD_CtlSendData>
        break;
 8007348:	e004      	b.n	8007354 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800734a:	6839      	ldr	r1, [r7, #0]
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 f8be 	bl	80074ce <USBD_CtlError>
        break;
 8007352:	bf00      	nop
}
 8007354:	bf00      	nop
 8007356:	3708      	adds	r7, #8
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}

0800735c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800736c:	b2db      	uxtb	r3, r3
 800736e:	3b01      	subs	r3, #1
 8007370:	2b02      	cmp	r3, #2
 8007372:	d81e      	bhi.n	80073b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	88db      	ldrh	r3, [r3, #6]
 8007378:	2b02      	cmp	r3, #2
 800737a:	d004      	beq.n	8007386 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800737c:	6839      	ldr	r1, [r7, #0]
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 f8a5 	bl	80074ce <USBD_CtlError>
        break;
 8007384:	e01a      	b.n	80073bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2201      	movs	r2, #1
 800738a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007392:	2b00      	cmp	r3, #0
 8007394:	d005      	beq.n	80073a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	f043 0202 	orr.w	r2, r3, #2
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	330c      	adds	r3, #12
 80073a6:	2202      	movs	r2, #2
 80073a8:	4619      	mov	r1, r3
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f900 	bl	80075b0 <USBD_CtlSendData>
      break;
 80073b0:	e004      	b.n	80073bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80073b2:	6839      	ldr	r1, [r7, #0]
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f88a 	bl	80074ce <USBD_CtlError>
      break;
 80073ba:	bf00      	nop
  }
}
 80073bc:	bf00      	nop
 80073be:	3708      	adds	r7, #8
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	885b      	ldrh	r3, [r3, #2]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d107      	bne.n	80073e6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2201      	movs	r2, #1
 80073da:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f000 f940 	bl	8007664 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80073e4:	e013      	b.n	800740e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	885b      	ldrh	r3, [r3, #2]
 80073ea:	2b02      	cmp	r3, #2
 80073ec:	d10b      	bne.n	8007406 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	889b      	ldrh	r3, [r3, #4]
 80073f2:	0a1b      	lsrs	r3, r3, #8
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	b2da      	uxtb	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 f930 	bl	8007664 <USBD_CtlSendStatus>
}
 8007404:	e003      	b.n	800740e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007406:	6839      	ldr	r1, [r7, #0]
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 f860 	bl	80074ce <USBD_CtlError>
}
 800740e:	bf00      	nop
 8007410:	3708      	adds	r7, #8
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b082      	sub	sp, #8
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
 800741e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007426:	b2db      	uxtb	r3, r3
 8007428:	3b01      	subs	r3, #1
 800742a:	2b02      	cmp	r3, #2
 800742c:	d80b      	bhi.n	8007446 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	885b      	ldrh	r3, [r3, #2]
 8007432:	2b01      	cmp	r3, #1
 8007434:	d10c      	bne.n	8007450 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f910 	bl	8007664 <USBD_CtlSendStatus>
      }
      break;
 8007444:	e004      	b.n	8007450 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007446:	6839      	ldr	r1, [r7, #0]
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f000 f840 	bl	80074ce <USBD_CtlError>
      break;
 800744e:	e000      	b.n	8007452 <USBD_ClrFeature+0x3c>
      break;
 8007450:	bf00      	nop
  }
}
 8007452:	bf00      	nop
 8007454:	3708      	adds	r7, #8
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b084      	sub	sp, #16
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
 8007462:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	781a      	ldrb	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	3301      	adds	r3, #1
 8007474:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	781a      	ldrb	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	3301      	adds	r3, #1
 8007482:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f7ff fa41 	bl	800690c <SWAPBYTE>
 800748a:	4603      	mov	r3, r0
 800748c:	461a      	mov	r2, r3
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	3301      	adds	r3, #1
 8007496:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	3301      	adds	r3, #1
 800749c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800749e:	68f8      	ldr	r0, [r7, #12]
 80074a0:	f7ff fa34 	bl	800690c <SWAPBYTE>
 80074a4:	4603      	mov	r3, r0
 80074a6:	461a      	mov	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	3301      	adds	r3, #1
 80074b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	3301      	adds	r3, #1
 80074b6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80074b8:	68f8      	ldr	r0, [r7, #12]
 80074ba:	f7ff fa27 	bl	800690c <SWAPBYTE>
 80074be:	4603      	mov	r3, r0
 80074c0:	461a      	mov	r2, r3
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	80da      	strh	r2, [r3, #6]
}
 80074c6:	bf00      	nop
 80074c8:	3710      	adds	r7, #16
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074ce:	b580      	push	{r7, lr}
 80074d0:	b082      	sub	sp, #8
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
 80074d6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80074d8:	2180      	movs	r1, #128	; 0x80
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 fd10 	bl	8007f00 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80074e0:	2100      	movs	r1, #0
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 fd0c 	bl	8007f00 <USBD_LL_StallEP>
}
 80074e8:	bf00      	nop
 80074ea:	3708      	adds	r7, #8
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b086      	sub	sp, #24
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80074fc:	2300      	movs	r3, #0
 80074fe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d036      	beq.n	8007574 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800750a:	6938      	ldr	r0, [r7, #16]
 800750c:	f000 f836 	bl	800757c <USBD_GetLen>
 8007510:	4603      	mov	r3, r0
 8007512:	3301      	adds	r3, #1
 8007514:	b29b      	uxth	r3, r3
 8007516:	005b      	lsls	r3, r3, #1
 8007518:	b29a      	uxth	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800751e:	7dfb      	ldrb	r3, [r7, #23]
 8007520:	68ba      	ldr	r2, [r7, #8]
 8007522:	4413      	add	r3, r2
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	7812      	ldrb	r2, [r2, #0]
 8007528:	701a      	strb	r2, [r3, #0]
  idx++;
 800752a:	7dfb      	ldrb	r3, [r7, #23]
 800752c:	3301      	adds	r3, #1
 800752e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007530:	7dfb      	ldrb	r3, [r7, #23]
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	4413      	add	r3, r2
 8007536:	2203      	movs	r2, #3
 8007538:	701a      	strb	r2, [r3, #0]
  idx++;
 800753a:	7dfb      	ldrb	r3, [r7, #23]
 800753c:	3301      	adds	r3, #1
 800753e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007540:	e013      	b.n	800756a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007542:	7dfb      	ldrb	r3, [r7, #23]
 8007544:	68ba      	ldr	r2, [r7, #8]
 8007546:	4413      	add	r3, r2
 8007548:	693a      	ldr	r2, [r7, #16]
 800754a:	7812      	ldrb	r2, [r2, #0]
 800754c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	3301      	adds	r3, #1
 8007552:	613b      	str	r3, [r7, #16]
    idx++;
 8007554:	7dfb      	ldrb	r3, [r7, #23]
 8007556:	3301      	adds	r3, #1
 8007558:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800755a:	7dfb      	ldrb	r3, [r7, #23]
 800755c:	68ba      	ldr	r2, [r7, #8]
 800755e:	4413      	add	r3, r2
 8007560:	2200      	movs	r2, #0
 8007562:	701a      	strb	r2, [r3, #0]
    idx++;
 8007564:	7dfb      	ldrb	r3, [r7, #23]
 8007566:	3301      	adds	r3, #1
 8007568:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d1e7      	bne.n	8007542 <USBD_GetString+0x52>
 8007572:	e000      	b.n	8007576 <USBD_GetString+0x86>
    return;
 8007574:	bf00      	nop
  }
}
 8007576:	3718      	adds	r7, #24
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007584:	2300      	movs	r3, #0
 8007586:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800758c:	e005      	b.n	800759a <USBD_GetLen+0x1e>
  {
    len++;
 800758e:	7bfb      	ldrb	r3, [r7, #15]
 8007590:	3301      	adds	r3, #1
 8007592:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	3301      	adds	r3, #1
 8007598:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d1f5      	bne.n	800758e <USBD_GetLen+0x12>
  }

  return len;
 80075a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3714      	adds	r7, #20
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2202      	movs	r2, #2
 80075c0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	2100      	movs	r1, #0
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	f000 fd1b 	bl	8008012 <USBD_LL_Transmit>

  return USBD_OK;
 80075dc:	2300      	movs	r3, #0
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3710      	adds	r7, #16
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}

080075e6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80075e6:	b580      	push	{r7, lr}
 80075e8:	b084      	sub	sp, #16
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	60f8      	str	r0, [r7, #12]
 80075ee:	60b9      	str	r1, [r7, #8]
 80075f0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	68ba      	ldr	r2, [r7, #8]
 80075f6:	2100      	movs	r1, #0
 80075f8:	68f8      	ldr	r0, [r7, #12]
 80075fa:	f000 fd0a 	bl	8008012 <USBD_LL_Transmit>

  return USBD_OK;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2203      	movs	r2, #3
 8007618:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	687a      	ldr	r2, [r7, #4]
 8007628:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	68ba      	ldr	r2, [r7, #8]
 8007630:	2100      	movs	r1, #0
 8007632:	68f8      	ldr	r0, [r7, #12]
 8007634:	f000 fd0e 	bl	8008054 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	3710      	adds	r7, #16
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}

08007642 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b084      	sub	sp, #16
 8007646:	af00      	add	r7, sp, #0
 8007648:	60f8      	str	r0, [r7, #12]
 800764a:	60b9      	str	r1, [r7, #8]
 800764c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	2100      	movs	r1, #0
 8007654:	68f8      	ldr	r0, [r7, #12]
 8007656:	f000 fcfd 	bl	8008054 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3710      	adds	r7, #16
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}

08007664 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2204      	movs	r2, #4
 8007670:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007674:	2300      	movs	r3, #0
 8007676:	2200      	movs	r2, #0
 8007678:	2100      	movs	r1, #0
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 fcc9 	bl	8008012 <USBD_LL_Transmit>

  return USBD_OK;
 8007680:	2300      	movs	r3, #0
}
 8007682:	4618      	mov	r0, r3
 8007684:	3708      	adds	r7, #8
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}

0800768a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b082      	sub	sp, #8
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2205      	movs	r2, #5
 8007696:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800769a:	2300      	movs	r3, #0
 800769c:	2200      	movs	r2, #0
 800769e:	2100      	movs	r1, #0
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 fcd7 	bl	8008054 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3708      	adds	r7, #8
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80076b4:	2200      	movs	r2, #0
 80076b6:	4912      	ldr	r1, [pc, #72]	; (8007700 <MX_USB_DEVICE_Init+0x50>)
 80076b8:	4812      	ldr	r0, [pc, #72]	; (8007704 <MX_USB_DEVICE_Init+0x54>)
 80076ba:	f7fe fd07 	bl	80060cc <USBD_Init>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d001      	beq.n	80076c8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80076c4:	f7f9 f976 	bl	80009b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80076c8:	490f      	ldr	r1, [pc, #60]	; (8007708 <MX_USB_DEVICE_Init+0x58>)
 80076ca:	480e      	ldr	r0, [pc, #56]	; (8007704 <MX_USB_DEVICE_Init+0x54>)
 80076cc:	f7fe fd2e 	bl	800612c <USBD_RegisterClass>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d001      	beq.n	80076da <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80076d6:	f7f9 f96d 	bl	80009b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80076da:	490c      	ldr	r1, [pc, #48]	; (800770c <MX_USB_DEVICE_Init+0x5c>)
 80076dc:	4809      	ldr	r0, [pc, #36]	; (8007704 <MX_USB_DEVICE_Init+0x54>)
 80076de:	f7fe fc1f 	bl	8005f20 <USBD_CDC_RegisterInterface>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d001      	beq.n	80076ec <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80076e8:	f7f9 f964 	bl	80009b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80076ec:	4805      	ldr	r0, [pc, #20]	; (8007704 <MX_USB_DEVICE_Init+0x54>)
 80076ee:	f7fe fd53 	bl	8006198 <USBD_Start>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d001      	beq.n	80076fc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80076f8:	f7f9 f95c 	bl	80009b4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80076fc:	bf00      	nop
 80076fe:	bd80      	pop	{r7, pc}
 8007700:	200000ac 	.word	0x200000ac
 8007704:	200001a8 	.word	0x200001a8
 8007708:	20000018 	.word	0x20000018
 800770c:	20000098 	.word	0x20000098

08007710 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007714:	2200      	movs	r2, #0
 8007716:	4905      	ldr	r1, [pc, #20]	; (800772c <CDC_Init_FS+0x1c>)
 8007718:	4805      	ldr	r0, [pc, #20]	; (8007730 <CDC_Init_FS+0x20>)
 800771a:	f7fe fc1b 	bl	8005f54 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800771e:	4905      	ldr	r1, [pc, #20]	; (8007734 <CDC_Init_FS+0x24>)
 8007720:	4803      	ldr	r0, [pc, #12]	; (8007730 <CDC_Init_FS+0x20>)
 8007722:	f7fe fc39 	bl	8005f98 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007726:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007728:	4618      	mov	r0, r3
 800772a:	bd80      	pop	{r7, pc}
 800772c:	20000c84 	.word	0x20000c84
 8007730:	200001a8 	.word	0x200001a8
 8007734:	20000484 	.word	0x20000484

08007738 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007738:	b480      	push	{r7}
 800773a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800773c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800773e:	4618      	mov	r0, r3
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr

08007748 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	4603      	mov	r3, r0
 8007750:	6039      	str	r1, [r7, #0]
 8007752:	71fb      	strb	r3, [r7, #7]
 8007754:	4613      	mov	r3, r2
 8007756:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007758:	79fb      	ldrb	r3, [r7, #7]
 800775a:	2b23      	cmp	r3, #35	; 0x23
 800775c:	d84a      	bhi.n	80077f4 <CDC_Control_FS+0xac>
 800775e:	a201      	add	r2, pc, #4	; (adr r2, 8007764 <CDC_Control_FS+0x1c>)
 8007760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007764:	080077f5 	.word	0x080077f5
 8007768:	080077f5 	.word	0x080077f5
 800776c:	080077f5 	.word	0x080077f5
 8007770:	080077f5 	.word	0x080077f5
 8007774:	080077f5 	.word	0x080077f5
 8007778:	080077f5 	.word	0x080077f5
 800777c:	080077f5 	.word	0x080077f5
 8007780:	080077f5 	.word	0x080077f5
 8007784:	080077f5 	.word	0x080077f5
 8007788:	080077f5 	.word	0x080077f5
 800778c:	080077f5 	.word	0x080077f5
 8007790:	080077f5 	.word	0x080077f5
 8007794:	080077f5 	.word	0x080077f5
 8007798:	080077f5 	.word	0x080077f5
 800779c:	080077f5 	.word	0x080077f5
 80077a0:	080077f5 	.word	0x080077f5
 80077a4:	080077f5 	.word	0x080077f5
 80077a8:	080077f5 	.word	0x080077f5
 80077ac:	080077f5 	.word	0x080077f5
 80077b0:	080077f5 	.word	0x080077f5
 80077b4:	080077f5 	.word	0x080077f5
 80077b8:	080077f5 	.word	0x080077f5
 80077bc:	080077f5 	.word	0x080077f5
 80077c0:	080077f5 	.word	0x080077f5
 80077c4:	080077f5 	.word	0x080077f5
 80077c8:	080077f5 	.word	0x080077f5
 80077cc:	080077f5 	.word	0x080077f5
 80077d0:	080077f5 	.word	0x080077f5
 80077d4:	080077f5 	.word	0x080077f5
 80077d8:	080077f5 	.word	0x080077f5
 80077dc:	080077f5 	.word	0x080077f5
 80077e0:	080077f5 	.word	0x080077f5
 80077e4:	080077f5 	.word	0x080077f5
 80077e8:	080077f5 	.word	0x080077f5
 80077ec:	080077f5 	.word	0x080077f5
 80077f0:	080077f5 	.word	0x080077f5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80077f4:	bf00      	nop
  }

  return (USBD_OK);
 80077f6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800780e:	6879      	ldr	r1, [r7, #4]
 8007810:	4813      	ldr	r0, [pc, #76]	; (8007860 <CDC_Receive_FS+0x5c>)
 8007812:	f7fe fbc1 	bl	8005f98 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007816:	4812      	ldr	r0, [pc, #72]	; (8007860 <CDC_Receive_FS+0x5c>)
 8007818:	f7fe fc22 	bl	8006060 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf,*Len);
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	b29b      	uxth	r3, r3
 8007822:	4619      	mov	r1, r3
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f000 f81f 	bl	8007868 <CDC_Transmit_FS>
  if(Buf[0] == '1'){
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	2b31      	cmp	r3, #49	; 0x31
 8007830:	d106      	bne.n	8007840 <CDC_Receive_FS+0x3c>
	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8007832:	2201      	movs	r2, #1
 8007834:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007838:	480a      	ldr	r0, [pc, #40]	; (8007864 <CDC_Receive_FS+0x60>)
 800783a:	f7fa fc1d 	bl	8002078 <HAL_GPIO_WritePin>
 800783e:	e009      	b.n	8007854 <CDC_Receive_FS+0x50>
  }
  else if(Buf[0] == '0'){
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	2b30      	cmp	r3, #48	; 0x30
 8007846:	d105      	bne.n	8007854 <CDC_Receive_FS+0x50>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8007848:	2200      	movs	r2, #0
 800784a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800784e:	4805      	ldr	r0, [pc, #20]	; (8007864 <CDC_Receive_FS+0x60>)
 8007850:	f7fa fc12 	bl	8002078 <HAL_GPIO_WritePin>
  }
  return (USBD_OK);
 8007854:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007856:	4618      	mov	r0, r3
 8007858:	3708      	adds	r7, #8
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	200001a8 	.word	0x200001a8
 8007864:	40020c00 	.word	0x40020c00

08007868 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	460b      	mov	r3, r1
 8007872:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007874:	2300      	movs	r3, #0
 8007876:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007878:	4b0d      	ldr	r3, [pc, #52]	; (80078b0 <CDC_Transmit_FS+0x48>)
 800787a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800787e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007886:	2b00      	cmp	r3, #0
 8007888:	d001      	beq.n	800788e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800788a:	2301      	movs	r3, #1
 800788c:	e00b      	b.n	80078a6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800788e:	887b      	ldrh	r3, [r7, #2]
 8007890:	461a      	mov	r2, r3
 8007892:	6879      	ldr	r1, [r7, #4]
 8007894:	4806      	ldr	r0, [pc, #24]	; (80078b0 <CDC_Transmit_FS+0x48>)
 8007896:	f7fe fb5d 	bl	8005f54 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800789a:	4805      	ldr	r0, [pc, #20]	; (80078b0 <CDC_Transmit_FS+0x48>)
 800789c:	f7fe fb9a 	bl	8005fd4 <USBD_CDC_TransmitPacket>
 80078a0:	4603      	mov	r3, r0
 80078a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80078a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3710      	adds	r7, #16
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}
 80078ae:	bf00      	nop
 80078b0:	200001a8 	.word	0x200001a8

080078b4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b087      	sub	sp, #28
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	60f8      	str	r0, [r7, #12]
 80078bc:	60b9      	str	r1, [r7, #8]
 80078be:	4613      	mov	r3, r2
 80078c0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80078c2:	2300      	movs	r3, #0
 80078c4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80078c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	371c      	adds	r7, #28
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr
	...

080078d8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
 80078de:	4603      	mov	r3, r0
 80078e0:	6039      	str	r1, [r7, #0]
 80078e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	2212      	movs	r2, #18
 80078e8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80078ea:	4b03      	ldr	r3, [pc, #12]	; (80078f8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr
 80078f8:	200000c8 	.word	0x200000c8

080078fc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	4603      	mov	r3, r0
 8007904:	6039      	str	r1, [r7, #0]
 8007906:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	2204      	movs	r2, #4
 800790c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800790e:	4b03      	ldr	r3, [pc, #12]	; (800791c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007910:	4618      	mov	r0, r3
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr
 800791c:	200000dc 	.word	0x200000dc

08007920 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b082      	sub	sp, #8
 8007924:	af00      	add	r7, sp, #0
 8007926:	4603      	mov	r3, r0
 8007928:	6039      	str	r1, [r7, #0]
 800792a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800792c:	79fb      	ldrb	r3, [r7, #7]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d105      	bne.n	800793e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007932:	683a      	ldr	r2, [r7, #0]
 8007934:	4907      	ldr	r1, [pc, #28]	; (8007954 <USBD_FS_ProductStrDescriptor+0x34>)
 8007936:	4808      	ldr	r0, [pc, #32]	; (8007958 <USBD_FS_ProductStrDescriptor+0x38>)
 8007938:	f7ff fdda 	bl	80074f0 <USBD_GetString>
 800793c:	e004      	b.n	8007948 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800793e:	683a      	ldr	r2, [r7, #0]
 8007940:	4904      	ldr	r1, [pc, #16]	; (8007954 <USBD_FS_ProductStrDescriptor+0x34>)
 8007942:	4805      	ldr	r0, [pc, #20]	; (8007958 <USBD_FS_ProductStrDescriptor+0x38>)
 8007944:	f7ff fdd4 	bl	80074f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007948:	4b02      	ldr	r3, [pc, #8]	; (8007954 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800794a:	4618      	mov	r0, r3
 800794c:	3708      	adds	r7, #8
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	20001484 	.word	0x20001484
 8007958:	08008bac 	.word	0x08008bac

0800795c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	4603      	mov	r3, r0
 8007964:	6039      	str	r1, [r7, #0]
 8007966:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	4904      	ldr	r1, [pc, #16]	; (800797c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800796c:	4804      	ldr	r0, [pc, #16]	; (8007980 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800796e:	f7ff fdbf 	bl	80074f0 <USBD_GetString>
  return USBD_StrDesc;
 8007972:	4b02      	ldr	r3, [pc, #8]	; (800797c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007974:	4618      	mov	r0, r3
 8007976:	3708      	adds	r7, #8
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}
 800797c:	20001484 	.word	0x20001484
 8007980:	08008bc4 	.word	0x08008bc4

08007984 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	4603      	mov	r3, r0
 800798c:	6039      	str	r1, [r7, #0]
 800798e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	221a      	movs	r2, #26
 8007994:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007996:	f000 f843 	bl	8007a20 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800799a:	4b02      	ldr	r3, [pc, #8]	; (80079a4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800799c:	4618      	mov	r0, r3
 800799e:	3708      	adds	r7, #8
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	200000e0 	.word	0x200000e0

080079a8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	4603      	mov	r3, r0
 80079b0:	6039      	str	r1, [r7, #0]
 80079b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80079b4:	79fb      	ldrb	r3, [r7, #7]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d105      	bne.n	80079c6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80079ba:	683a      	ldr	r2, [r7, #0]
 80079bc:	4907      	ldr	r1, [pc, #28]	; (80079dc <USBD_FS_ConfigStrDescriptor+0x34>)
 80079be:	4808      	ldr	r0, [pc, #32]	; (80079e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80079c0:	f7ff fd96 	bl	80074f0 <USBD_GetString>
 80079c4:	e004      	b.n	80079d0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80079c6:	683a      	ldr	r2, [r7, #0]
 80079c8:	4904      	ldr	r1, [pc, #16]	; (80079dc <USBD_FS_ConfigStrDescriptor+0x34>)
 80079ca:	4805      	ldr	r0, [pc, #20]	; (80079e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80079cc:	f7ff fd90 	bl	80074f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80079d0:	4b02      	ldr	r3, [pc, #8]	; (80079dc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3708      	adds	r7, #8
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	20001484 	.word	0x20001484
 80079e0:	08008bd8 	.word	0x08008bd8

080079e4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b082      	sub	sp, #8
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	4603      	mov	r3, r0
 80079ec:	6039      	str	r1, [r7, #0]
 80079ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80079f0:	79fb      	ldrb	r3, [r7, #7]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d105      	bne.n	8007a02 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80079f6:	683a      	ldr	r2, [r7, #0]
 80079f8:	4907      	ldr	r1, [pc, #28]	; (8007a18 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80079fa:	4808      	ldr	r0, [pc, #32]	; (8007a1c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80079fc:	f7ff fd78 	bl	80074f0 <USBD_GetString>
 8007a00:	e004      	b.n	8007a0c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007a02:	683a      	ldr	r2, [r7, #0]
 8007a04:	4904      	ldr	r1, [pc, #16]	; (8007a18 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007a06:	4805      	ldr	r0, [pc, #20]	; (8007a1c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007a08:	f7ff fd72 	bl	80074f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007a0c:	4b02      	ldr	r3, [pc, #8]	; (8007a18 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3708      	adds	r7, #8
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	20001484 	.word	0x20001484
 8007a1c:	08008be4 	.word	0x08008be4

08007a20 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007a26:	4b0f      	ldr	r3, [pc, #60]	; (8007a64 <Get_SerialNum+0x44>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007a2c:	4b0e      	ldr	r3, [pc, #56]	; (8007a68 <Get_SerialNum+0x48>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007a32:	4b0e      	ldr	r3, [pc, #56]	; (8007a6c <Get_SerialNum+0x4c>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d009      	beq.n	8007a5a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007a46:	2208      	movs	r2, #8
 8007a48:	4909      	ldr	r1, [pc, #36]	; (8007a70 <Get_SerialNum+0x50>)
 8007a4a:	68f8      	ldr	r0, [r7, #12]
 8007a4c:	f000 f814 	bl	8007a78 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007a50:	2204      	movs	r2, #4
 8007a52:	4908      	ldr	r1, [pc, #32]	; (8007a74 <Get_SerialNum+0x54>)
 8007a54:	68b8      	ldr	r0, [r7, #8]
 8007a56:	f000 f80f 	bl	8007a78 <IntToUnicode>
  }
}
 8007a5a:	bf00      	nop
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	1fff7a10 	.word	0x1fff7a10
 8007a68:	1fff7a14 	.word	0x1fff7a14
 8007a6c:	1fff7a18 	.word	0x1fff7a18
 8007a70:	200000e2 	.word	0x200000e2
 8007a74:	200000f2 	.word	0x200000f2

08007a78 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b087      	sub	sp, #28
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	4613      	mov	r3, r2
 8007a84:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007a86:	2300      	movs	r3, #0
 8007a88:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	75fb      	strb	r3, [r7, #23]
 8007a8e:	e027      	b.n	8007ae0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	0f1b      	lsrs	r3, r3, #28
 8007a94:	2b09      	cmp	r3, #9
 8007a96:	d80b      	bhi.n	8007ab0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	0f1b      	lsrs	r3, r3, #28
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	7dfb      	ldrb	r3, [r7, #23]
 8007aa0:	005b      	lsls	r3, r3, #1
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	440b      	add	r3, r1
 8007aa8:	3230      	adds	r2, #48	; 0x30
 8007aaa:	b2d2      	uxtb	r2, r2
 8007aac:	701a      	strb	r2, [r3, #0]
 8007aae:	e00a      	b.n	8007ac6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	0f1b      	lsrs	r3, r3, #28
 8007ab4:	b2da      	uxtb	r2, r3
 8007ab6:	7dfb      	ldrb	r3, [r7, #23]
 8007ab8:	005b      	lsls	r3, r3, #1
 8007aba:	4619      	mov	r1, r3
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	440b      	add	r3, r1
 8007ac0:	3237      	adds	r2, #55	; 0x37
 8007ac2:	b2d2      	uxtb	r2, r2
 8007ac4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	011b      	lsls	r3, r3, #4
 8007aca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007acc:	7dfb      	ldrb	r3, [r7, #23]
 8007ace:	005b      	lsls	r3, r3, #1
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007ada:	7dfb      	ldrb	r3, [r7, #23]
 8007adc:	3301      	adds	r3, #1
 8007ade:	75fb      	strb	r3, [r7, #23]
 8007ae0:	7dfa      	ldrb	r2, [r7, #23]
 8007ae2:	79fb      	ldrb	r3, [r7, #7]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d3d3      	bcc.n	8007a90 <IntToUnicode+0x18>
  }
}
 8007ae8:	bf00      	nop
 8007aea:	bf00      	nop
 8007aec:	371c      	adds	r7, #28
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
	...

08007af8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b08a      	sub	sp, #40	; 0x28
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b00:	f107 0314 	add.w	r3, r7, #20
 8007b04:	2200      	movs	r2, #0
 8007b06:	601a      	str	r2, [r3, #0]
 8007b08:	605a      	str	r2, [r3, #4]
 8007b0a:	609a      	str	r2, [r3, #8]
 8007b0c:	60da      	str	r2, [r3, #12]
 8007b0e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b18:	d14b      	bne.n	8007bb2 <HAL_PCD_MspInit+0xba>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	613b      	str	r3, [r7, #16]
 8007b1e:	4b27      	ldr	r3, [pc, #156]	; (8007bbc <HAL_PCD_MspInit+0xc4>)
 8007b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b22:	4a26      	ldr	r2, [pc, #152]	; (8007bbc <HAL_PCD_MspInit+0xc4>)
 8007b24:	f043 0301 	orr.w	r3, r3, #1
 8007b28:	6313      	str	r3, [r2, #48]	; 0x30
 8007b2a:	4b24      	ldr	r3, [pc, #144]	; (8007bbc <HAL_PCD_MspInit+0xc4>)
 8007b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2e:	f003 0301 	and.w	r3, r3, #1
 8007b32:	613b      	str	r3, [r7, #16]
 8007b34:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8007b36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b3c:	2302      	movs	r3, #2
 8007b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b40:	2300      	movs	r3, #0
 8007b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b44:	2300      	movs	r3, #0
 8007b46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007b48:	230a      	movs	r3, #10
 8007b4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b4c:	f107 0314 	add.w	r3, r7, #20
 8007b50:	4619      	mov	r1, r3
 8007b52:	481b      	ldr	r0, [pc, #108]	; (8007bc0 <HAL_PCD_MspInit+0xc8>)
 8007b54:	f7fa f8dc 	bl	8001d10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8007b58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b5e:	2302      	movs	r3, #2
 8007b60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007b62:	2301      	movs	r3, #1
 8007b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b66:	2300      	movs	r3, #0
 8007b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007b6a:	230a      	movs	r3, #10
 8007b6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b6e:	f107 0314 	add.w	r3, r7, #20
 8007b72:	4619      	mov	r1, r3
 8007b74:	4812      	ldr	r0, [pc, #72]	; (8007bc0 <HAL_PCD_MspInit+0xc8>)
 8007b76:	f7fa f8cb 	bl	8001d10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007b7a:	4b10      	ldr	r3, [pc, #64]	; (8007bbc <HAL_PCD_MspInit+0xc4>)
 8007b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b7e:	4a0f      	ldr	r2, [pc, #60]	; (8007bbc <HAL_PCD_MspInit+0xc4>)
 8007b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b84:	6353      	str	r3, [r2, #52]	; 0x34
 8007b86:	2300      	movs	r3, #0
 8007b88:	60fb      	str	r3, [r7, #12]
 8007b8a:	4b0c      	ldr	r3, [pc, #48]	; (8007bbc <HAL_PCD_MspInit+0xc4>)
 8007b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b8e:	4a0b      	ldr	r2, [pc, #44]	; (8007bbc <HAL_PCD_MspInit+0xc4>)
 8007b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007b94:	6453      	str	r3, [r2, #68]	; 0x44
 8007b96:	4b09      	ldr	r3, [pc, #36]	; (8007bbc <HAL_PCD_MspInit+0xc4>)
 8007b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b9e:	60fb      	str	r3, [r7, #12]
 8007ba0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	2043      	movs	r0, #67	; 0x43
 8007ba8:	f7fa f87b 	bl	8001ca2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007bac:	2043      	movs	r0, #67	; 0x43
 8007bae:	f7fa f894 	bl	8001cda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007bb2:	bf00      	nop
 8007bb4:	3728      	adds	r7, #40	; 0x28
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	40023800 	.word	0x40023800
 8007bc0:	40020000 	.word	0x40020000

08007bc4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b082      	sub	sp, #8
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007bd8:	4619      	mov	r1, r3
 8007bda:	4610      	mov	r0, r2
 8007bdc:	f7fe fb29 	bl	8006232 <USBD_LL_SetupStage>
}
 8007be0:	bf00      	nop
 8007be2:	3708      	adds	r7, #8
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b082      	sub	sp, #8
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8007bfa:	78fa      	ldrb	r2, [r7, #3]
 8007bfc:	6879      	ldr	r1, [r7, #4]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	00db      	lsls	r3, r3, #3
 8007c02:	4413      	add	r3, r2
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	440b      	add	r3, r1
 8007c08:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	78fb      	ldrb	r3, [r7, #3]
 8007c10:	4619      	mov	r1, r3
 8007c12:	f7fe fb63 	bl	80062dc <USBD_LL_DataOutStage>
}
 8007c16:	bf00      	nop
 8007c18:	3708      	adds	r7, #8
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}

08007c1e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b082      	sub	sp, #8
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	6078      	str	r0, [r7, #4]
 8007c26:	460b      	mov	r3, r1
 8007c28:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8007c30:	78fa      	ldrb	r2, [r7, #3]
 8007c32:	6879      	ldr	r1, [r7, #4]
 8007c34:	4613      	mov	r3, r2
 8007c36:	00db      	lsls	r3, r3, #3
 8007c38:	4413      	add	r3, r2
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	440b      	add	r3, r1
 8007c3e:	334c      	adds	r3, #76	; 0x4c
 8007c40:	681a      	ldr	r2, [r3, #0]
 8007c42:	78fb      	ldrb	r3, [r7, #3]
 8007c44:	4619      	mov	r1, r3
 8007c46:	f7fe fbfc 	bl	8006442 <USBD_LL_DataInStage>
}
 8007c4a:	bf00      	nop
 8007c4c:	3708      	adds	r7, #8
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}

08007c52 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c52:	b580      	push	{r7, lr}
 8007c54:	b082      	sub	sp, #8
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007c60:	4618      	mov	r0, r3
 8007c62:	f7fe fd30 	bl	80066c6 <USBD_LL_SOF>
}
 8007c66:	bf00      	nop
 8007c68:	3708      	adds	r7, #8
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	b084      	sub	sp, #16
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007c76:	2301      	movs	r3, #1
 8007c78:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	68db      	ldr	r3, [r3, #12]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d102      	bne.n	8007c88 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8007c82:	2300      	movs	r3, #0
 8007c84:	73fb      	strb	r3, [r7, #15]
 8007c86:	e008      	b.n	8007c9a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	2b02      	cmp	r3, #2
 8007c8e:	d102      	bne.n	8007c96 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007c90:	2301      	movs	r3, #1
 8007c92:	73fb      	strb	r3, [r7, #15]
 8007c94:	e001      	b.n	8007c9a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8007c96:	f7f8 fe8d 	bl	80009b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007ca0:	7bfa      	ldrb	r2, [r7, #15]
 8007ca2:	4611      	mov	r1, r2
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7fe fcd0 	bl	800664a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f7fe fc78 	bl	80065a6 <USBD_LL_Reset>
}
 8007cb6:	bf00      	nop
 8007cb8:	3710      	adds	r7, #16
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}
	...

08007cc0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b082      	sub	sp, #8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7fe fccb 	bl	800666a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	687a      	ldr	r2, [r7, #4]
 8007ce0:	6812      	ldr	r2, [r2, #0]
 8007ce2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007ce6:	f043 0301 	orr.w	r3, r3, #1
 8007cea:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a1b      	ldr	r3, [r3, #32]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d005      	beq.n	8007d00 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007cf4:	4b04      	ldr	r3, [pc, #16]	; (8007d08 <HAL_PCD_SuspendCallback+0x48>)
 8007cf6:	691b      	ldr	r3, [r3, #16]
 8007cf8:	4a03      	ldr	r2, [pc, #12]	; (8007d08 <HAL_PCD_SuspendCallback+0x48>)
 8007cfa:	f043 0306 	orr.w	r3, r3, #6
 8007cfe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007d00:	bf00      	nop
 8007d02:	3708      	adds	r7, #8
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	e000ed00 	.word	0xe000ed00

08007d0c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b082      	sub	sp, #8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7fe fcbb 	bl	8006696 <USBD_LL_Resume>
}
 8007d20:	bf00      	nop
 8007d22:	3708      	adds	r7, #8
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	460b      	mov	r3, r1
 8007d32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007d3a:	78fa      	ldrb	r2, [r7, #3]
 8007d3c:	4611      	mov	r1, r2
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f7fe fd13 	bl	800676a <USBD_LL_IsoOUTIncomplete>
}
 8007d44:	bf00      	nop
 8007d46:	3708      	adds	r7, #8
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b082      	sub	sp, #8
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	460b      	mov	r3, r1
 8007d56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007d5e:	78fa      	ldrb	r2, [r7, #3]
 8007d60:	4611      	mov	r1, r2
 8007d62:	4618      	mov	r0, r3
 8007d64:	f7fe fccf 	bl	8006706 <USBD_LL_IsoINIncomplete>
}
 8007d68:	bf00      	nop
 8007d6a:	3708      	adds	r7, #8
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7fe fd25 	bl	80067ce <USBD_LL_DevConnected>
}
 8007d84:	bf00      	nop
 8007d86:	3708      	adds	r7, #8
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}

08007d8c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b082      	sub	sp, #8
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7fe fd22 	bl	80067e4 <USBD_LL_DevDisconnected>
}
 8007da0:	bf00      	nop
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d13c      	bne.n	8007e32 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007db8:	4a20      	ldr	r2, [pc, #128]	; (8007e3c <USBD_LL_Init+0x94>)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a1e      	ldr	r2, [pc, #120]	; (8007e3c <USBD_LL_Init+0x94>)
 8007dc4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007dc8:	4b1c      	ldr	r3, [pc, #112]	; (8007e3c <USBD_LL_Init+0x94>)
 8007dca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007dce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007dd0:	4b1a      	ldr	r3, [pc, #104]	; (8007e3c <USBD_LL_Init+0x94>)
 8007dd2:	2204      	movs	r2, #4
 8007dd4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007dd6:	4b19      	ldr	r3, [pc, #100]	; (8007e3c <USBD_LL_Init+0x94>)
 8007dd8:	2202      	movs	r2, #2
 8007dda:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007ddc:	4b17      	ldr	r3, [pc, #92]	; (8007e3c <USBD_LL_Init+0x94>)
 8007dde:	2200      	movs	r2, #0
 8007de0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007de2:	4b16      	ldr	r3, [pc, #88]	; (8007e3c <USBD_LL_Init+0x94>)
 8007de4:	2202      	movs	r2, #2
 8007de6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007de8:	4b14      	ldr	r3, [pc, #80]	; (8007e3c <USBD_LL_Init+0x94>)
 8007dea:	2200      	movs	r2, #0
 8007dec:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007dee:	4b13      	ldr	r3, [pc, #76]	; (8007e3c <USBD_LL_Init+0x94>)
 8007df0:	2200      	movs	r2, #0
 8007df2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007df4:	4b11      	ldr	r3, [pc, #68]	; (8007e3c <USBD_LL_Init+0x94>)
 8007df6:	2200      	movs	r2, #0
 8007df8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007dfa:	4b10      	ldr	r3, [pc, #64]	; (8007e3c <USBD_LL_Init+0x94>)
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007e00:	4b0e      	ldr	r3, [pc, #56]	; (8007e3c <USBD_LL_Init+0x94>)
 8007e02:	2200      	movs	r2, #0
 8007e04:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007e06:	480d      	ldr	r0, [pc, #52]	; (8007e3c <USBD_LL_Init+0x94>)
 8007e08:	f7fa f94f 	bl	80020aa <HAL_PCD_Init>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d001      	beq.n	8007e16 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007e12:	f7f8 fdcf 	bl	80009b4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007e16:	2180      	movs	r1, #128	; 0x80
 8007e18:	4808      	ldr	r0, [pc, #32]	; (8007e3c <USBD_LL_Init+0x94>)
 8007e1a:	f7fb fba6 	bl	800356a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007e1e:	2240      	movs	r2, #64	; 0x40
 8007e20:	2100      	movs	r1, #0
 8007e22:	4806      	ldr	r0, [pc, #24]	; (8007e3c <USBD_LL_Init+0x94>)
 8007e24:	f7fb fb5a 	bl	80034dc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007e28:	2280      	movs	r2, #128	; 0x80
 8007e2a:	2101      	movs	r1, #1
 8007e2c:	4803      	ldr	r0, [pc, #12]	; (8007e3c <USBD_LL_Init+0x94>)
 8007e2e:	f7fb fb55 	bl	80034dc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3708      	adds	r7, #8
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	20001684 	.word	0x20001684

08007e40 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7fa fa44 	bl	80022e4 <HAL_PCD_Start>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
 8007e62:	4618      	mov	r0, r3
 8007e64:	f000 f942 	bl	80080ec <USBD_Get_USB_Status>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3710      	adds	r7, #16
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}

08007e76 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b084      	sub	sp, #16
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
 8007e7e:	4608      	mov	r0, r1
 8007e80:	4611      	mov	r1, r2
 8007e82:	461a      	mov	r2, r3
 8007e84:	4603      	mov	r3, r0
 8007e86:	70fb      	strb	r3, [r7, #3]
 8007e88:	460b      	mov	r3, r1
 8007e8a:	70bb      	strb	r3, [r7, #2]
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e90:	2300      	movs	r3, #0
 8007e92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e94:	2300      	movs	r3, #0
 8007e96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8007e9e:	78bb      	ldrb	r3, [r7, #2]
 8007ea0:	883a      	ldrh	r2, [r7, #0]
 8007ea2:	78f9      	ldrb	r1, [r7, #3]
 8007ea4:	f7fa ff15 	bl	8002cd2 <HAL_PCD_EP_Open>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007eac:	7bfb      	ldrb	r3, [r7, #15]
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f000 f91c 	bl	80080ec <USBD_Get_USB_Status>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007eb8:	7bbb      	ldrb	r3, [r7, #14]
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3710      	adds	r7, #16
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}

08007ec2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ec2:	b580      	push	{r7, lr}
 8007ec4:	b084      	sub	sp, #16
 8007ec6:	af00      	add	r7, sp, #0
 8007ec8:	6078      	str	r0, [r7, #4]
 8007eca:	460b      	mov	r3, r1
 8007ecc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007edc:	78fa      	ldrb	r2, [r7, #3]
 8007ede:	4611      	mov	r1, r2
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7fa ff5e 	bl	8002da2 <HAL_PCD_EP_Close>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007eea:	7bfb      	ldrb	r3, [r7, #15]
 8007eec:	4618      	mov	r0, r3
 8007eee:	f000 f8fd 	bl	80080ec <USBD_Get_USB_Status>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ef6:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3710      	adds	r7, #16
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b084      	sub	sp, #16
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	460b      	mov	r3, r1
 8007f0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f10:	2300      	movs	r3, #0
 8007f12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007f1a:	78fa      	ldrb	r2, [r7, #3]
 8007f1c:	4611      	mov	r1, r2
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7fb f836 	bl	8002f90 <HAL_PCD_EP_SetStall>
 8007f24:	4603      	mov	r3, r0
 8007f26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f28:	7bfb      	ldrb	r3, [r7, #15]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f000 f8de 	bl	80080ec <USBD_Get_USB_Status>
 8007f30:	4603      	mov	r3, r0
 8007f32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f34:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}

08007f3e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007f3e:	b580      	push	{r7, lr}
 8007f40:	b084      	sub	sp, #16
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	6078      	str	r0, [r7, #4]
 8007f46:	460b      	mov	r3, r1
 8007f48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007f58:	78fa      	ldrb	r2, [r7, #3]
 8007f5a:	4611      	mov	r1, r2
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f7fb f87b 	bl	8003058 <HAL_PCD_EP_ClrStall>
 8007f62:	4603      	mov	r3, r0
 8007f64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f66:	7bfb      	ldrb	r3, [r7, #15]
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f000 f8bf 	bl	80080ec <USBD_Get_USB_Status>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f72:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	3710      	adds	r7, #16
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b085      	sub	sp, #20
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	460b      	mov	r3, r1
 8007f86:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007f8e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007f90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	da0b      	bge.n	8007fb0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007f98:	78fb      	ldrb	r3, [r7, #3]
 8007f9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007f9e:	68f9      	ldr	r1, [r7, #12]
 8007fa0:	4613      	mov	r3, r2
 8007fa2:	00db      	lsls	r3, r3, #3
 8007fa4:	4413      	add	r3, r2
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	440b      	add	r3, r1
 8007faa:	333e      	adds	r3, #62	; 0x3e
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	e00b      	b.n	8007fc8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007fb0:	78fb      	ldrb	r3, [r7, #3]
 8007fb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007fb6:	68f9      	ldr	r1, [r7, #12]
 8007fb8:	4613      	mov	r3, r2
 8007fba:	00db      	lsls	r3, r3, #3
 8007fbc:	4413      	add	r3, r2
 8007fbe:	009b      	lsls	r3, r3, #2
 8007fc0:	440b      	add	r3, r1
 8007fc2:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8007fc6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3714      	adds	r7, #20
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	460b      	mov	r3, r1
 8007fde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007fee:	78fa      	ldrb	r2, [r7, #3]
 8007ff0:	4611      	mov	r1, r2
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f7fa fe48 	bl	8002c88 <HAL_PCD_SetAddress>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ffc:	7bfb      	ldrb	r3, [r7, #15]
 8007ffe:	4618      	mov	r0, r3
 8008000:	f000 f874 	bl	80080ec <USBD_Get_USB_Status>
 8008004:	4603      	mov	r3, r0
 8008006:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008008:	7bbb      	ldrb	r3, [r7, #14]
}
 800800a:	4618      	mov	r0, r3
 800800c:	3710      	adds	r7, #16
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}

08008012 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b086      	sub	sp, #24
 8008016:	af00      	add	r7, sp, #0
 8008018:	60f8      	str	r0, [r7, #12]
 800801a:	607a      	str	r2, [r7, #4]
 800801c:	603b      	str	r3, [r7, #0]
 800801e:	460b      	mov	r3, r1
 8008020:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008022:	2300      	movs	r3, #0
 8008024:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008026:	2300      	movs	r3, #0
 8008028:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008030:	7af9      	ldrb	r1, [r7, #11]
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	f7fa ff61 	bl	8002efc <HAL_PCD_EP_Transmit>
 800803a:	4603      	mov	r3, r0
 800803c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800803e:	7dfb      	ldrb	r3, [r7, #23]
 8008040:	4618      	mov	r0, r3
 8008042:	f000 f853 	bl	80080ec <USBD_Get_USB_Status>
 8008046:	4603      	mov	r3, r0
 8008048:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800804a:	7dbb      	ldrb	r3, [r7, #22]
}
 800804c:	4618      	mov	r0, r3
 800804e:	3718      	adds	r7, #24
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}

08008054 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b086      	sub	sp, #24
 8008058:	af00      	add	r7, sp, #0
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	607a      	str	r2, [r7, #4]
 800805e:	603b      	str	r3, [r7, #0]
 8008060:	460b      	mov	r3, r1
 8008062:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008064:	2300      	movs	r3, #0
 8008066:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008068:	2300      	movs	r3, #0
 800806a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008072:	7af9      	ldrb	r1, [r7, #11]
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	f7fa fedd 	bl	8002e36 <HAL_PCD_EP_Receive>
 800807c:	4603      	mov	r3, r0
 800807e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008080:	7dfb      	ldrb	r3, [r7, #23]
 8008082:	4618      	mov	r0, r3
 8008084:	f000 f832 	bl	80080ec <USBD_Get_USB_Status>
 8008088:	4603      	mov	r3, r0
 800808a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800808c:	7dbb      	ldrb	r3, [r7, #22]
}
 800808e:	4618      	mov	r0, r3
 8008090:	3718      	adds	r7, #24
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}

08008096 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008096:	b580      	push	{r7, lr}
 8008098:	b082      	sub	sp, #8
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
 800809e:	460b      	mov	r3, r1
 80080a0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80080a8:	78fa      	ldrb	r2, [r7, #3]
 80080aa:	4611      	mov	r1, r2
 80080ac:	4618      	mov	r0, r3
 80080ae:	f7fa ff0d 	bl	8002ecc <HAL_PCD_EP_GetRxCount>
 80080b2:	4603      	mov	r3, r0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3708      	adds	r7, #8
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80080c4:	4b03      	ldr	r3, [pc, #12]	; (80080d4 <USBD_static_malloc+0x18>)
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	370c      	adds	r7, #12
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	20001b90 	.word	0x20001b90

080080d8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80080d8:	b480      	push	{r7}
 80080da:	b083      	sub	sp, #12
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]

}
 80080e0:	bf00      	nop
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b085      	sub	sp, #20
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	4603      	mov	r3, r0
 80080f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80080f6:	2300      	movs	r3, #0
 80080f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80080fa:	79fb      	ldrb	r3, [r7, #7]
 80080fc:	2b03      	cmp	r3, #3
 80080fe:	d817      	bhi.n	8008130 <USBD_Get_USB_Status+0x44>
 8008100:	a201      	add	r2, pc, #4	; (adr r2, 8008108 <USBD_Get_USB_Status+0x1c>)
 8008102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008106:	bf00      	nop
 8008108:	08008119 	.word	0x08008119
 800810c:	0800811f 	.word	0x0800811f
 8008110:	08008125 	.word	0x08008125
 8008114:	0800812b 	.word	0x0800812b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008118:	2300      	movs	r3, #0
 800811a:	73fb      	strb	r3, [r7, #15]
    break;
 800811c:	e00b      	b.n	8008136 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800811e:	2303      	movs	r3, #3
 8008120:	73fb      	strb	r3, [r7, #15]
    break;
 8008122:	e008      	b.n	8008136 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008124:	2301      	movs	r3, #1
 8008126:	73fb      	strb	r3, [r7, #15]
    break;
 8008128:	e005      	b.n	8008136 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800812a:	2303      	movs	r3, #3
 800812c:	73fb      	strb	r3, [r7, #15]
    break;
 800812e:	e002      	b.n	8008136 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008130:	2303      	movs	r3, #3
 8008132:	73fb      	strb	r3, [r7, #15]
    break;
 8008134:	bf00      	nop
  }
  return usb_status;
 8008136:	7bfb      	ldrb	r3, [r7, #15]
}
 8008138:	4618      	mov	r0, r3
 800813a:	3714      	adds	r7, #20
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <siprintf>:
 8008144:	b40e      	push	{r1, r2, r3}
 8008146:	b500      	push	{lr}
 8008148:	b09c      	sub	sp, #112	; 0x70
 800814a:	ab1d      	add	r3, sp, #116	; 0x74
 800814c:	9002      	str	r0, [sp, #8]
 800814e:	9006      	str	r0, [sp, #24]
 8008150:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008154:	4809      	ldr	r0, [pc, #36]	; (800817c <siprintf+0x38>)
 8008156:	9107      	str	r1, [sp, #28]
 8008158:	9104      	str	r1, [sp, #16]
 800815a:	4909      	ldr	r1, [pc, #36]	; (8008180 <siprintf+0x3c>)
 800815c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008160:	9105      	str	r1, [sp, #20]
 8008162:	6800      	ldr	r0, [r0, #0]
 8008164:	9301      	str	r3, [sp, #4]
 8008166:	a902      	add	r1, sp, #8
 8008168:	f000 f992 	bl	8008490 <_svfiprintf_r>
 800816c:	9b02      	ldr	r3, [sp, #8]
 800816e:	2200      	movs	r2, #0
 8008170:	701a      	strb	r2, [r3, #0]
 8008172:	b01c      	add	sp, #112	; 0x70
 8008174:	f85d eb04 	ldr.w	lr, [sp], #4
 8008178:	b003      	add	sp, #12
 800817a:	4770      	bx	lr
 800817c:	20000148 	.word	0x20000148
 8008180:	ffff0208 	.word	0xffff0208

08008184 <memset>:
 8008184:	4402      	add	r2, r0
 8008186:	4603      	mov	r3, r0
 8008188:	4293      	cmp	r3, r2
 800818a:	d100      	bne.n	800818e <memset+0xa>
 800818c:	4770      	bx	lr
 800818e:	f803 1b01 	strb.w	r1, [r3], #1
 8008192:	e7f9      	b.n	8008188 <memset+0x4>

08008194 <__errno>:
 8008194:	4b01      	ldr	r3, [pc, #4]	; (800819c <__errno+0x8>)
 8008196:	6818      	ldr	r0, [r3, #0]
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	20000148 	.word	0x20000148

080081a0 <__libc_init_array>:
 80081a0:	b570      	push	{r4, r5, r6, lr}
 80081a2:	4d0d      	ldr	r5, [pc, #52]	; (80081d8 <__libc_init_array+0x38>)
 80081a4:	4c0d      	ldr	r4, [pc, #52]	; (80081dc <__libc_init_array+0x3c>)
 80081a6:	1b64      	subs	r4, r4, r5
 80081a8:	10a4      	asrs	r4, r4, #2
 80081aa:	2600      	movs	r6, #0
 80081ac:	42a6      	cmp	r6, r4
 80081ae:	d109      	bne.n	80081c4 <__libc_init_array+0x24>
 80081b0:	4d0b      	ldr	r5, [pc, #44]	; (80081e0 <__libc_init_array+0x40>)
 80081b2:	4c0c      	ldr	r4, [pc, #48]	; (80081e4 <__libc_init_array+0x44>)
 80081b4:	f000 fc6a 	bl	8008a8c <_init>
 80081b8:	1b64      	subs	r4, r4, r5
 80081ba:	10a4      	asrs	r4, r4, #2
 80081bc:	2600      	movs	r6, #0
 80081be:	42a6      	cmp	r6, r4
 80081c0:	d105      	bne.n	80081ce <__libc_init_array+0x2e>
 80081c2:	bd70      	pop	{r4, r5, r6, pc}
 80081c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80081c8:	4798      	blx	r3
 80081ca:	3601      	adds	r6, #1
 80081cc:	e7ee      	b.n	80081ac <__libc_init_array+0xc>
 80081ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80081d2:	4798      	blx	r3
 80081d4:	3601      	adds	r6, #1
 80081d6:	e7f2      	b.n	80081be <__libc_init_array+0x1e>
 80081d8:	08008c40 	.word	0x08008c40
 80081dc:	08008c40 	.word	0x08008c40
 80081e0:	08008c40 	.word	0x08008c40
 80081e4:	08008c44 	.word	0x08008c44

080081e8 <__retarget_lock_acquire_recursive>:
 80081e8:	4770      	bx	lr

080081ea <__retarget_lock_release_recursive>:
 80081ea:	4770      	bx	lr

080081ec <_free_r>:
 80081ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80081ee:	2900      	cmp	r1, #0
 80081f0:	d044      	beq.n	800827c <_free_r+0x90>
 80081f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081f6:	9001      	str	r0, [sp, #4]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f1a1 0404 	sub.w	r4, r1, #4
 80081fe:	bfb8      	it	lt
 8008200:	18e4      	addlt	r4, r4, r3
 8008202:	f000 f8df 	bl	80083c4 <__malloc_lock>
 8008206:	4a1e      	ldr	r2, [pc, #120]	; (8008280 <_free_r+0x94>)
 8008208:	9801      	ldr	r0, [sp, #4]
 800820a:	6813      	ldr	r3, [r2, #0]
 800820c:	b933      	cbnz	r3, 800821c <_free_r+0x30>
 800820e:	6063      	str	r3, [r4, #4]
 8008210:	6014      	str	r4, [r2, #0]
 8008212:	b003      	add	sp, #12
 8008214:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008218:	f000 b8da 	b.w	80083d0 <__malloc_unlock>
 800821c:	42a3      	cmp	r3, r4
 800821e:	d908      	bls.n	8008232 <_free_r+0x46>
 8008220:	6825      	ldr	r5, [r4, #0]
 8008222:	1961      	adds	r1, r4, r5
 8008224:	428b      	cmp	r3, r1
 8008226:	bf01      	itttt	eq
 8008228:	6819      	ldreq	r1, [r3, #0]
 800822a:	685b      	ldreq	r3, [r3, #4]
 800822c:	1949      	addeq	r1, r1, r5
 800822e:	6021      	streq	r1, [r4, #0]
 8008230:	e7ed      	b.n	800820e <_free_r+0x22>
 8008232:	461a      	mov	r2, r3
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	b10b      	cbz	r3, 800823c <_free_r+0x50>
 8008238:	42a3      	cmp	r3, r4
 800823a:	d9fa      	bls.n	8008232 <_free_r+0x46>
 800823c:	6811      	ldr	r1, [r2, #0]
 800823e:	1855      	adds	r5, r2, r1
 8008240:	42a5      	cmp	r5, r4
 8008242:	d10b      	bne.n	800825c <_free_r+0x70>
 8008244:	6824      	ldr	r4, [r4, #0]
 8008246:	4421      	add	r1, r4
 8008248:	1854      	adds	r4, r2, r1
 800824a:	42a3      	cmp	r3, r4
 800824c:	6011      	str	r1, [r2, #0]
 800824e:	d1e0      	bne.n	8008212 <_free_r+0x26>
 8008250:	681c      	ldr	r4, [r3, #0]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	6053      	str	r3, [r2, #4]
 8008256:	440c      	add	r4, r1
 8008258:	6014      	str	r4, [r2, #0]
 800825a:	e7da      	b.n	8008212 <_free_r+0x26>
 800825c:	d902      	bls.n	8008264 <_free_r+0x78>
 800825e:	230c      	movs	r3, #12
 8008260:	6003      	str	r3, [r0, #0]
 8008262:	e7d6      	b.n	8008212 <_free_r+0x26>
 8008264:	6825      	ldr	r5, [r4, #0]
 8008266:	1961      	adds	r1, r4, r5
 8008268:	428b      	cmp	r3, r1
 800826a:	bf04      	itt	eq
 800826c:	6819      	ldreq	r1, [r3, #0]
 800826e:	685b      	ldreq	r3, [r3, #4]
 8008270:	6063      	str	r3, [r4, #4]
 8008272:	bf04      	itt	eq
 8008274:	1949      	addeq	r1, r1, r5
 8008276:	6021      	streq	r1, [r4, #0]
 8008278:	6054      	str	r4, [r2, #4]
 800827a:	e7ca      	b.n	8008212 <_free_r+0x26>
 800827c:	b003      	add	sp, #12
 800827e:	bd30      	pop	{r4, r5, pc}
 8008280:	20001ef0 	.word	0x20001ef0

08008284 <sbrk_aligned>:
 8008284:	b570      	push	{r4, r5, r6, lr}
 8008286:	4e0e      	ldr	r6, [pc, #56]	; (80082c0 <sbrk_aligned+0x3c>)
 8008288:	460c      	mov	r4, r1
 800828a:	6831      	ldr	r1, [r6, #0]
 800828c:	4605      	mov	r5, r0
 800828e:	b911      	cbnz	r1, 8008296 <sbrk_aligned+0x12>
 8008290:	f000 fba6 	bl	80089e0 <_sbrk_r>
 8008294:	6030      	str	r0, [r6, #0]
 8008296:	4621      	mov	r1, r4
 8008298:	4628      	mov	r0, r5
 800829a:	f000 fba1 	bl	80089e0 <_sbrk_r>
 800829e:	1c43      	adds	r3, r0, #1
 80082a0:	d00a      	beq.n	80082b8 <sbrk_aligned+0x34>
 80082a2:	1cc4      	adds	r4, r0, #3
 80082a4:	f024 0403 	bic.w	r4, r4, #3
 80082a8:	42a0      	cmp	r0, r4
 80082aa:	d007      	beq.n	80082bc <sbrk_aligned+0x38>
 80082ac:	1a21      	subs	r1, r4, r0
 80082ae:	4628      	mov	r0, r5
 80082b0:	f000 fb96 	bl	80089e0 <_sbrk_r>
 80082b4:	3001      	adds	r0, #1
 80082b6:	d101      	bne.n	80082bc <sbrk_aligned+0x38>
 80082b8:	f04f 34ff 	mov.w	r4, #4294967295
 80082bc:	4620      	mov	r0, r4
 80082be:	bd70      	pop	{r4, r5, r6, pc}
 80082c0:	20001ef4 	.word	0x20001ef4

080082c4 <_malloc_r>:
 80082c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082c8:	1ccd      	adds	r5, r1, #3
 80082ca:	f025 0503 	bic.w	r5, r5, #3
 80082ce:	3508      	adds	r5, #8
 80082d0:	2d0c      	cmp	r5, #12
 80082d2:	bf38      	it	cc
 80082d4:	250c      	movcc	r5, #12
 80082d6:	2d00      	cmp	r5, #0
 80082d8:	4607      	mov	r7, r0
 80082da:	db01      	blt.n	80082e0 <_malloc_r+0x1c>
 80082dc:	42a9      	cmp	r1, r5
 80082de:	d905      	bls.n	80082ec <_malloc_r+0x28>
 80082e0:	230c      	movs	r3, #12
 80082e2:	603b      	str	r3, [r7, #0]
 80082e4:	2600      	movs	r6, #0
 80082e6:	4630      	mov	r0, r6
 80082e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082ec:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80083c0 <_malloc_r+0xfc>
 80082f0:	f000 f868 	bl	80083c4 <__malloc_lock>
 80082f4:	f8d8 3000 	ldr.w	r3, [r8]
 80082f8:	461c      	mov	r4, r3
 80082fa:	bb5c      	cbnz	r4, 8008354 <_malloc_r+0x90>
 80082fc:	4629      	mov	r1, r5
 80082fe:	4638      	mov	r0, r7
 8008300:	f7ff ffc0 	bl	8008284 <sbrk_aligned>
 8008304:	1c43      	adds	r3, r0, #1
 8008306:	4604      	mov	r4, r0
 8008308:	d155      	bne.n	80083b6 <_malloc_r+0xf2>
 800830a:	f8d8 4000 	ldr.w	r4, [r8]
 800830e:	4626      	mov	r6, r4
 8008310:	2e00      	cmp	r6, #0
 8008312:	d145      	bne.n	80083a0 <_malloc_r+0xdc>
 8008314:	2c00      	cmp	r4, #0
 8008316:	d048      	beq.n	80083aa <_malloc_r+0xe6>
 8008318:	6823      	ldr	r3, [r4, #0]
 800831a:	4631      	mov	r1, r6
 800831c:	4638      	mov	r0, r7
 800831e:	eb04 0903 	add.w	r9, r4, r3
 8008322:	f000 fb5d 	bl	80089e0 <_sbrk_r>
 8008326:	4581      	cmp	r9, r0
 8008328:	d13f      	bne.n	80083aa <_malloc_r+0xe6>
 800832a:	6821      	ldr	r1, [r4, #0]
 800832c:	1a6d      	subs	r5, r5, r1
 800832e:	4629      	mov	r1, r5
 8008330:	4638      	mov	r0, r7
 8008332:	f7ff ffa7 	bl	8008284 <sbrk_aligned>
 8008336:	3001      	adds	r0, #1
 8008338:	d037      	beq.n	80083aa <_malloc_r+0xe6>
 800833a:	6823      	ldr	r3, [r4, #0]
 800833c:	442b      	add	r3, r5
 800833e:	6023      	str	r3, [r4, #0]
 8008340:	f8d8 3000 	ldr.w	r3, [r8]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d038      	beq.n	80083ba <_malloc_r+0xf6>
 8008348:	685a      	ldr	r2, [r3, #4]
 800834a:	42a2      	cmp	r2, r4
 800834c:	d12b      	bne.n	80083a6 <_malloc_r+0xe2>
 800834e:	2200      	movs	r2, #0
 8008350:	605a      	str	r2, [r3, #4]
 8008352:	e00f      	b.n	8008374 <_malloc_r+0xb0>
 8008354:	6822      	ldr	r2, [r4, #0]
 8008356:	1b52      	subs	r2, r2, r5
 8008358:	d41f      	bmi.n	800839a <_malloc_r+0xd6>
 800835a:	2a0b      	cmp	r2, #11
 800835c:	d917      	bls.n	800838e <_malloc_r+0xca>
 800835e:	1961      	adds	r1, r4, r5
 8008360:	42a3      	cmp	r3, r4
 8008362:	6025      	str	r5, [r4, #0]
 8008364:	bf18      	it	ne
 8008366:	6059      	strne	r1, [r3, #4]
 8008368:	6863      	ldr	r3, [r4, #4]
 800836a:	bf08      	it	eq
 800836c:	f8c8 1000 	streq.w	r1, [r8]
 8008370:	5162      	str	r2, [r4, r5]
 8008372:	604b      	str	r3, [r1, #4]
 8008374:	4638      	mov	r0, r7
 8008376:	f104 060b 	add.w	r6, r4, #11
 800837a:	f000 f829 	bl	80083d0 <__malloc_unlock>
 800837e:	f026 0607 	bic.w	r6, r6, #7
 8008382:	1d23      	adds	r3, r4, #4
 8008384:	1af2      	subs	r2, r6, r3
 8008386:	d0ae      	beq.n	80082e6 <_malloc_r+0x22>
 8008388:	1b9b      	subs	r3, r3, r6
 800838a:	50a3      	str	r3, [r4, r2]
 800838c:	e7ab      	b.n	80082e6 <_malloc_r+0x22>
 800838e:	42a3      	cmp	r3, r4
 8008390:	6862      	ldr	r2, [r4, #4]
 8008392:	d1dd      	bne.n	8008350 <_malloc_r+0x8c>
 8008394:	f8c8 2000 	str.w	r2, [r8]
 8008398:	e7ec      	b.n	8008374 <_malloc_r+0xb0>
 800839a:	4623      	mov	r3, r4
 800839c:	6864      	ldr	r4, [r4, #4]
 800839e:	e7ac      	b.n	80082fa <_malloc_r+0x36>
 80083a0:	4634      	mov	r4, r6
 80083a2:	6876      	ldr	r6, [r6, #4]
 80083a4:	e7b4      	b.n	8008310 <_malloc_r+0x4c>
 80083a6:	4613      	mov	r3, r2
 80083a8:	e7cc      	b.n	8008344 <_malloc_r+0x80>
 80083aa:	230c      	movs	r3, #12
 80083ac:	603b      	str	r3, [r7, #0]
 80083ae:	4638      	mov	r0, r7
 80083b0:	f000 f80e 	bl	80083d0 <__malloc_unlock>
 80083b4:	e797      	b.n	80082e6 <_malloc_r+0x22>
 80083b6:	6025      	str	r5, [r4, #0]
 80083b8:	e7dc      	b.n	8008374 <_malloc_r+0xb0>
 80083ba:	605b      	str	r3, [r3, #4]
 80083bc:	deff      	udf	#255	; 0xff
 80083be:	bf00      	nop
 80083c0:	20001ef0 	.word	0x20001ef0

080083c4 <__malloc_lock>:
 80083c4:	4801      	ldr	r0, [pc, #4]	; (80083cc <__malloc_lock+0x8>)
 80083c6:	f7ff bf0f 	b.w	80081e8 <__retarget_lock_acquire_recursive>
 80083ca:	bf00      	nop
 80083cc:	20001eec 	.word	0x20001eec

080083d0 <__malloc_unlock>:
 80083d0:	4801      	ldr	r0, [pc, #4]	; (80083d8 <__malloc_unlock+0x8>)
 80083d2:	f7ff bf0a 	b.w	80081ea <__retarget_lock_release_recursive>
 80083d6:	bf00      	nop
 80083d8:	20001eec 	.word	0x20001eec

080083dc <__ssputs_r>:
 80083dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083e0:	688e      	ldr	r6, [r1, #8]
 80083e2:	461f      	mov	r7, r3
 80083e4:	42be      	cmp	r6, r7
 80083e6:	680b      	ldr	r3, [r1, #0]
 80083e8:	4682      	mov	sl, r0
 80083ea:	460c      	mov	r4, r1
 80083ec:	4690      	mov	r8, r2
 80083ee:	d82c      	bhi.n	800844a <__ssputs_r+0x6e>
 80083f0:	898a      	ldrh	r2, [r1, #12]
 80083f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80083f6:	d026      	beq.n	8008446 <__ssputs_r+0x6a>
 80083f8:	6965      	ldr	r5, [r4, #20]
 80083fa:	6909      	ldr	r1, [r1, #16]
 80083fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008400:	eba3 0901 	sub.w	r9, r3, r1
 8008404:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008408:	1c7b      	adds	r3, r7, #1
 800840a:	444b      	add	r3, r9
 800840c:	106d      	asrs	r5, r5, #1
 800840e:	429d      	cmp	r5, r3
 8008410:	bf38      	it	cc
 8008412:	461d      	movcc	r5, r3
 8008414:	0553      	lsls	r3, r2, #21
 8008416:	d527      	bpl.n	8008468 <__ssputs_r+0x8c>
 8008418:	4629      	mov	r1, r5
 800841a:	f7ff ff53 	bl	80082c4 <_malloc_r>
 800841e:	4606      	mov	r6, r0
 8008420:	b360      	cbz	r0, 800847c <__ssputs_r+0xa0>
 8008422:	6921      	ldr	r1, [r4, #16]
 8008424:	464a      	mov	r2, r9
 8008426:	f000 faeb 	bl	8008a00 <memcpy>
 800842a:	89a3      	ldrh	r3, [r4, #12]
 800842c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008434:	81a3      	strh	r3, [r4, #12]
 8008436:	6126      	str	r6, [r4, #16]
 8008438:	6165      	str	r5, [r4, #20]
 800843a:	444e      	add	r6, r9
 800843c:	eba5 0509 	sub.w	r5, r5, r9
 8008440:	6026      	str	r6, [r4, #0]
 8008442:	60a5      	str	r5, [r4, #8]
 8008444:	463e      	mov	r6, r7
 8008446:	42be      	cmp	r6, r7
 8008448:	d900      	bls.n	800844c <__ssputs_r+0x70>
 800844a:	463e      	mov	r6, r7
 800844c:	6820      	ldr	r0, [r4, #0]
 800844e:	4632      	mov	r2, r6
 8008450:	4641      	mov	r1, r8
 8008452:	f000 faab 	bl	80089ac <memmove>
 8008456:	68a3      	ldr	r3, [r4, #8]
 8008458:	1b9b      	subs	r3, r3, r6
 800845a:	60a3      	str	r3, [r4, #8]
 800845c:	6823      	ldr	r3, [r4, #0]
 800845e:	4433      	add	r3, r6
 8008460:	6023      	str	r3, [r4, #0]
 8008462:	2000      	movs	r0, #0
 8008464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008468:	462a      	mov	r2, r5
 800846a:	f000 fad7 	bl	8008a1c <_realloc_r>
 800846e:	4606      	mov	r6, r0
 8008470:	2800      	cmp	r0, #0
 8008472:	d1e0      	bne.n	8008436 <__ssputs_r+0x5a>
 8008474:	6921      	ldr	r1, [r4, #16]
 8008476:	4650      	mov	r0, sl
 8008478:	f7ff feb8 	bl	80081ec <_free_r>
 800847c:	230c      	movs	r3, #12
 800847e:	f8ca 3000 	str.w	r3, [sl]
 8008482:	89a3      	ldrh	r3, [r4, #12]
 8008484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008488:	81a3      	strh	r3, [r4, #12]
 800848a:	f04f 30ff 	mov.w	r0, #4294967295
 800848e:	e7e9      	b.n	8008464 <__ssputs_r+0x88>

08008490 <_svfiprintf_r>:
 8008490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008494:	4698      	mov	r8, r3
 8008496:	898b      	ldrh	r3, [r1, #12]
 8008498:	061b      	lsls	r3, r3, #24
 800849a:	b09d      	sub	sp, #116	; 0x74
 800849c:	4607      	mov	r7, r0
 800849e:	460d      	mov	r5, r1
 80084a0:	4614      	mov	r4, r2
 80084a2:	d50e      	bpl.n	80084c2 <_svfiprintf_r+0x32>
 80084a4:	690b      	ldr	r3, [r1, #16]
 80084a6:	b963      	cbnz	r3, 80084c2 <_svfiprintf_r+0x32>
 80084a8:	2140      	movs	r1, #64	; 0x40
 80084aa:	f7ff ff0b 	bl	80082c4 <_malloc_r>
 80084ae:	6028      	str	r0, [r5, #0]
 80084b0:	6128      	str	r0, [r5, #16]
 80084b2:	b920      	cbnz	r0, 80084be <_svfiprintf_r+0x2e>
 80084b4:	230c      	movs	r3, #12
 80084b6:	603b      	str	r3, [r7, #0]
 80084b8:	f04f 30ff 	mov.w	r0, #4294967295
 80084bc:	e0d0      	b.n	8008660 <_svfiprintf_r+0x1d0>
 80084be:	2340      	movs	r3, #64	; 0x40
 80084c0:	616b      	str	r3, [r5, #20]
 80084c2:	2300      	movs	r3, #0
 80084c4:	9309      	str	r3, [sp, #36]	; 0x24
 80084c6:	2320      	movs	r3, #32
 80084c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80084d0:	2330      	movs	r3, #48	; 0x30
 80084d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008678 <_svfiprintf_r+0x1e8>
 80084d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084da:	f04f 0901 	mov.w	r9, #1
 80084de:	4623      	mov	r3, r4
 80084e0:	469a      	mov	sl, r3
 80084e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084e6:	b10a      	cbz	r2, 80084ec <_svfiprintf_r+0x5c>
 80084e8:	2a25      	cmp	r2, #37	; 0x25
 80084ea:	d1f9      	bne.n	80084e0 <_svfiprintf_r+0x50>
 80084ec:	ebba 0b04 	subs.w	fp, sl, r4
 80084f0:	d00b      	beq.n	800850a <_svfiprintf_r+0x7a>
 80084f2:	465b      	mov	r3, fp
 80084f4:	4622      	mov	r2, r4
 80084f6:	4629      	mov	r1, r5
 80084f8:	4638      	mov	r0, r7
 80084fa:	f7ff ff6f 	bl	80083dc <__ssputs_r>
 80084fe:	3001      	adds	r0, #1
 8008500:	f000 80a9 	beq.w	8008656 <_svfiprintf_r+0x1c6>
 8008504:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008506:	445a      	add	r2, fp
 8008508:	9209      	str	r2, [sp, #36]	; 0x24
 800850a:	f89a 3000 	ldrb.w	r3, [sl]
 800850e:	2b00      	cmp	r3, #0
 8008510:	f000 80a1 	beq.w	8008656 <_svfiprintf_r+0x1c6>
 8008514:	2300      	movs	r3, #0
 8008516:	f04f 32ff 	mov.w	r2, #4294967295
 800851a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800851e:	f10a 0a01 	add.w	sl, sl, #1
 8008522:	9304      	str	r3, [sp, #16]
 8008524:	9307      	str	r3, [sp, #28]
 8008526:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800852a:	931a      	str	r3, [sp, #104]	; 0x68
 800852c:	4654      	mov	r4, sl
 800852e:	2205      	movs	r2, #5
 8008530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008534:	4850      	ldr	r0, [pc, #320]	; (8008678 <_svfiprintf_r+0x1e8>)
 8008536:	f7f7 fe53 	bl	80001e0 <memchr>
 800853a:	9a04      	ldr	r2, [sp, #16]
 800853c:	b9d8      	cbnz	r0, 8008576 <_svfiprintf_r+0xe6>
 800853e:	06d0      	lsls	r0, r2, #27
 8008540:	bf44      	itt	mi
 8008542:	2320      	movmi	r3, #32
 8008544:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008548:	0711      	lsls	r1, r2, #28
 800854a:	bf44      	itt	mi
 800854c:	232b      	movmi	r3, #43	; 0x2b
 800854e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008552:	f89a 3000 	ldrb.w	r3, [sl]
 8008556:	2b2a      	cmp	r3, #42	; 0x2a
 8008558:	d015      	beq.n	8008586 <_svfiprintf_r+0xf6>
 800855a:	9a07      	ldr	r2, [sp, #28]
 800855c:	4654      	mov	r4, sl
 800855e:	2000      	movs	r0, #0
 8008560:	f04f 0c0a 	mov.w	ip, #10
 8008564:	4621      	mov	r1, r4
 8008566:	f811 3b01 	ldrb.w	r3, [r1], #1
 800856a:	3b30      	subs	r3, #48	; 0x30
 800856c:	2b09      	cmp	r3, #9
 800856e:	d94d      	bls.n	800860c <_svfiprintf_r+0x17c>
 8008570:	b1b0      	cbz	r0, 80085a0 <_svfiprintf_r+0x110>
 8008572:	9207      	str	r2, [sp, #28]
 8008574:	e014      	b.n	80085a0 <_svfiprintf_r+0x110>
 8008576:	eba0 0308 	sub.w	r3, r0, r8
 800857a:	fa09 f303 	lsl.w	r3, r9, r3
 800857e:	4313      	orrs	r3, r2
 8008580:	9304      	str	r3, [sp, #16]
 8008582:	46a2      	mov	sl, r4
 8008584:	e7d2      	b.n	800852c <_svfiprintf_r+0x9c>
 8008586:	9b03      	ldr	r3, [sp, #12]
 8008588:	1d19      	adds	r1, r3, #4
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	9103      	str	r1, [sp, #12]
 800858e:	2b00      	cmp	r3, #0
 8008590:	bfbb      	ittet	lt
 8008592:	425b      	neglt	r3, r3
 8008594:	f042 0202 	orrlt.w	r2, r2, #2
 8008598:	9307      	strge	r3, [sp, #28]
 800859a:	9307      	strlt	r3, [sp, #28]
 800859c:	bfb8      	it	lt
 800859e:	9204      	strlt	r2, [sp, #16]
 80085a0:	7823      	ldrb	r3, [r4, #0]
 80085a2:	2b2e      	cmp	r3, #46	; 0x2e
 80085a4:	d10c      	bne.n	80085c0 <_svfiprintf_r+0x130>
 80085a6:	7863      	ldrb	r3, [r4, #1]
 80085a8:	2b2a      	cmp	r3, #42	; 0x2a
 80085aa:	d134      	bne.n	8008616 <_svfiprintf_r+0x186>
 80085ac:	9b03      	ldr	r3, [sp, #12]
 80085ae:	1d1a      	adds	r2, r3, #4
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	9203      	str	r2, [sp, #12]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	bfb8      	it	lt
 80085b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80085bc:	3402      	adds	r4, #2
 80085be:	9305      	str	r3, [sp, #20]
 80085c0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008688 <_svfiprintf_r+0x1f8>
 80085c4:	7821      	ldrb	r1, [r4, #0]
 80085c6:	2203      	movs	r2, #3
 80085c8:	4650      	mov	r0, sl
 80085ca:	f7f7 fe09 	bl	80001e0 <memchr>
 80085ce:	b138      	cbz	r0, 80085e0 <_svfiprintf_r+0x150>
 80085d0:	9b04      	ldr	r3, [sp, #16]
 80085d2:	eba0 000a 	sub.w	r0, r0, sl
 80085d6:	2240      	movs	r2, #64	; 0x40
 80085d8:	4082      	lsls	r2, r0
 80085da:	4313      	orrs	r3, r2
 80085dc:	3401      	adds	r4, #1
 80085de:	9304      	str	r3, [sp, #16]
 80085e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085e4:	4825      	ldr	r0, [pc, #148]	; (800867c <_svfiprintf_r+0x1ec>)
 80085e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085ea:	2206      	movs	r2, #6
 80085ec:	f7f7 fdf8 	bl	80001e0 <memchr>
 80085f0:	2800      	cmp	r0, #0
 80085f2:	d038      	beq.n	8008666 <_svfiprintf_r+0x1d6>
 80085f4:	4b22      	ldr	r3, [pc, #136]	; (8008680 <_svfiprintf_r+0x1f0>)
 80085f6:	bb1b      	cbnz	r3, 8008640 <_svfiprintf_r+0x1b0>
 80085f8:	9b03      	ldr	r3, [sp, #12]
 80085fa:	3307      	adds	r3, #7
 80085fc:	f023 0307 	bic.w	r3, r3, #7
 8008600:	3308      	adds	r3, #8
 8008602:	9303      	str	r3, [sp, #12]
 8008604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008606:	4433      	add	r3, r6
 8008608:	9309      	str	r3, [sp, #36]	; 0x24
 800860a:	e768      	b.n	80084de <_svfiprintf_r+0x4e>
 800860c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008610:	460c      	mov	r4, r1
 8008612:	2001      	movs	r0, #1
 8008614:	e7a6      	b.n	8008564 <_svfiprintf_r+0xd4>
 8008616:	2300      	movs	r3, #0
 8008618:	3401      	adds	r4, #1
 800861a:	9305      	str	r3, [sp, #20]
 800861c:	4619      	mov	r1, r3
 800861e:	f04f 0c0a 	mov.w	ip, #10
 8008622:	4620      	mov	r0, r4
 8008624:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008628:	3a30      	subs	r2, #48	; 0x30
 800862a:	2a09      	cmp	r2, #9
 800862c:	d903      	bls.n	8008636 <_svfiprintf_r+0x1a6>
 800862e:	2b00      	cmp	r3, #0
 8008630:	d0c6      	beq.n	80085c0 <_svfiprintf_r+0x130>
 8008632:	9105      	str	r1, [sp, #20]
 8008634:	e7c4      	b.n	80085c0 <_svfiprintf_r+0x130>
 8008636:	fb0c 2101 	mla	r1, ip, r1, r2
 800863a:	4604      	mov	r4, r0
 800863c:	2301      	movs	r3, #1
 800863e:	e7f0      	b.n	8008622 <_svfiprintf_r+0x192>
 8008640:	ab03      	add	r3, sp, #12
 8008642:	9300      	str	r3, [sp, #0]
 8008644:	462a      	mov	r2, r5
 8008646:	4b0f      	ldr	r3, [pc, #60]	; (8008684 <_svfiprintf_r+0x1f4>)
 8008648:	a904      	add	r1, sp, #16
 800864a:	4638      	mov	r0, r7
 800864c:	f3af 8000 	nop.w
 8008650:	1c42      	adds	r2, r0, #1
 8008652:	4606      	mov	r6, r0
 8008654:	d1d6      	bne.n	8008604 <_svfiprintf_r+0x174>
 8008656:	89ab      	ldrh	r3, [r5, #12]
 8008658:	065b      	lsls	r3, r3, #25
 800865a:	f53f af2d 	bmi.w	80084b8 <_svfiprintf_r+0x28>
 800865e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008660:	b01d      	add	sp, #116	; 0x74
 8008662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008666:	ab03      	add	r3, sp, #12
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	462a      	mov	r2, r5
 800866c:	4b05      	ldr	r3, [pc, #20]	; (8008684 <_svfiprintf_r+0x1f4>)
 800866e:	a904      	add	r1, sp, #16
 8008670:	4638      	mov	r0, r7
 8008672:	f000 f879 	bl	8008768 <_printf_i>
 8008676:	e7eb      	b.n	8008650 <_svfiprintf_r+0x1c0>
 8008678:	08008c04 	.word	0x08008c04
 800867c:	08008c0e 	.word	0x08008c0e
 8008680:	00000000 	.word	0x00000000
 8008684:	080083dd 	.word	0x080083dd
 8008688:	08008c0a 	.word	0x08008c0a

0800868c <_printf_common>:
 800868c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008690:	4616      	mov	r6, r2
 8008692:	4699      	mov	r9, r3
 8008694:	688a      	ldr	r2, [r1, #8]
 8008696:	690b      	ldr	r3, [r1, #16]
 8008698:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800869c:	4293      	cmp	r3, r2
 800869e:	bfb8      	it	lt
 80086a0:	4613      	movlt	r3, r2
 80086a2:	6033      	str	r3, [r6, #0]
 80086a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80086a8:	4607      	mov	r7, r0
 80086aa:	460c      	mov	r4, r1
 80086ac:	b10a      	cbz	r2, 80086b2 <_printf_common+0x26>
 80086ae:	3301      	adds	r3, #1
 80086b0:	6033      	str	r3, [r6, #0]
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	0699      	lsls	r1, r3, #26
 80086b6:	bf42      	ittt	mi
 80086b8:	6833      	ldrmi	r3, [r6, #0]
 80086ba:	3302      	addmi	r3, #2
 80086bc:	6033      	strmi	r3, [r6, #0]
 80086be:	6825      	ldr	r5, [r4, #0]
 80086c0:	f015 0506 	ands.w	r5, r5, #6
 80086c4:	d106      	bne.n	80086d4 <_printf_common+0x48>
 80086c6:	f104 0a19 	add.w	sl, r4, #25
 80086ca:	68e3      	ldr	r3, [r4, #12]
 80086cc:	6832      	ldr	r2, [r6, #0]
 80086ce:	1a9b      	subs	r3, r3, r2
 80086d0:	42ab      	cmp	r3, r5
 80086d2:	dc26      	bgt.n	8008722 <_printf_common+0x96>
 80086d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80086d8:	1e13      	subs	r3, r2, #0
 80086da:	6822      	ldr	r2, [r4, #0]
 80086dc:	bf18      	it	ne
 80086de:	2301      	movne	r3, #1
 80086e0:	0692      	lsls	r2, r2, #26
 80086e2:	d42b      	bmi.n	800873c <_printf_common+0xb0>
 80086e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086e8:	4649      	mov	r1, r9
 80086ea:	4638      	mov	r0, r7
 80086ec:	47c0      	blx	r8
 80086ee:	3001      	adds	r0, #1
 80086f0:	d01e      	beq.n	8008730 <_printf_common+0xa4>
 80086f2:	6823      	ldr	r3, [r4, #0]
 80086f4:	6922      	ldr	r2, [r4, #16]
 80086f6:	f003 0306 	and.w	r3, r3, #6
 80086fa:	2b04      	cmp	r3, #4
 80086fc:	bf02      	ittt	eq
 80086fe:	68e5      	ldreq	r5, [r4, #12]
 8008700:	6833      	ldreq	r3, [r6, #0]
 8008702:	1aed      	subeq	r5, r5, r3
 8008704:	68a3      	ldr	r3, [r4, #8]
 8008706:	bf0c      	ite	eq
 8008708:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800870c:	2500      	movne	r5, #0
 800870e:	4293      	cmp	r3, r2
 8008710:	bfc4      	itt	gt
 8008712:	1a9b      	subgt	r3, r3, r2
 8008714:	18ed      	addgt	r5, r5, r3
 8008716:	2600      	movs	r6, #0
 8008718:	341a      	adds	r4, #26
 800871a:	42b5      	cmp	r5, r6
 800871c:	d11a      	bne.n	8008754 <_printf_common+0xc8>
 800871e:	2000      	movs	r0, #0
 8008720:	e008      	b.n	8008734 <_printf_common+0xa8>
 8008722:	2301      	movs	r3, #1
 8008724:	4652      	mov	r2, sl
 8008726:	4649      	mov	r1, r9
 8008728:	4638      	mov	r0, r7
 800872a:	47c0      	blx	r8
 800872c:	3001      	adds	r0, #1
 800872e:	d103      	bne.n	8008738 <_printf_common+0xac>
 8008730:	f04f 30ff 	mov.w	r0, #4294967295
 8008734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008738:	3501      	adds	r5, #1
 800873a:	e7c6      	b.n	80086ca <_printf_common+0x3e>
 800873c:	18e1      	adds	r1, r4, r3
 800873e:	1c5a      	adds	r2, r3, #1
 8008740:	2030      	movs	r0, #48	; 0x30
 8008742:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008746:	4422      	add	r2, r4
 8008748:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800874c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008750:	3302      	adds	r3, #2
 8008752:	e7c7      	b.n	80086e4 <_printf_common+0x58>
 8008754:	2301      	movs	r3, #1
 8008756:	4622      	mov	r2, r4
 8008758:	4649      	mov	r1, r9
 800875a:	4638      	mov	r0, r7
 800875c:	47c0      	blx	r8
 800875e:	3001      	adds	r0, #1
 8008760:	d0e6      	beq.n	8008730 <_printf_common+0xa4>
 8008762:	3601      	adds	r6, #1
 8008764:	e7d9      	b.n	800871a <_printf_common+0x8e>
	...

08008768 <_printf_i>:
 8008768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800876c:	7e0f      	ldrb	r7, [r1, #24]
 800876e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008770:	2f78      	cmp	r7, #120	; 0x78
 8008772:	4691      	mov	r9, r2
 8008774:	4680      	mov	r8, r0
 8008776:	460c      	mov	r4, r1
 8008778:	469a      	mov	sl, r3
 800877a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800877e:	d807      	bhi.n	8008790 <_printf_i+0x28>
 8008780:	2f62      	cmp	r7, #98	; 0x62
 8008782:	d80a      	bhi.n	800879a <_printf_i+0x32>
 8008784:	2f00      	cmp	r7, #0
 8008786:	f000 80d4 	beq.w	8008932 <_printf_i+0x1ca>
 800878a:	2f58      	cmp	r7, #88	; 0x58
 800878c:	f000 80c0 	beq.w	8008910 <_printf_i+0x1a8>
 8008790:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008794:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008798:	e03a      	b.n	8008810 <_printf_i+0xa8>
 800879a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800879e:	2b15      	cmp	r3, #21
 80087a0:	d8f6      	bhi.n	8008790 <_printf_i+0x28>
 80087a2:	a101      	add	r1, pc, #4	; (adr r1, 80087a8 <_printf_i+0x40>)
 80087a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80087a8:	08008801 	.word	0x08008801
 80087ac:	08008815 	.word	0x08008815
 80087b0:	08008791 	.word	0x08008791
 80087b4:	08008791 	.word	0x08008791
 80087b8:	08008791 	.word	0x08008791
 80087bc:	08008791 	.word	0x08008791
 80087c0:	08008815 	.word	0x08008815
 80087c4:	08008791 	.word	0x08008791
 80087c8:	08008791 	.word	0x08008791
 80087cc:	08008791 	.word	0x08008791
 80087d0:	08008791 	.word	0x08008791
 80087d4:	08008919 	.word	0x08008919
 80087d8:	08008841 	.word	0x08008841
 80087dc:	080088d3 	.word	0x080088d3
 80087e0:	08008791 	.word	0x08008791
 80087e4:	08008791 	.word	0x08008791
 80087e8:	0800893b 	.word	0x0800893b
 80087ec:	08008791 	.word	0x08008791
 80087f0:	08008841 	.word	0x08008841
 80087f4:	08008791 	.word	0x08008791
 80087f8:	08008791 	.word	0x08008791
 80087fc:	080088db 	.word	0x080088db
 8008800:	682b      	ldr	r3, [r5, #0]
 8008802:	1d1a      	adds	r2, r3, #4
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	602a      	str	r2, [r5, #0]
 8008808:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800880c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008810:	2301      	movs	r3, #1
 8008812:	e09f      	b.n	8008954 <_printf_i+0x1ec>
 8008814:	6820      	ldr	r0, [r4, #0]
 8008816:	682b      	ldr	r3, [r5, #0]
 8008818:	0607      	lsls	r7, r0, #24
 800881a:	f103 0104 	add.w	r1, r3, #4
 800881e:	6029      	str	r1, [r5, #0]
 8008820:	d501      	bpl.n	8008826 <_printf_i+0xbe>
 8008822:	681e      	ldr	r6, [r3, #0]
 8008824:	e003      	b.n	800882e <_printf_i+0xc6>
 8008826:	0646      	lsls	r6, r0, #25
 8008828:	d5fb      	bpl.n	8008822 <_printf_i+0xba>
 800882a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800882e:	2e00      	cmp	r6, #0
 8008830:	da03      	bge.n	800883a <_printf_i+0xd2>
 8008832:	232d      	movs	r3, #45	; 0x2d
 8008834:	4276      	negs	r6, r6
 8008836:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800883a:	485a      	ldr	r0, [pc, #360]	; (80089a4 <_printf_i+0x23c>)
 800883c:	230a      	movs	r3, #10
 800883e:	e012      	b.n	8008866 <_printf_i+0xfe>
 8008840:	682b      	ldr	r3, [r5, #0]
 8008842:	6820      	ldr	r0, [r4, #0]
 8008844:	1d19      	adds	r1, r3, #4
 8008846:	6029      	str	r1, [r5, #0]
 8008848:	0605      	lsls	r5, r0, #24
 800884a:	d501      	bpl.n	8008850 <_printf_i+0xe8>
 800884c:	681e      	ldr	r6, [r3, #0]
 800884e:	e002      	b.n	8008856 <_printf_i+0xee>
 8008850:	0641      	lsls	r1, r0, #25
 8008852:	d5fb      	bpl.n	800884c <_printf_i+0xe4>
 8008854:	881e      	ldrh	r6, [r3, #0]
 8008856:	4853      	ldr	r0, [pc, #332]	; (80089a4 <_printf_i+0x23c>)
 8008858:	2f6f      	cmp	r7, #111	; 0x6f
 800885a:	bf0c      	ite	eq
 800885c:	2308      	moveq	r3, #8
 800885e:	230a      	movne	r3, #10
 8008860:	2100      	movs	r1, #0
 8008862:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008866:	6865      	ldr	r5, [r4, #4]
 8008868:	60a5      	str	r5, [r4, #8]
 800886a:	2d00      	cmp	r5, #0
 800886c:	bfa2      	ittt	ge
 800886e:	6821      	ldrge	r1, [r4, #0]
 8008870:	f021 0104 	bicge.w	r1, r1, #4
 8008874:	6021      	strge	r1, [r4, #0]
 8008876:	b90e      	cbnz	r6, 800887c <_printf_i+0x114>
 8008878:	2d00      	cmp	r5, #0
 800887a:	d04b      	beq.n	8008914 <_printf_i+0x1ac>
 800887c:	4615      	mov	r5, r2
 800887e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008882:	fb03 6711 	mls	r7, r3, r1, r6
 8008886:	5dc7      	ldrb	r7, [r0, r7]
 8008888:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800888c:	4637      	mov	r7, r6
 800888e:	42bb      	cmp	r3, r7
 8008890:	460e      	mov	r6, r1
 8008892:	d9f4      	bls.n	800887e <_printf_i+0x116>
 8008894:	2b08      	cmp	r3, #8
 8008896:	d10b      	bne.n	80088b0 <_printf_i+0x148>
 8008898:	6823      	ldr	r3, [r4, #0]
 800889a:	07de      	lsls	r6, r3, #31
 800889c:	d508      	bpl.n	80088b0 <_printf_i+0x148>
 800889e:	6923      	ldr	r3, [r4, #16]
 80088a0:	6861      	ldr	r1, [r4, #4]
 80088a2:	4299      	cmp	r1, r3
 80088a4:	bfde      	ittt	le
 80088a6:	2330      	movle	r3, #48	; 0x30
 80088a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80088ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80088b0:	1b52      	subs	r2, r2, r5
 80088b2:	6122      	str	r2, [r4, #16]
 80088b4:	f8cd a000 	str.w	sl, [sp]
 80088b8:	464b      	mov	r3, r9
 80088ba:	aa03      	add	r2, sp, #12
 80088bc:	4621      	mov	r1, r4
 80088be:	4640      	mov	r0, r8
 80088c0:	f7ff fee4 	bl	800868c <_printf_common>
 80088c4:	3001      	adds	r0, #1
 80088c6:	d14a      	bne.n	800895e <_printf_i+0x1f6>
 80088c8:	f04f 30ff 	mov.w	r0, #4294967295
 80088cc:	b004      	add	sp, #16
 80088ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088d2:	6823      	ldr	r3, [r4, #0]
 80088d4:	f043 0320 	orr.w	r3, r3, #32
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	4833      	ldr	r0, [pc, #204]	; (80089a8 <_printf_i+0x240>)
 80088dc:	2778      	movs	r7, #120	; 0x78
 80088de:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80088e2:	6823      	ldr	r3, [r4, #0]
 80088e4:	6829      	ldr	r1, [r5, #0]
 80088e6:	061f      	lsls	r7, r3, #24
 80088e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80088ec:	d402      	bmi.n	80088f4 <_printf_i+0x18c>
 80088ee:	065f      	lsls	r7, r3, #25
 80088f0:	bf48      	it	mi
 80088f2:	b2b6      	uxthmi	r6, r6
 80088f4:	07df      	lsls	r7, r3, #31
 80088f6:	bf48      	it	mi
 80088f8:	f043 0320 	orrmi.w	r3, r3, #32
 80088fc:	6029      	str	r1, [r5, #0]
 80088fe:	bf48      	it	mi
 8008900:	6023      	strmi	r3, [r4, #0]
 8008902:	b91e      	cbnz	r6, 800890c <_printf_i+0x1a4>
 8008904:	6823      	ldr	r3, [r4, #0]
 8008906:	f023 0320 	bic.w	r3, r3, #32
 800890a:	6023      	str	r3, [r4, #0]
 800890c:	2310      	movs	r3, #16
 800890e:	e7a7      	b.n	8008860 <_printf_i+0xf8>
 8008910:	4824      	ldr	r0, [pc, #144]	; (80089a4 <_printf_i+0x23c>)
 8008912:	e7e4      	b.n	80088de <_printf_i+0x176>
 8008914:	4615      	mov	r5, r2
 8008916:	e7bd      	b.n	8008894 <_printf_i+0x12c>
 8008918:	682b      	ldr	r3, [r5, #0]
 800891a:	6826      	ldr	r6, [r4, #0]
 800891c:	6961      	ldr	r1, [r4, #20]
 800891e:	1d18      	adds	r0, r3, #4
 8008920:	6028      	str	r0, [r5, #0]
 8008922:	0635      	lsls	r5, r6, #24
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	d501      	bpl.n	800892c <_printf_i+0x1c4>
 8008928:	6019      	str	r1, [r3, #0]
 800892a:	e002      	b.n	8008932 <_printf_i+0x1ca>
 800892c:	0670      	lsls	r0, r6, #25
 800892e:	d5fb      	bpl.n	8008928 <_printf_i+0x1c0>
 8008930:	8019      	strh	r1, [r3, #0]
 8008932:	2300      	movs	r3, #0
 8008934:	6123      	str	r3, [r4, #16]
 8008936:	4615      	mov	r5, r2
 8008938:	e7bc      	b.n	80088b4 <_printf_i+0x14c>
 800893a:	682b      	ldr	r3, [r5, #0]
 800893c:	1d1a      	adds	r2, r3, #4
 800893e:	602a      	str	r2, [r5, #0]
 8008940:	681d      	ldr	r5, [r3, #0]
 8008942:	6862      	ldr	r2, [r4, #4]
 8008944:	2100      	movs	r1, #0
 8008946:	4628      	mov	r0, r5
 8008948:	f7f7 fc4a 	bl	80001e0 <memchr>
 800894c:	b108      	cbz	r0, 8008952 <_printf_i+0x1ea>
 800894e:	1b40      	subs	r0, r0, r5
 8008950:	6060      	str	r0, [r4, #4]
 8008952:	6863      	ldr	r3, [r4, #4]
 8008954:	6123      	str	r3, [r4, #16]
 8008956:	2300      	movs	r3, #0
 8008958:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800895c:	e7aa      	b.n	80088b4 <_printf_i+0x14c>
 800895e:	6923      	ldr	r3, [r4, #16]
 8008960:	462a      	mov	r2, r5
 8008962:	4649      	mov	r1, r9
 8008964:	4640      	mov	r0, r8
 8008966:	47d0      	blx	sl
 8008968:	3001      	adds	r0, #1
 800896a:	d0ad      	beq.n	80088c8 <_printf_i+0x160>
 800896c:	6823      	ldr	r3, [r4, #0]
 800896e:	079b      	lsls	r3, r3, #30
 8008970:	d413      	bmi.n	800899a <_printf_i+0x232>
 8008972:	68e0      	ldr	r0, [r4, #12]
 8008974:	9b03      	ldr	r3, [sp, #12]
 8008976:	4298      	cmp	r0, r3
 8008978:	bfb8      	it	lt
 800897a:	4618      	movlt	r0, r3
 800897c:	e7a6      	b.n	80088cc <_printf_i+0x164>
 800897e:	2301      	movs	r3, #1
 8008980:	4632      	mov	r2, r6
 8008982:	4649      	mov	r1, r9
 8008984:	4640      	mov	r0, r8
 8008986:	47d0      	blx	sl
 8008988:	3001      	adds	r0, #1
 800898a:	d09d      	beq.n	80088c8 <_printf_i+0x160>
 800898c:	3501      	adds	r5, #1
 800898e:	68e3      	ldr	r3, [r4, #12]
 8008990:	9903      	ldr	r1, [sp, #12]
 8008992:	1a5b      	subs	r3, r3, r1
 8008994:	42ab      	cmp	r3, r5
 8008996:	dcf2      	bgt.n	800897e <_printf_i+0x216>
 8008998:	e7eb      	b.n	8008972 <_printf_i+0x20a>
 800899a:	2500      	movs	r5, #0
 800899c:	f104 0619 	add.w	r6, r4, #25
 80089a0:	e7f5      	b.n	800898e <_printf_i+0x226>
 80089a2:	bf00      	nop
 80089a4:	08008c15 	.word	0x08008c15
 80089a8:	08008c26 	.word	0x08008c26

080089ac <memmove>:
 80089ac:	4288      	cmp	r0, r1
 80089ae:	b510      	push	{r4, lr}
 80089b0:	eb01 0402 	add.w	r4, r1, r2
 80089b4:	d902      	bls.n	80089bc <memmove+0x10>
 80089b6:	4284      	cmp	r4, r0
 80089b8:	4623      	mov	r3, r4
 80089ba:	d807      	bhi.n	80089cc <memmove+0x20>
 80089bc:	1e43      	subs	r3, r0, #1
 80089be:	42a1      	cmp	r1, r4
 80089c0:	d008      	beq.n	80089d4 <memmove+0x28>
 80089c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089ca:	e7f8      	b.n	80089be <memmove+0x12>
 80089cc:	4402      	add	r2, r0
 80089ce:	4601      	mov	r1, r0
 80089d0:	428a      	cmp	r2, r1
 80089d2:	d100      	bne.n	80089d6 <memmove+0x2a>
 80089d4:	bd10      	pop	{r4, pc}
 80089d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089de:	e7f7      	b.n	80089d0 <memmove+0x24>

080089e0 <_sbrk_r>:
 80089e0:	b538      	push	{r3, r4, r5, lr}
 80089e2:	4d06      	ldr	r5, [pc, #24]	; (80089fc <_sbrk_r+0x1c>)
 80089e4:	2300      	movs	r3, #0
 80089e6:	4604      	mov	r4, r0
 80089e8:	4608      	mov	r0, r1
 80089ea:	602b      	str	r3, [r5, #0]
 80089ec:	f7f8 f8ca 	bl	8000b84 <_sbrk>
 80089f0:	1c43      	adds	r3, r0, #1
 80089f2:	d102      	bne.n	80089fa <_sbrk_r+0x1a>
 80089f4:	682b      	ldr	r3, [r5, #0]
 80089f6:	b103      	cbz	r3, 80089fa <_sbrk_r+0x1a>
 80089f8:	6023      	str	r3, [r4, #0]
 80089fa:	bd38      	pop	{r3, r4, r5, pc}
 80089fc:	20001ee8 	.word	0x20001ee8

08008a00 <memcpy>:
 8008a00:	440a      	add	r2, r1
 8008a02:	4291      	cmp	r1, r2
 8008a04:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a08:	d100      	bne.n	8008a0c <memcpy+0xc>
 8008a0a:	4770      	bx	lr
 8008a0c:	b510      	push	{r4, lr}
 8008a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a16:	4291      	cmp	r1, r2
 8008a18:	d1f9      	bne.n	8008a0e <memcpy+0xe>
 8008a1a:	bd10      	pop	{r4, pc}

08008a1c <_realloc_r>:
 8008a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a20:	4680      	mov	r8, r0
 8008a22:	4614      	mov	r4, r2
 8008a24:	460e      	mov	r6, r1
 8008a26:	b921      	cbnz	r1, 8008a32 <_realloc_r+0x16>
 8008a28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a2c:	4611      	mov	r1, r2
 8008a2e:	f7ff bc49 	b.w	80082c4 <_malloc_r>
 8008a32:	b92a      	cbnz	r2, 8008a40 <_realloc_r+0x24>
 8008a34:	f7ff fbda 	bl	80081ec <_free_r>
 8008a38:	4625      	mov	r5, r4
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a40:	f000 f81b 	bl	8008a7a <_malloc_usable_size_r>
 8008a44:	4284      	cmp	r4, r0
 8008a46:	4607      	mov	r7, r0
 8008a48:	d802      	bhi.n	8008a50 <_realloc_r+0x34>
 8008a4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a4e:	d812      	bhi.n	8008a76 <_realloc_r+0x5a>
 8008a50:	4621      	mov	r1, r4
 8008a52:	4640      	mov	r0, r8
 8008a54:	f7ff fc36 	bl	80082c4 <_malloc_r>
 8008a58:	4605      	mov	r5, r0
 8008a5a:	2800      	cmp	r0, #0
 8008a5c:	d0ed      	beq.n	8008a3a <_realloc_r+0x1e>
 8008a5e:	42bc      	cmp	r4, r7
 8008a60:	4622      	mov	r2, r4
 8008a62:	4631      	mov	r1, r6
 8008a64:	bf28      	it	cs
 8008a66:	463a      	movcs	r2, r7
 8008a68:	f7ff ffca 	bl	8008a00 <memcpy>
 8008a6c:	4631      	mov	r1, r6
 8008a6e:	4640      	mov	r0, r8
 8008a70:	f7ff fbbc 	bl	80081ec <_free_r>
 8008a74:	e7e1      	b.n	8008a3a <_realloc_r+0x1e>
 8008a76:	4635      	mov	r5, r6
 8008a78:	e7df      	b.n	8008a3a <_realloc_r+0x1e>

08008a7a <_malloc_usable_size_r>:
 8008a7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a7e:	1f18      	subs	r0, r3, #4
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	bfbc      	itt	lt
 8008a84:	580b      	ldrlt	r3, [r1, r0]
 8008a86:	18c0      	addlt	r0, r0, r3
 8008a88:	4770      	bx	lr
	...

08008a8c <_init>:
 8008a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a8e:	bf00      	nop
 8008a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a92:	bc08      	pop	{r3}
 8008a94:	469e      	mov	lr, r3
 8008a96:	4770      	bx	lr

08008a98 <_fini>:
 8008a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9a:	bf00      	nop
 8008a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a9e:	bc08      	pop	{r3}
 8008aa0:	469e      	mov	lr, r3
 8008aa2:	4770      	bx	lr
