<module name="DMM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DMM_REVISION" acronym="DMM_REVISION" offset="0x0" width="32" description="DMM Revision Number">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x---- ----" description="Revision Number" range="" rwaccess="R"/>
  </register>
  <register id="DMM_HWINFO" acronym="DMM_HWINFO" offset="0x4" width="32" description="DMM hardware configuration">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ROBIN_CNT" width="4" begin="19" end="16" resetval="0x2" description="Number of ROBIN in the DMM" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ELLA_CNT" width="4" begin="11" end="8" resetval="0x0" description="Number of ELLA in the DMM" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TILER_CNT" width="4" begin="3" end="0" resetval="0x2" description="Number of TILER in the DMM" range="" rwaccess="R"/>
  </register>
  <register id="DMM_LISA_HWINFO" acronym="DMM_LISA_HWINFO" offset="0x8" width="32" description="DMM hardware configuration for LISA">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDRC_CNT" width="4" begin="11" end="8" resetval="0x2" description="Number of attached SDRAM controllers" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SECTION_CNT" width="5" begin="4" end="0" resetval="0x02" description="Number of DMM sections" range="" rwaccess="R"/>
  </register>
  <register id="DMM_SYSCONFIG" acronym="DMM_SYSCONFIG" offset="0x10" width="32" description="DMM clock management configuration">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLE_MODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDLE_MODE_0" description="Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, that is, regardless of the IP module's internal requirements. Backup mode, for debug only."/>
      <bitenum value="1" id="1" token="IDLE_MODE_1" description="No-idle mode: local target never enters idle state. Backup mode, for debug only"/>
      <bitenum value="3" id="3" token="IDLE_MODE_3" description="Reserved"/>
      <bitenum value="2" id="2" token="IDLE_MODE_2" description="Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wake-up events."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_LISA_LOCK" acronym="DMM_LISA_LOCK" offset="0x1C" width="32" description="DMM memory mapping lock">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Should be written as 0" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0" description="DMM lock map" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LOCK_0_w" description="No effect (clear on reset only)"/>
      <bitenum value="0" id="0" token="LOCK_0_r" description="unlocked"/>
      <bitenum value="1" id="1" token="LOCK_1_r" description="locked"/>
      <bitenum value="1" id="1" token="LOCK_1_w" description="Locking registers"/>
    </bitfield>
  </register>
  <register id="DMM_LISA_MAP_i_0" acronym="DMM_LISA_MAP_i_0" offset="0x40" width="32" description="DMM memory mapping register">
    <bitfield id="SYS_ADDR" width="8" begin="31" end="24" resetval="0x00" description="DMM system section address MSB for view mapping i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SYS_SIZE" width="3" begin="22" end="20" resetval="0x0" description="DMM system section size for view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYS_SIZE_0" description="16-MB section"/>
      <bitenum value="1" id="1" token="SYS_SIZE_1" description="32-MB section"/>
      <bitenum value="2" id="2" token="SYS_SIZE_2" description="64-MB section"/>
      <bitenum value="3" id="3" token="SYS_SIZE_3" description="128-MB section"/>
      <bitenum value="4" id="4" token="SYS_SIZE_4" description="256-MB section"/>
      <bitenum value="5" id="5" token="SYS_SIZE_5" description="512-MB section"/>
      <bitenum value="6" id="6" token="SYS_SIZE_6" description="1-GB section"/>
      <bitenum value="7" id="7" token="SYS_SIZE_7" description="2-GB section"/>
    </bitfield>
    <bitfield id="SDRC_INTL" width="2" begin="19" end="18" resetval="0x0" description="SDRAM controller interleaving mode 0x0: No interleaving 0x1: 128-byte interleaving 0x2: 256-byte interleaving 0x3: 512-byte interleaving The 128-/256-/512-byte interleaving applies only to nontiled regions. If accesses are made to tiled regions, interleaving is forced to 1kiB. SDRC_INTL is don't care if SDRC_MAP is not 0x3 (no interleaving)." range="" rwaccess="RW"/>
    <bitfield id="SDRC_ADDRSPC" width="2" begin="17" end="16" resetval="0x0" description="SDRAM controller address space for view mapping i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SDRC_MAP" width="2" begin="9" end="8" resetval="0" description="SDRAM controller mapping for view mapping i 0x0: Unmapped 0x1: Mapped on EMIF1 only (not interleaved) 0x2: Mapped on EMIF2 only (not interleaved) 0x3: Mapped on EMIF1 and EMIF2 (interleaved) To enable interleaving, SDRC_MAP must be 0x3 and SDRC_INTL must be a nonzero value." range="" rwaccess="RW"/>
    <bitfield id="SDRC_ADDR" width="8" begin="7" end="0" resetval="0x00" description="SDRAM controller address MSB for view mapping i" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_LISA_MAP_i_1" acronym="DMM_LISA_MAP_i_1" offset="0x44" width="32" description="DMM memory mapping register">
    <bitfield id="SYS_ADDR" width="8" begin="31" end="24" resetval="0x00" description="DMM system section address MSB for view mapping i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SYS_SIZE" width="3" begin="22" end="20" resetval="0x0" description="DMM system section size for view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYS_SIZE_0" description="16-MB section"/>
      <bitenum value="1" id="1" token="SYS_SIZE_1" description="32-MB section"/>
      <bitenum value="2" id="2" token="SYS_SIZE_2" description="64-MB section"/>
      <bitenum value="3" id="3" token="SYS_SIZE_3" description="128-MB section"/>
      <bitenum value="4" id="4" token="SYS_SIZE_4" description="256-MB section"/>
      <bitenum value="5" id="5" token="SYS_SIZE_5" description="512-MB section"/>
      <bitenum value="6" id="6" token="SYS_SIZE_6" description="1-GB section"/>
      <bitenum value="7" id="7" token="SYS_SIZE_7" description="2-GB section"/>
    </bitfield>
    <bitfield id="SDRC_INTL" width="2" begin="19" end="18" resetval="0x0" description="SDRAM controller interleaving mode 0x0: No interleaving 0x1: 128-byte interleaving 0x2: 256-byte interleaving 0x3: 512-byte interleaving The 128-/256-/512-byte interleaving applies only to nontiled regions. If accesses are made to tiled regions, interleaving is forced to 1kiB. SDRC_INTL is don't care if SDRC_MAP is not 0x3 (no interleaving)." range="" rwaccess="RW"/>
    <bitfield id="SDRC_ADDRSPC" width="2" begin="17" end="16" resetval="0x0" description="SDRAM controller address space for view mapping i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SDRC_MAP" width="2" begin="9" end="8" resetval="0" description="SDRAM controller mapping for view mapping i 0x0: Unmapped 0x1: Mapped on EMIF1 only (not interleaved) 0x2: Mapped on EMIF2 only (not interleaved) 0x3: Mapped on EMIF1 and EMIF2 (interleaved) To enable interleaving, SDRC_MAP must be 0x3 and SDRC_INTL must be a nonzero value." range="" rwaccess="RW"/>
    <bitfield id="SDRC_ADDR" width="8" begin="7" end="0" resetval="0x00" description="SDRAM controller address MSB for view mapping i" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_LISA_MAP_i_2" acronym="DMM_LISA_MAP_i_2" offset="0x48" width="32" description="DMM memory mapping register">
    <bitfield id="SYS_ADDR" width="8" begin="31" end="24" resetval="0x00" description="DMM system section address MSB for view mapping i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SYS_SIZE" width="3" begin="22" end="20" resetval="0x0" description="DMM system section size for view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYS_SIZE_0" description="16-MB section"/>
      <bitenum value="1" id="1" token="SYS_SIZE_1" description="32-MB section"/>
      <bitenum value="2" id="2" token="SYS_SIZE_2" description="64-MB section"/>
      <bitenum value="3" id="3" token="SYS_SIZE_3" description="128-MB section"/>
      <bitenum value="4" id="4" token="SYS_SIZE_4" description="256-MB section"/>
      <bitenum value="5" id="5" token="SYS_SIZE_5" description="512-MB section"/>
      <bitenum value="6" id="6" token="SYS_SIZE_6" description="1-GB section"/>
      <bitenum value="7" id="7" token="SYS_SIZE_7" description="2-GB section"/>
    </bitfield>
    <bitfield id="SDRC_INTL" width="2" begin="19" end="18" resetval="0x0" description="SDRAM controller interleaving mode 0x0: No interleaving 0x1: 128-byte interleaving 0x2: 256-byte interleaving 0x3: 512-byte interleaving The 128-/256-/512-byte interleaving applies only to nontiled regions. If accesses are made to tiled regions, interleaving is forced to 1kiB. SDRC_INTL is don't care if SDRC_MAP is not 0x3 (no interleaving)." range="" rwaccess="RW"/>
    <bitfield id="SDRC_ADDRSPC" width="2" begin="17" end="16" resetval="0x0" description="SDRAM controller address space for view mapping i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SDRC_MAP" width="2" begin="9" end="8" resetval="0" description="SDRAM controller mapping for view mapping i 0x0: Unmapped 0x1: Mapped on EMIF1 only (not interleaved) 0x2: Mapped on EMIF2 only (not interleaved) 0x3: Mapped on EMIF1 and EMIF2 (interleaved) To enable interleaving, SDRC_MAP must be 0x3 and SDRC_INTL must be a nonzero value." range="" rwaccess="RW"/>
    <bitfield id="SDRC_ADDR" width="8" begin="7" end="0" resetval="0x00" description="SDRAM controller address MSB for view mapping i" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_LISA_MAP_i_3" acronym="DMM_LISA_MAP_i_3" offset="0x4C" width="32" description="DMM memory mapping register">
    <bitfield id="SYS_ADDR" width="8" begin="31" end="24" resetval="0x00" description="DMM system section address MSB for view mapping i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SYS_SIZE" width="3" begin="22" end="20" resetval="0x0" description="DMM system section size for view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYS_SIZE_0" description="16-MB section"/>
      <bitenum value="1" id="1" token="SYS_SIZE_1" description="32-MB section"/>
      <bitenum value="2" id="2" token="SYS_SIZE_2" description="64-MB section"/>
      <bitenum value="3" id="3" token="SYS_SIZE_3" description="128-MB section"/>
      <bitenum value="4" id="4" token="SYS_SIZE_4" description="256-MB section"/>
      <bitenum value="5" id="5" token="SYS_SIZE_5" description="512-MB section"/>
      <bitenum value="6" id="6" token="SYS_SIZE_6" description="1-GB section"/>
      <bitenum value="7" id="7" token="SYS_SIZE_7" description="2-GB section"/>
    </bitfield>
    <bitfield id="SDRC_INTL" width="2" begin="19" end="18" resetval="0x0" description="SDRAM controller interleaving mode 0x0: No interleaving 0x1: 128-byte interleaving 0x2: 256-byte interleaving 0x3: 512-byte interleaving The 128-/256-/512-byte interleaving applies only to nontiled regions. If accesses are made to tiled regions, interleaving is forced to 1kiB. SDRC_INTL is don't care if SDRC_MAP is not 0x3 (no interleaving)." range="" rwaccess="RW"/>
    <bitfield id="SDRC_ADDRSPC" width="2" begin="17" end="16" resetval="0x0" description="SDRAM controller address space for view mapping i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SDRC_MAP" width="2" begin="9" end="8" resetval="0" description="SDRAM controller mapping for view mapping i 0x0: Unmapped 0x1: Mapped on EMIF1 only (not interleaved) 0x2: Mapped on EMIF2 only (not interleaved) 0x3: Mapped on EMIF1 and EMIF2 (interleaved) To enable interleaving, SDRC_MAP must be 0x3 and SDRC_INTL must be a nonzero value." range="" rwaccess="RW"/>
    <bitfield id="SDRC_ADDR" width="8" begin="7" end="0" resetval="0x00" description="SDRAM controller address MSB for view mapping i" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_TILER_HWINFO" acronym="DMM_TILER_HWINFO" offset="0x208" width="32" description="DMM hardware configuration for TILER">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OR_CNT" width="5" begin="4" end="0" resetval="0x10" description="Number of TILER orientation entries" range="" rwaccess="R">
      <bitenum value="1" id="1" token="OR_CNT_1_r" description="One orientation entry"/>
      <bitenum value="2" id="2" token="OR_CNT_2_r" description="Two orientation entries"/>
      <bitenum value="4" id="4" token="OR_CNT_4_r" description="Four orientation entries"/>
      <bitenum value="8" id="8" token="OR_CNT_8_r" description="Eight orientation entries"/>
      <bitenum value="16" id="16" token="OR_CNT_16_r" description="Sixteen orientation entries"/>
    </bitfield>
  </register>
  <register id="DMM_TILER_OR0" acronym="DMM_TILER_OR0" offset="0x220" width="32" description="DMM TILER orientation (initiators 0 to 7)">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for OR7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="OR7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="OR7 field is updated"/>
    </bitfield>
    <bitfield id="OR7" width="3" begin="30" end="28" resetval="0x0" description="Orientation for initiator 7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for OR6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="OR6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="OR6 field is updated"/>
    </bitfield>
    <bitfield id="OR6" width="3" begin="26" end="24" resetval="0x0" description="Orientation for initiator 6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for OR5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="OR5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="OR5 field is updated"/>
    </bitfield>
    <bitfield id="OR5" width="3" begin="22" end="20" resetval="0x0" description="Orientation for initiator 5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for OR4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="OR4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="OR4 field is updated"/>
    </bitfield>
    <bitfield id="OR4" width="3" begin="18" end="16" resetval="0x0" description="Orientation for initiator 4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for OR3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="OR3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="OR3 field is updated"/>
    </bitfield>
    <bitfield id="OR3" width="3" begin="14" end="12" resetval="0x0" description="Orientation for initiator 3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for OR2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="OR2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="OR2 field is updated"/>
    </bitfield>
    <bitfield id="OR2" width="3" begin="10" end="8" resetval="0x0" description="Orientation for initiator 2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for OR1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="OR1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="OR1 field is updated"/>
    </bitfield>
    <bitfield id="OR1" width="3" begin="6" end="4" resetval="0x0" description="Orientation for initiator 1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for OR0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="OR0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="OR0 field is updated"/>
    </bitfield>
    <bitfield id="OR0" width="3" begin="2" end="0" resetval="0x0" description="Orientation for initiator 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_TILER_OR1" acronym="DMM_TILER_OR1" offset="0x224" width="32" description="DMM TILER orientation (initiators 8 to 15)">
    <bitfield id="W15" width="1" begin="31" end="31" resetval="0" description="Write-enable for OR15 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W15_0_w" description="OR15 field is unchanged"/>
      <bitenum value="1" id="1" token="W15_1_w" description="OR15 field is updated"/>
    </bitfield>
    <bitfield id="OR15" width="3" begin="30" end="28" resetval="0x0" description="Orientation for initiator 15" range="" rwaccess="RW"/>
    <bitfield id="W14" width="1" begin="27" end="27" resetval="0" description="Write-enable for OR14 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W14_0_w" description="OR14 field is unchanged"/>
      <bitenum value="1" id="1" token="W14_1_w" description="OR14 field is updated"/>
    </bitfield>
    <bitfield id="OR14" width="3" begin="26" end="24" resetval="0x0" description="Orientation for initiator 14" range="" rwaccess="RW"/>
    <bitfield id="W13" width="1" begin="23" end="23" resetval="0" description="Write-enable for OR13 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W13_0_w" description="OR13 field is unchanged"/>
      <bitenum value="1" id="1" token="W13_1_w" description="OR13 field is updated"/>
    </bitfield>
    <bitfield id="OR13" width="3" begin="22" end="20" resetval="0x0" description="Orientation for initiator 13" range="" rwaccess="RW"/>
    <bitfield id="W12" width="1" begin="19" end="19" resetval="0" description="Write-enable for OR12 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W12_0_w" description="OR12 field is unchanged"/>
      <bitenum value="1" id="1" token="W12_1_w" description="OR12 field is updated"/>
    </bitfield>
    <bitfield id="OR12" width="3" begin="18" end="16" resetval="0x0" description="Orientation for initiator 12" range="" rwaccess="RW"/>
    <bitfield id="W11" width="1" begin="15" end="15" resetval="0" description="Write-enable for OR11 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W11_0_w" description="OR11 field is unchanged"/>
      <bitenum value="1" id="1" token="W11_1_w" description="OR11 field is updated"/>
    </bitfield>
    <bitfield id="OR11" width="3" begin="14" end="12" resetval="0x0" description="Orientation for initiator 11" range="" rwaccess="RW"/>
    <bitfield id="W10" width="1" begin="11" end="11" resetval="0" description="Write-enable for OR10 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W10_0_w" description="OR10 field is unchanged"/>
      <bitenum value="1" id="1" token="W10_1_w" description="OR10 field is updated"/>
    </bitfield>
    <bitfield id="OR10" width="3" begin="10" end="8" resetval="0x0" description="Orientation for initiator 10" range="" rwaccess="RW"/>
    <bitfield id="W9" width="1" begin="7" end="7" resetval="0" description="Write-enable for OR9 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W9_0_w" description="OR9 field is unchanged"/>
      <bitenum value="1" id="1" token="W9_1_w" description="OR9 field is updated"/>
    </bitfield>
    <bitfield id="OR9" width="3" begin="6" end="4" resetval="0x0" description="Orientation for initiator 9" range="" rwaccess="RW"/>
    <bitfield id="W8" width="1" begin="3" end="3" resetval="0" description="Write-enable for OR8 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W8_0_w" description="OR8 field is unchanged"/>
      <bitenum value="1" id="1" token="W8_1_w" description="OR8 field is updated"/>
    </bitfield>
    <bitfield id="OR8" width="3" begin="2" end="0" resetval="0x0" description="Orientation for initiator 8" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_HWINFO" acronym="DMM_PAT_HWINFO" offset="0x408" width="32" description="DMM hardware configuration for PAT">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENGINE_CNT" width="5" begin="28" end="24" resetval="0x04" description="Number of PAT refill engines" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LUT_CNT" width="5" begin="20" end="16" resetval="0x01" description="Number of PAT LUT for page-grained physical address translation" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VIEW_MAP_CNT" width="4" begin="11" end="8" resetval="0x4" description="Number of internal PAT view mappings." range="" rwaccess="R">
      <bitenum value="1" id="1" token="VIEW_MAP_CNT_1_r" description="One view map"/>
      <bitenum value="2" id="2" token="VIEW_MAP_CNT_2_r" description="Two view maps"/>
      <bitenum value="4" id="4" token="VIEW_MAP_CNT_4_r" description="Four view maps"/>
      <bitenum value="8" id="8" token="VIEW_MAP_CNT_8_r" description="Eight view maps"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VIEW_CNT" width="7" begin="6" end="0" resetval="0x10" description="Number of PAT view entries" range="" rwaccess="R">
      <bitenum value="1" id="1" token="VIEW_CNT_1_r" description="One view entry"/>
      <bitenum value="2" id="2" token="VIEW_CNT_2_r" description="Two view entries"/>
      <bitenum value="4" id="4" token="VIEW_CNT_4_r" description="Four view entries"/>
      <bitenum value="8" id="8" token="VIEW_CNT_8_r" description="Eight view entries"/>
      <bitenum value="16" id="16" token="VIEW_CNT_16_r" description="Sixteen view entries"/>
      <bitenum value="32" id="32" token="VIEW_CNT_32_r" description="Thirty-two view entries"/>
      <bitenum value="64" id="64" token="VIEW_CNT_64_r" description="Sixty-four view entries"/>
    </bitfield>
  </register>
  <register id="DMM_PAT_GEOMETRY" acronym="DMM_PAT_GEOMETRY" offset="0x40C" width="32" description="PAT geometry-related settings">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CONT_HGHT" width="3" begin="26" end="24" resetval="0x4" description="Container height in pages" range="" rwaccess="R">
      <bitenum value="1" id="1" token="CONT_HGHT_1_r" description="Container height of 32 pages"/>
      <bitenum value="2" id="2" token="CONT_HGHT_2_r" description="Container height of 64 pages"/>
      <bitenum value="4" id="4" token="CONT_HGHT_4_r" description="Container height of 128 pages"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CONT_WDTH" width="4" begin="19" end="16" resetval="0x8" description="Container width in pages" range="" rwaccess="R">
      <bitenum value="2" id="2" token="CONT_WDTH_2_r" description="Container width of 64 pages"/>
      <bitenum value="4" id="4" token="CONT_WDTH_4_r" description="Container width of 128 pages"/>
      <bitenum value="8" id="8" token="CONT_WDTH_8_r" description="Container width of 256 pages"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDR_RANGE" width="6" begin="13" end="8" resetval="0x10" description="PAT output physical address range" range="" rwaccess="R">
      <bitenum value="1" id="1" token="ADDR_RANGE_1_r" description="128-MB range"/>
      <bitenum value="2" id="2" token="ADDR_RANGE_2_r" description="256-MB range"/>
      <bitenum value="4" id="4" token="ADDR_RANGE_4_r" description="512-MB range"/>
      <bitenum value="8" id="8" token="ADDR_RANGE_8_r" description="1-GB range"/>
      <bitenum value="16" id="16" token="ADDR_RANGE_16_r" description="2-GB range"/>
      <bitenum value="32" id="32" token="ADDR_RANGE_32_r" description="4-GB range"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAGE_SZ" width="5" begin="4" end="0" resetval="0x01" description="Page size in 4-KB granularity" range="" rwaccess="R">
      <bitenum value="1" id="1" token="PAGE_SZ_1_r" description="4-KB page"/>
      <bitenum value="4" id="4" token="PAGE_SZ_4_r" description="16-KB page"/>
      <bitenum value="16" id="16" token="PAGE_SZ_16_r" description="64-KB page"/>
    </bitfield>
  </register>
  <register id="DMM_PAT_CONFIG" acronym="DMM_PAT_CONFIG" offset="0x410" width="32" description="This is the PAT configuration register aimed at defining the major PAT configuration of each refill engine.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODE3" width="1" begin="3" end="3" resetval="0" description="Mode of refill engine 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE3_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="MODE3_1" description="Direct LUT access"/>
    </bitfield>
    <bitfield id="MODE2" width="1" begin="2" end="2" resetval="0" description="Mode of refill engine 2" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE2_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="MODE2_1" description="Direct LUT access"/>
    </bitfield>
    <bitfield id="MODE1" width="1" begin="1" end="1" resetval="0" description="Mode of refill engine 1" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE1_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="MODE1_1" description="Direct LUT access"/>
    </bitfield>
    <bitfield id="MODE0" width="1" begin="0" end="0" resetval="0" description="Mode of refill engine 0" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE0_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="MODE0_1" description="Direct LUT access"/>
    </bitfield>
  </register>
  <register id="DMM_PAT_VIEW0" acronym="DMM_PAT_VIEW0" offset="0x420" width="32" description="DMM PAT View register (initiators 0 to 7)">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for V7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="V7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="V7 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V7" width="2" begin="29" end="28" resetval="0x0" description="PAT view for initiator 7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for V6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="V6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="V6 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V6" width="2" begin="25" end="24" resetval="0x0" description="PAT view for initiator 6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for V5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="V5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="V5 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V5" width="2" begin="21" end="20" resetval="0x0" description="PAT view for initiator 5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for V4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="V4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="V4 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V4" width="2" begin="17" end="16" resetval="0x0" description="PAT view for initiator 4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for V3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="V3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="V3 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V3" width="2" begin="13" end="12" resetval="0x0" description="PAT view for initiator 3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for V2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="V2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="V2 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V2" width="2" begin="9" end="8" resetval="0x0" description="PAT view for initiator 2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for V1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="V1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="V1 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V1" width="2" begin="5" end="4" resetval="0x0" description="PAT view for initiator 1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for V0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="V0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="V0 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V0" width="2" begin="1" end="0" resetval="0x0" description="PAT view for initiator 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_VIEW1" acronym="DMM_PAT_VIEW1" offset="0x424" width="32" description="DMM PAT view register (initiators 8 to 15)">
    <bitfield id="W15" width="1" begin="31" end="31" resetval="0" description="Write-enable for V15 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W15_0_w" description="V15 field is unchanged"/>
      <bitenum value="1" id="1" token="W15_1_w" description="V15 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V15" width="2" begin="29" end="28" resetval="0x0" description="PAT view for initiator 15" range="" rwaccess="RW"/>
    <bitfield id="W14" width="1" begin="27" end="27" resetval="0" description="Write-enable for V14 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W14_0_w" description="V14 field is unchanged"/>
      <bitenum value="1" id="1" token="W14_1_w" description="V14 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V14" width="2" begin="25" end="24" resetval="0x0" description="PAT view for initiator 14" range="" rwaccess="RW"/>
    <bitfield id="W13" width="1" begin="23" end="23" resetval="0" description="Write-enable for V13 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W13_0_w" description="V13 field is unchanged"/>
      <bitenum value="1" id="1" token="W13_1_w" description="V13 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V13" width="2" begin="21" end="20" resetval="0x0" description="PAT view for initiator 13" range="" rwaccess="RW"/>
    <bitfield id="W12" width="1" begin="19" end="19" resetval="0" description="Write-enable for V12 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W12_0_w" description="V12 field is unchanged"/>
      <bitenum value="1" id="1" token="W12_1_w" description="V12 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V12" width="2" begin="17" end="16" resetval="0x0" description="PAT view for initiator 12" range="" rwaccess="RW"/>
    <bitfield id="W11" width="1" begin="15" end="15" resetval="0" description="Write-enable for V11 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W11_0_w" description="V11 field is unchanged"/>
      <bitenum value="1" id="1" token="W11_1_w" description="V11 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V11" width="2" begin="13" end="12" resetval="0x0" description="PAT view for initiator 11" range="" rwaccess="RW"/>
    <bitfield id="W10" width="1" begin="11" end="11" resetval="0" description="Write-enable for V10 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W10_0_w" description="V10 field is unchanged"/>
      <bitenum value="1" id="1" token="W10_1_w" description="V10 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V10" width="2" begin="9" end="8" resetval="0x0" description="PAT view for initiator 10" range="" rwaccess="RW"/>
    <bitfield id="W9" width="1" begin="7" end="7" resetval="0" description="Write-enable for V9 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W9_0_w" description="V9 field is unchanged"/>
      <bitenum value="1" id="1" token="W9_1_w" description="V9 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V9" width="2" begin="5" end="4" resetval="0x0" description="PAT view for initiator 9" range="" rwaccess="RW"/>
    <bitfield id="W8" width="1" begin="3" end="3" resetval="0" description="Write-enable for V8 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W8_0_w" description="V8 field is unchanged"/>
      <bitenum value="1" id="1" token="W8_1_w" description="V8 field is updated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="V8" width="2" begin="1" end="0" resetval="0x0" description="PAT view for initiator 8" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_VIEW_MAP_i_0" acronym="DMM_PAT_VIEW_MAP_i_0" offset="0x440" width="32" description="PAT view mapping register">
    <bitfield id="ACCESS_PAGE" width="1" begin="31" end="31" resetval="0" description="Kind of access for this page mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_PAGE_0" description="Direct access, container base address given in CONT_PAGE"/>
      <bitenum value="1" id="1" token="ACCESS_PAGE_1" description="Indirect access through the LUT indexed by CONT_PAGE"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_PAGE" width="4" begin="27" end="24" resetval="0x0" description="Container for page mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_32" width="1" begin="23" end="23" resetval="0" description="Kind of access for this 32-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_32_0" description="Direct access, container base address given in CONT_32"/>
      <bitenum value="1" id="1" token="ACCESS_32_1" description="Indirect access through the LUT indexed by CONT_32"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_32" width="4" begin="19" end="16" resetval="0x0" description="Container for 32-bit mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_16" width="1" begin="15" end="15" resetval="0" description="Kind of access for this 16-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_16_0" description="Direct access, container base address given in CONT_16"/>
      <bitenum value="1" id="1" token="ACCESS_16_1" description="Indirect access through the LUT indexed by CONT_16"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_16" width="4" begin="11" end="8" resetval="0x0" description="Container for 16-bit mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_8" width="1" begin="7" end="7" resetval="0" description="Kind of access for this 8-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_8_0" description="Direct access, container base address given in CONT_8"/>
      <bitenum value="1" id="1" token="ACCESS_8_1" description="Indirect access through the LUT indexed by CONT_8"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_8" width="4" begin="3" end="0" resetval="0x0" description="Container for 8-bit mode in view mapping i" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_VIEW_MAP_i_1" acronym="DMM_PAT_VIEW_MAP_i_1" offset="0x444" width="32" description="PAT view mapping register">
    <bitfield id="ACCESS_PAGE" width="1" begin="31" end="31" resetval="0" description="Kind of access for this page mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_PAGE_0" description="Direct access, container base address given in CONT_PAGE"/>
      <bitenum value="1" id="1" token="ACCESS_PAGE_1" description="Indirect access through the LUT indexed by CONT_PAGE"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_PAGE" width="4" begin="27" end="24" resetval="0x0" description="Container for page mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_32" width="1" begin="23" end="23" resetval="0" description="Kind of access for this 32-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_32_0" description="Direct access, container base address given in CONT_32"/>
      <bitenum value="1" id="1" token="ACCESS_32_1" description="Indirect access through the LUT indexed by CONT_32"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_32" width="4" begin="19" end="16" resetval="0x0" description="Container for 32-bit mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_16" width="1" begin="15" end="15" resetval="0" description="Kind of access for this 16-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_16_0" description="Direct access, container base address given in CONT_16"/>
      <bitenum value="1" id="1" token="ACCESS_16_1" description="Indirect access through the LUT indexed by CONT_16"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_16" width="4" begin="11" end="8" resetval="0x0" description="Container for 16-bit mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_8" width="1" begin="7" end="7" resetval="0" description="Kind of access for this 8-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_8_0" description="Direct access, container base address given in CONT_8"/>
      <bitenum value="1" id="1" token="ACCESS_8_1" description="Indirect access through the LUT indexed by CONT_8"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_8" width="4" begin="3" end="0" resetval="0x0" description="Container for 8-bit mode in view mapping i" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_VIEW_MAP_i_2" acronym="DMM_PAT_VIEW_MAP_i_2" offset="0x448" width="32" description="PAT view mapping register">
    <bitfield id="ACCESS_PAGE" width="1" begin="31" end="31" resetval="0" description="Kind of access for this page mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_PAGE_0" description="Direct access, container base address given in CONT_PAGE"/>
      <bitenum value="1" id="1" token="ACCESS_PAGE_1" description="Indirect access through the LUT indexed by CONT_PAGE"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_PAGE" width="4" begin="27" end="24" resetval="0x0" description="Container for page mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_32" width="1" begin="23" end="23" resetval="0" description="Kind of access for this 32-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_32_0" description="Direct access, container base address given in CONT_32"/>
      <bitenum value="1" id="1" token="ACCESS_32_1" description="Indirect access through the LUT indexed by CONT_32"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_32" width="4" begin="19" end="16" resetval="0x0" description="Container for 32-bit mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_16" width="1" begin="15" end="15" resetval="0" description="Kind of access for this 16-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_16_0" description="Direct access, container base address given in CONT_16"/>
      <bitenum value="1" id="1" token="ACCESS_16_1" description="Indirect access through the LUT indexed by CONT_16"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_16" width="4" begin="11" end="8" resetval="0x0" description="Container for 16-bit mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_8" width="1" begin="7" end="7" resetval="0" description="Kind of access for this 8-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_8_0" description="Direct access, container base address given in CONT_8"/>
      <bitenum value="1" id="1" token="ACCESS_8_1" description="Indirect access through the LUT indexed by CONT_8"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_8" width="4" begin="3" end="0" resetval="0x0" description="Container for 8-bit mode in view mapping i" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_VIEW_MAP_i_3" acronym="DMM_PAT_VIEW_MAP_i_3" offset="0x44C" width="32" description="PAT view mapping register">
    <bitfield id="ACCESS_PAGE" width="1" begin="31" end="31" resetval="0" description="Kind of access for this page mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_PAGE_0" description="Direct access, container base address given in CONT_PAGE"/>
      <bitenum value="1" id="1" token="ACCESS_PAGE_1" description="Indirect access through the LUT indexed by CONT_PAGE"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_PAGE" width="4" begin="27" end="24" resetval="0x0" description="Container for page mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_32" width="1" begin="23" end="23" resetval="0" description="Kind of access for this 32-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_32_0" description="Direct access, container base address given in CONT_32"/>
      <bitenum value="1" id="1" token="ACCESS_32_1" description="Indirect access through the LUT indexed by CONT_32"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_32" width="4" begin="19" end="16" resetval="0x0" description="Container for 32-bit mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_16" width="1" begin="15" end="15" resetval="0" description="Kind of access for this 16-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_16_0" description="Direct access, container base address given in CONT_16"/>
      <bitenum value="1" id="1" token="ACCESS_16_1" description="Indirect access through the LUT indexed by CONT_16"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_16" width="4" begin="11" end="8" resetval="0x0" description="Container for 16-bit mode in view mapping i" range="" rwaccess="RW"/>
    <bitfield id="ACCESS_8" width="1" begin="7" end="7" resetval="0" description="Kind of access for this 8-bit mode container in view mapping i" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESS_8_0" description="Direct access, container base address given in CONT_8"/>
      <bitenum value="1" id="1" token="ACCESS_8_1" description="Indirect access through the LUT indexed by CONT_8"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="CONT_8" width="4" begin="3" end="0" resetval="0x0" description="Container for 8-bit mode in view mapping i" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_VIEW_MAP_BASE" acronym="DMM_PAT_VIEW_MAP_BASE" offset="0x460" width="32" description="Base address of all view mappings">
    <bitfield id="BASE_ADDR" width="1" begin="31" end="31" resetval="0" description="MSB of the PAT view mapping base address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="31" begin="30" end="0" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_PAT_IRQSTATUS_RAW" acronym="DMM_PAT_IRQSTATUS_RAW" offset="0x480" width="32" description="Per-event raw interrupt status vector. Raw status is set even if the related event is not enabled. Write 1 to set the (raw) status, mostly for debug. n = 0 for the first interrupt status raw register, n = 1 for the second interrupt status raw register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="ERR_LUT_MISS1" width="1" begin="15" end="15" resetval="0" description="Access to a yet-to-be-refilled area event in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_LUT_MISS1_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_LUT_MISS1_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS1_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_DATA1" width="1" begin="14" end="14" resetval="0" description="Data register update while refilling error event in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_DATA1_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_DATA1_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA1_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_CTRL1" width="1" begin="13" end="13" resetval="0" description="Control register update while refilling error event in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_CTRL1_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_CTRL1_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL1_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_AREA1" width="1" begin="12" end="12" resetval="0" description="Area register update while refilling error event in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_AREA1_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_AREA1_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA1_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_INV_DATA1" width="1" begin="11" end="11" resetval="0" description="Invalid entry-table pointer error event in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_INV_DATA1_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_INV_DATA1_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA1_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_INV_DSC1" width="1" begin="10" end="10" resetval="0" description="Invalid descriptor pointer error event in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_INV_DSC1_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_INV_DSC1_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC1_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="FILL_LST1" width="1" begin="9" end="9" resetval="0" description="End of refill event for the last descriptor in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="FILL_LST1_0_w" description="Keep area 1 refill done event"/>
      <bitenum value="0" id="0" token="FILL_LST1_0_r" description="Area 1 is yet-to-be refilled"/>
      <bitenum value="1" id="1" token="FILL_LST1_1_r" description="Area 1 is refilled"/>
      <bitenum value="1" id="1" token="FILL_LST1_1_w" description="Set area 1 refill done event"/>
    </bitfield>
    <bitfield id="FILL_DSC1" width="1" begin="8" end="8" resetval="0" description="End of refill event for any descriptor in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="FILL_DSC1_0_w" description="Keep area 1 refill done event"/>
      <bitenum value="0" id="0" token="FILL_DSC1_0_r" description="Area 1 is yet-to-be refilled"/>
      <bitenum value="1" id="1" token="FILL_DSC1_1_r" description="Area 1 is refilled"/>
      <bitenum value="1" id="1" token="FILL_DSC1_1_w" description="Set area 1 refill done event"/>
    </bitfield>
    <bitfield id="ERR_LUT_MISS0" width="1" begin="7" end="7" resetval="0" description="Access to a yet-to-be-refilled area event in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_LUT_MISS0_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_LUT_MISS0_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS0_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_DATA0" width="1" begin="6" end="6" resetval="0" description="Data register update while refilling error event in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_DATA0_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_DATA0_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA0_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_CTRL0" width="1" begin="5" end="5" resetval="0" description="Control register update while refilling error event in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_CTRL0_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_CTRL0_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL0_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_AREA0" width="1" begin="4" end="4" resetval="0" description="Area register update while refilling error event in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_AREA0_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_AREA0_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA0_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_INV_DATA0" width="1" begin="3" end="3" resetval="0" description="Invalid entry-table pointer error event in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_INV_DATA0_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_INV_DATA0_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA0_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="ERR_INV_DSC0" width="1" begin="2" end="2" resetval="0" description="Invalid descriptor pointer error event in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_INV_DSC0_0_w" description="Keep current error event"/>
      <bitenum value="0" id="0" token="ERR_INV_DSC0_0_r" description="No such error event"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC0_1_w" description="Set error event"/>
    </bitfield>
    <bitfield id="FILL_LST0" width="1" begin="1" end="1" resetval="0" description="End of refill event for the last descriptor in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="FILL_LST0_0_w" description="Keep area 0 refill done event"/>
      <bitenum value="0" id="0" token="FILL_LST0_0_r" description="Area 0 is yet-to-be refilled"/>
      <bitenum value="1" id="1" token="FILL_LST0_1_r" description="Area 0 is refilled"/>
      <bitenum value="1" id="1" token="FILL_LST0_1_w" description="Set area 0 refill done event"/>
    </bitfield>
    <bitfield id="FILL_DSC0" width="1" begin="0" end="0" resetval="0" description="End of refill event for any descriptor in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="FILL_DSC0_0_w" description="Keep area 0 refill done event"/>
      <bitenum value="0" id="0" token="FILL_DSC0_0_r" description="Area 0 is yet-to-be refilled"/>
      <bitenum value="1" id="1" token="FILL_DSC0_1_r" description="Area 0 is refilled"/>
      <bitenum value="1" id="1" token="FILL_DSC0_1_w" description="Set area 0 refill done event"/>
    </bitfield>
  </register>
  <register id="DMM_PAT_IRQSTATUS" acronym="DMM_PAT_IRQSTATUS" offset="0x490" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless the event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). n = 0 for the first interrupt status register, n = 1 for the second interrupt status register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="ERR_LUT_MISS1" width="1" begin="15" end="15" resetval="0" description="Access to a yet-to-be-refilled area event in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_LUT_MISS1_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_LUT_MISS1_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS1_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_DATA1" width="1" begin="14" end="14" resetval="0" description="Data register update while refilling error event in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_DATA1_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_DATA1_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA1_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_CTRL1" width="1" begin="13" end="13" resetval="0" description="Control register update while refilling error event in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_CTRL1_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_CTRL1_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL1_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_AREA1" width="1" begin="12" end="12" resetval="0" description="Area register update while refilling error event in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_AREA1_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_AREA1_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA1_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_INV_DATA1" width="1" begin="11" end="11" resetval="0" description="Invalid entry-table pointer error event in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_INV_DATA1_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_INV_DATA1_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA1_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_INV_DSC1" width="1" begin="10" end="10" resetval="0" description="Invalid descriptor pointer error event in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_INV_DSC1_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_INV_DSC1_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC1_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC1_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="FILL_LST1" width="1" begin="9" end="9" resetval="0" description="End of refill event for the last descriptor in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="FILL_LST1_0_w" description="Keep current area refill done maskable event"/>
      <bitenum value="0" id="0" token="FILL_LST1_0_r" description="Current area is yet-to-be refilled or this event is masked"/>
      <bitenum value="1" id="1" token="FILL_LST1_1_r" description="Current area is refilled"/>
      <bitenum value="1" id="1" token="FILL_LST1_1_w" description="Clear current area refill done maskable event"/>
    </bitfield>
    <bitfield id="FILL_DSC1" width="1" begin="8" end="8" resetval="0" description="End of refill event for any descriptor in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="FILL_DSC1_0_w" description="Keep current area refill done maskable event"/>
      <bitenum value="0" id="0" token="FILL_DSC1_0_r" description="Current area is yet-to-be refilled or this event is masked"/>
      <bitenum value="1" id="1" token="FILL_DSC1_1_r" description="Current area is refilled"/>
      <bitenum value="1" id="1" token="FILL_DSC1_1_w" description="Clear current area refill done maskable event"/>
    </bitfield>
    <bitfield id="ERR_LUT_MISS0" width="1" begin="7" end="7" resetval="0" description="Access to a yet-to-be-refilled area event in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_LUT_MISS0_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_LUT_MISS0_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS0_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_DATA0" width="1" begin="6" end="6" resetval="0" description="Data register update while refilling error event in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_DATA0_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_DATA0_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA0_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_CTRL0" width="1" begin="5" end="5" resetval="0" description="Control register update while refilling error event in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_CTRL0_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_CTRL0_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL0_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_UPD_AREA0" width="1" begin="4" end="4" resetval="0" description="Area register update while refilling error event in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_AREA0_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_UPD_AREA0_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA0_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_INV_DATA0" width="1" begin="3" end="3" resetval="0" description="Invalid entry-table pointer error event in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_INV_DATA0_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_INV_DATA0_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA0_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="ERR_INV_DSC0" width="1" begin="2" end="2" resetval="0" description="Invalid descriptor pointer error event in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_INV_DSC0_0_w" description="Keep current maskable error event"/>
      <bitenum value="0" id="0" token="ERR_INV_DSC0_0_r" description="No such error event or this event is masked"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC0_1_r" description="Error event happened"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC0_1_w" description="Clear this maskable error event"/>
    </bitfield>
    <bitfield id="FILL_LST0" width="1" begin="1" end="1" resetval="0" description="End of refill event for the last descriptor in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="FILL_LST0_0_w" description="Keep current area refill done maskable event"/>
      <bitenum value="0" id="0" token="FILL_LST0_0_r" description="Current area is yet-to-be refilled or this event is masked"/>
      <bitenum value="1" id="1" token="FILL_LST0_1_r" description="Current area is refilled"/>
      <bitenum value="1" id="1" token="FILL_LST0_1_w" description="Clear current area refill done maskable event"/>
    </bitfield>
    <bitfield id="FILL_DSC0" width="1" begin="0" end="0" resetval="0" description="End of refill event for any descriptor in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="FILL_DSC0_0_w" description="Keep current area refill done maskable event"/>
      <bitenum value="0" id="0" token="FILL_DSC0_0_r" description="Current area is yet-to-be refilled or this event is masked"/>
      <bitenum value="1" id="1" token="FILL_DSC0_1_r" description="Current area is refilled"/>
      <bitenum value="1" id="1" token="FILL_DSC0_1_w" description="Clear current area refill done maskable event"/>
    </bitfield>
  </register>
  <register id="DMM_PAT_IRQENABLE_SET" acronym="DMM_PAT_IRQENABLE_SET" offset="0x4A0" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. n = 0 for the first interrupt enable set register, n = 1 for the second interrupt enable set register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="ERR_LUT_MISS1" width="1" begin="15" end="15" resetval="0" description="Unexpected access to a yet-to-be-refilled area interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_LUT_MISS1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_LUT_MISS1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS1_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_DATA1" width="1" begin="14" end="14" resetval="0" description="Unexpected data register update while refilling interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_DATA1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_DATA1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA1_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_CTRL1" width="1" begin="13" end="13" resetval="0" description="Unexpected control register update while refilling interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_CTRL1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_CTRL1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL1_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_AREA1" width="1" begin="12" end="12" resetval="0" description="Unexpected area register update while refilling interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_AREA1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_AREA1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA1_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_INV_DATA1" width="1" begin="11" end="11" resetval="0" description="Invalid entry-table pointer interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_INV_DATA1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_INV_DATA1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA1_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_INV_DSC1" width="1" begin="10" end="10" resetval="0" description="Invalid descriptor pointer interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_INV_DSC1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_INV_DSC1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC1_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="FILL_LST1" width="1" begin="9" end="9" resetval="0" description="End of refill interrupt source mask for the last descriptor in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="FILL_LST1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="FILL_LST1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="FILL_LST1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="FILL_LST1_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="FILL_DSC1" width="1" begin="8" end="8" resetval="0" description="End of refill interrupt source mask for any descriptor in area 4.n+1" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="FILL_DSC1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="FILL_DSC1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="FILL_DSC1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="FILL_DSC1_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_LUT_MISS0" width="1" begin="7" end="7" resetval="0" description="Unexpected access to a yet-to-be-refilled area interrupt source mask for area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_LUT_MISS0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_LUT_MISS0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS0_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_DATA0" width="1" begin="6" end="6" resetval="0" description="Unexpected data register update while refilling interrupt source mask for area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_DATA0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_DATA0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA0_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_CTRL0" width="1" begin="5" end="5" resetval="0" description="Unexpected control register update while refilling interrupt source mask for area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_CTRL0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_CTRL0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL0_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_AREA0" width="1" begin="4" end="4" resetval="0" description="Unexpected area register update while refilling interrupt source mask for area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_UPD_AREA0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_AREA0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA0_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_INV_DATA0" width="1" begin="3" end="3" resetval="0" description="Invalid entry-table pointer interrupt source mask for area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_INV_DATA0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_INV_DATA0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA0_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_INV_DSC0" width="1" begin="2" end="2" resetval="0" description="Invalid descriptor pointer interrupt source mask for area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="ERR_INV_DSC0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_INV_DSC0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC0_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="FILL_LST0" width="1" begin="1" end="1" resetval="0" description="End of refill interrupt source mask for the last descriptor in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="FILL_LST0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="FILL_LST0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="FILL_LST0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="FILL_LST0_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
    <bitfield id="FILL_DSC0" width="1" begin="0" end="0" resetval="0" description="End of refill interrupt source mask for any descriptor in area 4.n" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="FILL_DSC0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="FILL_DSC0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="FILL_DSC0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="FILL_DSC0_1_w" description="Enable (unmask) this interrupt source"/>
    </bitfield>
  </register>
  <register id="DMM_PAT_IRQENABLE_CLR" acronym="DMM_PAT_IRQENABLE_CLR" offset="0x4B0" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. n = 0 for the first interrupt enable clear register, n = 1 for the second interrupt enable clear register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="ERR_LUT_MISS1" width="1" begin="15" end="15" resetval="0" description="Unexpected access to a yet-to-be-refilled area interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_LUT_MISS1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_LUT_MISS1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS1_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_DATA1" width="1" begin="14" end="14" resetval="0" description="Unexpected data register update while refilling interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_DATA1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_DATA1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA1_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_CTRL1" width="1" begin="13" end="13" resetval="0" description="Unexpected control register update while refilling interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_CTRL1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_CTRL1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL1_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_AREA1" width="1" begin="12" end="12" resetval="0" description="Unexpected area register update while refilling interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_AREA1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_AREA1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA1_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_INV_DATA1" width="1" begin="11" end="11" resetval="0" description="Invalid entry-table pointer interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_INV_DATA1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_INV_DATA1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA1_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_INV_DSC1" width="1" begin="10" end="10" resetval="0" description="Invalid descriptor pointer interrupt source mask for area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_INV_DSC1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_INV_DSC1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC1_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="FILL_LST1" width="1" begin="9" end="9" resetval="0" description="End of refill interrupt source mask for the last descriptor in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="FILL_LST1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="FILL_LST1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="FILL_LST1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="FILL_LST1_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="FILL_DSC1" width="1" begin="8" end="8" resetval="0" description="End of refill interrupt source mask for any descriptor in area 4.n+1" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="FILL_DSC1_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="FILL_DSC1_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="FILL_DSC1_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="FILL_DSC1_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_LUT_MISS0" width="1" begin="7" end="7" resetval="0" description="Unexpected access to a yet-to-be-refilled area interrupt source mask for area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_LUT_MISS0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_LUT_MISS0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_LUT_MISS0_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_DATA0" width="1" begin="6" end="6" resetval="0" description="Unexpected data register update while refilling interrupt source mask for area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_DATA0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_DATA0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_DATA0_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_CTRL0" width="1" begin="5" end="5" resetval="0" description="Unexpected control register update while refilling interrupt source mask for area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_CTRL0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_CTRL0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_CTRL0_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_UPD_AREA0" width="1" begin="4" end="4" resetval="0" description="Unexpected area register update while refilling interrupt source mask for area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_UPD_AREA0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_UPD_AREA0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_UPD_AREA0_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_INV_DATA0" width="1" begin="3" end="3" resetval="0" description="Invalid entry-table pointer interrupt source mask for area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_INV_DATA0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_INV_DATA0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DATA0_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="ERR_INV_DSC0" width="1" begin="2" end="2" resetval="0" description="Invalid descriptor pointer interrupt source mask for area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ERR_INV_DSC0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="ERR_INV_DSC0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="ERR_INV_DSC0_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="FILL_LST0" width="1" begin="1" end="1" resetval="0" description="End of refill interrupt source mask for the last descriptor in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="FILL_LST0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="FILL_LST0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="FILL_LST0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="FILL_LST0_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
    <bitfield id="FILL_DSC0" width="1" begin="0" end="0" resetval="0" description="End of refill interrupt source mask for any descriptor in area 4.n" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="FILL_DSC0_0_w" description="Keep current mask of this interrupt source"/>
      <bitenum value="0" id="0" token="FILL_DSC0_0_r" description="This interrupt source is disabled (masked)"/>
      <bitenum value="1" id="1" token="FILL_DSC0_1_r" description="This interrupt source is enabled (unmasked)"/>
      <bitenum value="1" id="1" token="FILL_DSC0_1_w" description="Disable (mask) this interrupt source"/>
    </bitfield>
  </register>
  <register id="DMM_PAT_STATUS_i_0" acronym="DMM_PAT_STATUS_i_0" offset="0x4C0" width="32" description="Status register for each refill engine n = 0 for the first engine status register, n = 1 for the second engine status register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CNT" width="9" begin="24" end="16" resetval="0x000" description="Counter of remaining lines to reload for engine n" range="" rwaccess="R"/>
    <bitfield id="ERROR" width="6" begin="15" end="10" resetval="0x00" description="Error happened in engine n" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ERROR_0_r" description="No error"/>
      <bitenum value="1" id="1" token="ERROR_1_r" description="Invalid descriptor provided"/>
      <bitenum value="2" id="2" token="ERROR_2_r" description="Invalid data pointer provided"/>
      <bitenum value="4" id="4" token="ERROR_4_r" description="Unexpected area register update while refilling"/>
      <bitenum value="8" id="8" token="ERROR_8_r" description="Unexpected control register update while refilling"/>
      <bitenum value="16" id="16" token="ERROR_16_r" description="Unexpected data register update while refilling"/>
      <bitenum value="32" id="32" token="ERROR_32_r" description="Unexpected access to a yet-to-be-refilled location"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASSED" width="1" begin="7" end="7" resetval="0" description="Engine n is bypassed. Direct access to the LUT is provided." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINKED" width="1" begin="4" end="4" resetval="0" description="Area reconfiguration link asserted for engine n" range="" rwaccess="R"/>
    <bitfield id="DONE" width="1" begin="3" end="3" resetval="0" description="Area reloading finished for engine n" range="" rwaccess="R"/>
    <bitfield id="RUN" width="1" begin="2" end="2" resetval="0" description="Area currently reloading for engine n" range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="1" end="1" resetval="0" description="Valid area description for engine n" range="" rwaccess="R"/>
    <bitfield id="READY" width="1" begin="0" end="0" resetval="1" description="Area registers ready for engine n" range="" rwaccess="R"/>
  </register>
  <register id="DMM_PAT_STATUS_i_1" acronym="DMM_PAT_STATUS_i_1" offset="0x4C4" width="32" description="Status register for each refill engine n = 0 for the first engine status register, n = 1 for the second engine status register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CNT" width="9" begin="24" end="16" resetval="0x000" description="Counter of remaining lines to reload for engine n" range="" rwaccess="R"/>
    <bitfield id="ERROR" width="6" begin="15" end="10" resetval="0x00" description="Error happened in engine n" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ERROR_0_r" description="No error"/>
      <bitenum value="1" id="1" token="ERROR_1_r" description="Invalid descriptor provided"/>
      <bitenum value="2" id="2" token="ERROR_2_r" description="Invalid data pointer provided"/>
      <bitenum value="4" id="4" token="ERROR_4_r" description="Unexpected area register update while refilling"/>
      <bitenum value="8" id="8" token="ERROR_8_r" description="Unexpected control register update while refilling"/>
      <bitenum value="16" id="16" token="ERROR_16_r" description="Unexpected data register update while refilling"/>
      <bitenum value="32" id="32" token="ERROR_32_r" description="Unexpected access to a yet-to-be-refilled location"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASSED" width="1" begin="7" end="7" resetval="0" description="Engine n is bypassed. Direct access to the LUT is provided." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINKED" width="1" begin="4" end="4" resetval="0" description="Area reconfiguration link asserted for engine n" range="" rwaccess="R"/>
    <bitfield id="DONE" width="1" begin="3" end="3" resetval="0" description="Area reloading finished for engine n" range="" rwaccess="R"/>
    <bitfield id="RUN" width="1" begin="2" end="2" resetval="0" description="Area currently reloading for engine n" range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="1" end="1" resetval="0" description="Valid area description for engine n" range="" rwaccess="R"/>
    <bitfield id="READY" width="1" begin="0" end="0" resetval="1" description="Area registers ready for engine n" range="" rwaccess="R"/>
  </register>
  <register id="DMM_PAT_STATUS_i_2" acronym="DMM_PAT_STATUS_i_2" offset="0x4C8" width="32" description="Status register for each refill engine n = 0 for the first engine status register, n = 1 for the second engine status register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CNT" width="9" begin="24" end="16" resetval="0x000" description="Counter of remaining lines to reload for engine n" range="" rwaccess="R"/>
    <bitfield id="ERROR" width="6" begin="15" end="10" resetval="0x00" description="Error happened in engine n" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ERROR_0_r" description="No error"/>
      <bitenum value="1" id="1" token="ERROR_1_r" description="Invalid descriptor provided"/>
      <bitenum value="2" id="2" token="ERROR_2_r" description="Invalid data pointer provided"/>
      <bitenum value="4" id="4" token="ERROR_4_r" description="Unexpected area register update while refilling"/>
      <bitenum value="8" id="8" token="ERROR_8_r" description="Unexpected control register update while refilling"/>
      <bitenum value="16" id="16" token="ERROR_16_r" description="Unexpected data register update while refilling"/>
      <bitenum value="32" id="32" token="ERROR_32_r" description="Unexpected access to a yet-to-be-refilled location"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASSED" width="1" begin="7" end="7" resetval="0" description="Engine n is bypassed. Direct access to the LUT is provided." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINKED" width="1" begin="4" end="4" resetval="0" description="Area reconfiguration link asserted for engine n" range="" rwaccess="R"/>
    <bitfield id="DONE" width="1" begin="3" end="3" resetval="0" description="Area reloading finished for engine n" range="" rwaccess="R"/>
    <bitfield id="RUN" width="1" begin="2" end="2" resetval="0" description="Area currently reloading for engine n" range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="1" end="1" resetval="0" description="Valid area description for engine n" range="" rwaccess="R"/>
    <bitfield id="READY" width="1" begin="0" end="0" resetval="1" description="Area registers ready for engine n" range="" rwaccess="R"/>
  </register>
  <register id="DMM_PAT_STATUS_i_3" acronym="DMM_PAT_STATUS_i_3" offset="0x4CC" width="32" description="Status register for each refill engine n = 0 for the first engine status register, n = 1 for the second engine status register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CNT" width="9" begin="24" end="16" resetval="0x000" description="Counter of remaining lines to reload for engine n" range="" rwaccess="R"/>
    <bitfield id="ERROR" width="6" begin="15" end="10" resetval="0x00" description="Error happened in engine n" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ERROR_0_r" description="No error"/>
      <bitenum value="1" id="1" token="ERROR_1_r" description="Invalid descriptor provided"/>
      <bitenum value="2" id="2" token="ERROR_2_r" description="Invalid data pointer provided"/>
      <bitenum value="4" id="4" token="ERROR_4_r" description="Unexpected area register update while refilling"/>
      <bitenum value="8" id="8" token="ERROR_8_r" description="Unexpected control register update while refilling"/>
      <bitenum value="16" id="16" token="ERROR_16_r" description="Unexpected data register update while refilling"/>
      <bitenum value="32" id="32" token="ERROR_32_r" description="Unexpected access to a yet-to-be-refilled location"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASSED" width="1" begin="7" end="7" resetval="0" description="Engine n is bypassed. Direct access to the LUT is provided." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINKED" width="1" begin="4" end="4" resetval="0" description="Area reconfiguration link asserted for engine n" range="" rwaccess="R"/>
    <bitfield id="DONE" width="1" begin="3" end="3" resetval="0" description="Area reloading finished for engine n" range="" rwaccess="R"/>
    <bitfield id="RUN" width="1" begin="2" end="2" resetval="0" description="Area currently reloading for engine n" range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="1" end="1" resetval="0" description="Valid area description for engine n" range="" rwaccess="R"/>
    <bitfield id="READY" width="1" begin="0" end="0" resetval="1" description="Area registers ready for engine n" range="" rwaccess="R"/>
  </register>
  <register id="DMM_PAT_DESCR_i_0" acronym="DMM_PAT_DESCR_i_0" offset="0x500" width="32" description="Physical address of the next table refill descriptor n = 0 for the descriptor register of the first engine, n = 1 for the descriptor register of the second engine. Writing to this register aborts the current ongoing area reload and resets the corresponding DMM_PAT_AREA__x, DMM_PAT_CTRL__x and DMM_PAT_DATA__x registers.">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0000000" description="Physical address of the next table refill descriptor of engine n" range="" rwaccess="RW WtoClr"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_PAT_DESCR_i_1" acronym="DMM_PAT_DESCR_i_1" offset="0x510" width="32" description="Physical address of the next table refill descriptor n = 0 for the descriptor register of the first engine, n = 1 for the descriptor register of the second engine. Writing to this register aborts the current ongoing area reload and resets the corresponding DMM_PAT_AREA__x, DMM_PAT_CTRL__x and DMM_PAT_DATA__x registers.">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0000000" description="Physical address of the next table refill descriptor of engine n" range="" rwaccess="RW WtoClr"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_PAT_DESCR_i_2" acronym="DMM_PAT_DESCR_i_2" offset="0x520" width="32" description="Physical address of the next table refill descriptor n = 0 for the descriptor register of the first engine, n = 1 for the descriptor register of the second engine. Writing to this register aborts the current ongoing area reload and resets the corresponding DMM_PAT_AREA__x, DMM_PAT_CTRL__x and DMM_PAT_DATA__x registers.">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0000000" description="Physical address of the next table refill descriptor of engine n" range="" rwaccess="RW WtoClr"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_PAT_DESCR_i_3" acronym="DMM_PAT_DESCR_i_3" offset="0x530" width="32" description="Physical address of the next table refill descriptor n = 0 for the descriptor register of the first engine, n = 1 for the descriptor register of the second engine. Writing to this register aborts the current ongoing area reload and resets the corresponding DMM_PAT_AREA__x, DMM_PAT_CTRL__x and DMM_PAT_DATA__x registers.">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0000000" description="Physical address of the next table refill descriptor of engine n" range="" rwaccess="RW WtoClr"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_PAT_AREA_i_0" acronym="DMM_PAT_AREA_i_0" offset="0x504" width="32" description="Area definition for DMM physical address translator n = 0 for the area register of the first engine, n = 1 for the area register of the second engine.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="Y1" width="7" begin="30" end="24" resetval="0x00" description="Y-coordinate of the bottom-right corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="X1" width="8" begin="23" end="16" resetval="0x00" description="X-coordinate of the bottom-right corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="Y0" width="7" begin="14" end="8" resetval="0x00" description="Y-coordinate of the top-left corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="X0" width="8" begin="7" end="0" resetval="0x00" description="X-coordinate of the top-left corner of the PAT area for engine n" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_AREA_i_1" acronym="DMM_PAT_AREA_i_1" offset="0x514" width="32" description="Area definition for DMM physical address translator n = 0 for the area register of the first engine, n = 1 for the area register of the second engine.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="Y1" width="7" begin="30" end="24" resetval="0x00" description="Y-coordinate of the bottom-right corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="X1" width="8" begin="23" end="16" resetval="0x00" description="X-coordinate of the bottom-right corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="Y0" width="7" begin="14" end="8" resetval="0x00" description="Y-coordinate of the top-left corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="X0" width="8" begin="7" end="0" resetval="0x00" description="X-coordinate of the top-left corner of the PAT area for engine n" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_AREA_i_2" acronym="DMM_PAT_AREA_i_2" offset="0x524" width="32" description="Area definition for DMM physical address translator n = 0 for the area register of the first engine, n = 1 for the area register of the second engine.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="Y1" width="7" begin="30" end="24" resetval="0x00" description="Y-coordinate of the bottom-right corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="X1" width="8" begin="23" end="16" resetval="0x00" description="X-coordinate of the bottom-right corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="Y0" width="7" begin="14" end="8" resetval="0x00" description="Y-coordinate of the top-left corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="X0" width="8" begin="7" end="0" resetval="0x00" description="X-coordinate of the top-left corner of the PAT area for engine n" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_AREA_i_3" acronym="DMM_PAT_AREA_i_3" offset="0x534" width="32" description="Area definition for DMM physical address translator n = 0 for the area register of the first engine, n = 1 for the area register of the second engine.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="Y1" width="7" begin="30" end="24" resetval="0x00" description="Y-coordinate of the bottom-right corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="X1" width="8" begin="23" end="16" resetval="0x00" description="X-coordinate of the bottom-right corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="Y0" width="7" begin="14" end="8" resetval="0x00" description="Y-coordinate of the top-left corner of the PAT area for engine n" range="" rwaccess="RW"/>
    <bitfield id="X0" width="8" begin="7" end="0" resetval="0x00" description="X-coordinate of the top-left corner of the PAT area for engine n" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_CTRL_i_0" acronym="DMM_PAT_CTRL_i_0" offset="0x508" width="32" description="DMM physical address translator control register n = 0 for the control register of the first engine, n = 1 for the control register of the second engine.">
    <bitfield id="INITIATOR" width="4" begin="31" end="28" resetval="0x0" description="DMM PAT initiator for synchronization in engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="27" end="17" resetval="0x000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SYNC" width="1" begin="16" end="16" resetval="0" description="DMM PAT table reload synchronization for engine n" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0" description="Not synchronized"/>
      <bitenum value="1" id="1" token="SYNC_1" description="Synchronized"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="DIRECTION" width="3" begin="6" end="4" resetval="0x0" description="Direction of this PAT table refill for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0" description="Starting a PAT table refill with engine n" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_CTRL_i_1" acronym="DMM_PAT_CTRL_i_1" offset="0x518" width="32" description="DMM physical address translator control register n = 0 for the control register of the first engine, n = 1 for the control register of the second engine.">
    <bitfield id="INITIATOR" width="4" begin="31" end="28" resetval="0x0" description="DMM PAT initiator for synchronization in engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="27" end="17" resetval="0x000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SYNC" width="1" begin="16" end="16" resetval="0" description="DMM PAT table reload synchronization for engine n" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0" description="Not synchronized"/>
      <bitenum value="1" id="1" token="SYNC_1" description="Synchronized"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="DIRECTION" width="3" begin="6" end="4" resetval="0x0" description="Direction of this PAT table refill for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0" description="Starting a PAT table refill with engine n" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_CTRL_i_2" acronym="DMM_PAT_CTRL_i_2" offset="0x528" width="32" description="DMM physical address translator control register n = 0 for the control register of the first engine, n = 1 for the control register of the second engine.">
    <bitfield id="INITIATOR" width="4" begin="31" end="28" resetval="0x0" description="DMM PAT initiator for synchronization in engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="27" end="17" resetval="0x000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SYNC" width="1" begin="16" end="16" resetval="0" description="DMM PAT table reload synchronization for engine n" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0" description="Not synchronized"/>
      <bitenum value="1" id="1" token="SYNC_1" description="Synchronized"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="DIRECTION" width="3" begin="6" end="4" resetval="0x0" description="Direction of this PAT table refill for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0" description="Starting a PAT table refill with engine n" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_CTRL_i_3" acronym="DMM_PAT_CTRL_i_3" offset="0x538" width="32" description="DMM physical address translator control register n = 0 for the control register of the first engine, n = 1 for the control register of the second engine.">
    <bitfield id="INITIATOR" width="4" begin="31" end="28" resetval="0x0" description="DMM PAT initiator for synchronization in engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="27" end="17" resetval="0x000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="SYNC" width="1" begin="16" end="16" resetval="0" description="DMM PAT table reload synchronization for engine n" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0" description="Not synchronized"/>
      <bitenum value="1" id="1" token="SYNC_1" description="Synchronized"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="DIRECTION" width="3" begin="6" end="4" resetval="0x0" description="Direction of this PAT table refill for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0" description="Starting a PAT table refill with engine n" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PAT_DATA_i_0" acronym="DMM_PAT_DATA_i_0" offset="0x50C" width="32" description="Physical address of the current table refill entry data n = 0 for the data register of the first engine, n = 1 for the data register of the second engine.">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0000000" description="Physical address of the current table refill entry data or single actual entry data when in manual mode for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_PAT_DATA_i_1" acronym="DMM_PAT_DATA_i_1" offset="0x51C" width="32" description="Physical address of the current table refill entry data n = 0 for the data register of the first engine, n = 1 for the data register of the second engine.">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0000000" description="Physical address of the current table refill entry data or single actual entry data when in manual mode for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_PAT_DATA_i_2" acronym="DMM_PAT_DATA_i_2" offset="0x52C" width="32" description="Physical address of the current table refill entry data n = 0 for the data register of the first engine, n = 1 for the data register of the second engine.">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0000000" description="Physical address of the current table refill entry data or single actual entry data when in manual mode for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_PAT_DATA_i_3" acronym="DMM_PAT_DATA_i_3" offset="0x53C" width="32" description="Physical address of the current table refill entry data n = 0 for the data register of the first engine, n = 1 for the data register of the second engine.">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0000000" description="Physical address of the current table refill entry data or single actual entry data when in manual mode for engine n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW W0Only"/>
  </register>
  <register id="DMM_PEG_HWINFO" acronym="DMM_PEG_HWINFO" offset="0x608" width="32" description="DMM hardware configuration for PEG">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIO_CNT" width="7" begin="6" end="0" resetval="0x40" description="Number of PEG priority entries" range="" rwaccess="R">
      <bitenum value="1" id="1" token="PRIO_CNT_1_r" description="One priority entry"/>
      <bitenum value="2" id="2" token="PRIO_CNT_2_r" description="Two priority entries"/>
      <bitenum value="4" id="4" token="PRIO_CNT_4_r" description="Four priority entries"/>
      <bitenum value="8" id="8" token="PRIO_CNT_8_r" description="Eight priority entries"/>
      <bitenum value="16" id="16" token="PRIO_CNT_16_r" description="Sixteen priority entries"/>
      <bitenum value="32" id="32" token="PRIO_CNT_32_r" description="Thirty-two priority entries"/>
      <bitenum value="64" id="64" token="PRIO_CNT_64_r" description="Sixty-four priority entries"/>
    </bitfield>
  </register>
  <register id="DMM_PEG_PRIO_k_0" acronym="DMM_PEG_PRIO_k_0" offset="0x620" width="32" description="DMM PEG Priority register">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for P7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="P7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="P7 field is updated"/>
    </bitfield>
    <bitfield id="P7" width="3" begin="30" end="28" resetval="0x4" description="Priority for initiator 8.k+7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for P6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="P6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="P6 field is updated"/>
    </bitfield>
    <bitfield id="P6" width="3" begin="26" end="24" resetval="0x4" description="Priority for initiator 8.k+6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for P5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="P5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="P5 field is updated"/>
    </bitfield>
    <bitfield id="P5" width="3" begin="22" end="20" resetval="0x4" description="Priority for initiator 8.k+5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for P4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="P4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="P4 field is updated"/>
    </bitfield>
    <bitfield id="P4" width="3" begin="18" end="16" resetval="0x4" description="Priority for initiator 8.k+4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for P3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="P3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="P3 field is updated"/>
    </bitfield>
    <bitfield id="P3" width="3" begin="14" end="12" resetval="0x4" description="Priority for initiator 8.k+3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for P2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="P2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="P2 field is updated"/>
    </bitfield>
    <bitfield id="P2" width="3" begin="10" end="8" resetval="0x4" description="Priority for initiator 8.k+2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for P1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="P1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="P1 field is updated"/>
    </bitfield>
    <bitfield id="P1" width="3" begin="6" end="4" resetval="0x4" description="Priority for initiator 8.k+1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for P0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="P0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="P0 field is updated"/>
    </bitfield>
    <bitfield id="P0" width="3" begin="2" end="0" resetval="0x4" description="Priority for initiator 8.k" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PEG_PRIO_k_1" acronym="DMM_PEG_PRIO_k_1" offset="0x624" width="32" description="DMM PEG Priority register">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for P7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="P7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="P7 field is updated"/>
    </bitfield>
    <bitfield id="P7" width="3" begin="30" end="28" resetval="0x4" description="Priority for initiator 8.k+7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for P6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="P6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="P6 field is updated"/>
    </bitfield>
    <bitfield id="P6" width="3" begin="26" end="24" resetval="0x4" description="Priority for initiator 8.k+6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for P5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="P5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="P5 field is updated"/>
    </bitfield>
    <bitfield id="P5" width="3" begin="22" end="20" resetval="0x4" description="Priority for initiator 8.k+5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for P4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="P4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="P4 field is updated"/>
    </bitfield>
    <bitfield id="P4" width="3" begin="18" end="16" resetval="0x4" description="Priority for initiator 8.k+4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for P3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="P3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="P3 field is updated"/>
    </bitfield>
    <bitfield id="P3" width="3" begin="14" end="12" resetval="0x4" description="Priority for initiator 8.k+3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for P2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="P2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="P2 field is updated"/>
    </bitfield>
    <bitfield id="P2" width="3" begin="10" end="8" resetval="0x4" description="Priority for initiator 8.k+2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for P1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="P1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="P1 field is updated"/>
    </bitfield>
    <bitfield id="P1" width="3" begin="6" end="4" resetval="0x4" description="Priority for initiator 8.k+1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for P0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="P0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="P0 field is updated"/>
    </bitfield>
    <bitfield id="P0" width="3" begin="2" end="0" resetval="0x4" description="Priority for initiator 8.k" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PEG_PRIO_k_2" acronym="DMM_PEG_PRIO_k_2" offset="0x628" width="32" description="DMM PEG Priority register">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for P7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="P7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="P7 field is updated"/>
    </bitfield>
    <bitfield id="P7" width="3" begin="30" end="28" resetval="0x4" description="Priority for initiator 8.k+7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for P6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="P6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="P6 field is updated"/>
    </bitfield>
    <bitfield id="P6" width="3" begin="26" end="24" resetval="0x4" description="Priority for initiator 8.k+6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for P5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="P5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="P5 field is updated"/>
    </bitfield>
    <bitfield id="P5" width="3" begin="22" end="20" resetval="0x4" description="Priority for initiator 8.k+5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for P4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="P4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="P4 field is updated"/>
    </bitfield>
    <bitfield id="P4" width="3" begin="18" end="16" resetval="0x4" description="Priority for initiator 8.k+4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for P3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="P3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="P3 field is updated"/>
    </bitfield>
    <bitfield id="P3" width="3" begin="14" end="12" resetval="0x4" description="Priority for initiator 8.k+3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for P2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="P2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="P2 field is updated"/>
    </bitfield>
    <bitfield id="P2" width="3" begin="10" end="8" resetval="0x4" description="Priority for initiator 8.k+2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for P1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="P1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="P1 field is updated"/>
    </bitfield>
    <bitfield id="P1" width="3" begin="6" end="4" resetval="0x4" description="Priority for initiator 8.k+1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for P0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="P0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="P0 field is updated"/>
    </bitfield>
    <bitfield id="P0" width="3" begin="2" end="0" resetval="0x4" description="Priority for initiator 8.k" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PEG_PRIO_k_3" acronym="DMM_PEG_PRIO_k_3" offset="0x62C" width="32" description="DMM PEG Priority register">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for P7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="P7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="P7 field is updated"/>
    </bitfield>
    <bitfield id="P7" width="3" begin="30" end="28" resetval="0x4" description="Priority for initiator 8.k+7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for P6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="P6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="P6 field is updated"/>
    </bitfield>
    <bitfield id="P6" width="3" begin="26" end="24" resetval="0x4" description="Priority for initiator 8.k+6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for P5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="P5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="P5 field is updated"/>
    </bitfield>
    <bitfield id="P5" width="3" begin="22" end="20" resetval="0x4" description="Priority for initiator 8.k+5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for P4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="P4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="P4 field is updated"/>
    </bitfield>
    <bitfield id="P4" width="3" begin="18" end="16" resetval="0x4" description="Priority for initiator 8.k+4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for P3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="P3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="P3 field is updated"/>
    </bitfield>
    <bitfield id="P3" width="3" begin="14" end="12" resetval="0x4" description="Priority for initiator 8.k+3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for P2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="P2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="P2 field is updated"/>
    </bitfield>
    <bitfield id="P2" width="3" begin="10" end="8" resetval="0x4" description="Priority for initiator 8.k+2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for P1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="P1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="P1 field is updated"/>
    </bitfield>
    <bitfield id="P1" width="3" begin="6" end="4" resetval="0x4" description="Priority for initiator 8.k+1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for P0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="P0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="P0 field is updated"/>
    </bitfield>
    <bitfield id="P0" width="3" begin="2" end="0" resetval="0x4" description="Priority for initiator 8.k" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PEG_PRIO_k_4" acronym="DMM_PEG_PRIO_k_4" offset="0x630" width="32" description="DMM PEG Priority register">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for P7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="P7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="P7 field is updated"/>
    </bitfield>
    <bitfield id="P7" width="3" begin="30" end="28" resetval="0x4" description="Priority for initiator 8.k+7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for P6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="P6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="P6 field is updated"/>
    </bitfield>
    <bitfield id="P6" width="3" begin="26" end="24" resetval="0x4" description="Priority for initiator 8.k+6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for P5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="P5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="P5 field is updated"/>
    </bitfield>
    <bitfield id="P5" width="3" begin="22" end="20" resetval="0x4" description="Priority for initiator 8.k+5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for P4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="P4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="P4 field is updated"/>
    </bitfield>
    <bitfield id="P4" width="3" begin="18" end="16" resetval="0x4" description="Priority for initiator 8.k+4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for P3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="P3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="P3 field is updated"/>
    </bitfield>
    <bitfield id="P3" width="3" begin="14" end="12" resetval="0x4" description="Priority for initiator 8.k+3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for P2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="P2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="P2 field is updated"/>
    </bitfield>
    <bitfield id="P2" width="3" begin="10" end="8" resetval="0x4" description="Priority for initiator 8.k+2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for P1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="P1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="P1 field is updated"/>
    </bitfield>
    <bitfield id="P1" width="3" begin="6" end="4" resetval="0x4" description="Priority for initiator 8.k+1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for P0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="P0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="P0 field is updated"/>
    </bitfield>
    <bitfield id="P0" width="3" begin="2" end="0" resetval="0x4" description="Priority for initiator 8.k" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PEG_PRIO_k_5" acronym="DMM_PEG_PRIO_k_5" offset="0x634" width="32" description="DMM PEG Priority register">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for P7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="P7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="P7 field is updated"/>
    </bitfield>
    <bitfield id="P7" width="3" begin="30" end="28" resetval="0x4" description="Priority for initiator 8.k+7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for P6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="P6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="P6 field is updated"/>
    </bitfield>
    <bitfield id="P6" width="3" begin="26" end="24" resetval="0x4" description="Priority for initiator 8.k+6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for P5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="P5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="P5 field is updated"/>
    </bitfield>
    <bitfield id="P5" width="3" begin="22" end="20" resetval="0x4" description="Priority for initiator 8.k+5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for P4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="P4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="P4 field is updated"/>
    </bitfield>
    <bitfield id="P4" width="3" begin="18" end="16" resetval="0x4" description="Priority for initiator 8.k+4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for P3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="P3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="P3 field is updated"/>
    </bitfield>
    <bitfield id="P3" width="3" begin="14" end="12" resetval="0x4" description="Priority for initiator 8.k+3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for P2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="P2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="P2 field is updated"/>
    </bitfield>
    <bitfield id="P2" width="3" begin="10" end="8" resetval="0x4" description="Priority for initiator 8.k+2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for P1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="P1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="P1 field is updated"/>
    </bitfield>
    <bitfield id="P1" width="3" begin="6" end="4" resetval="0x4" description="Priority for initiator 8.k+1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for P0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="P0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="P0 field is updated"/>
    </bitfield>
    <bitfield id="P0" width="3" begin="2" end="0" resetval="0x4" description="Priority for initiator 8.k" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PEG_PRIO_k_6" acronym="DMM_PEG_PRIO_k_6" offset="0x638" width="32" description="DMM PEG Priority register">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for P7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="P7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="P7 field is updated"/>
    </bitfield>
    <bitfield id="P7" width="3" begin="30" end="28" resetval="0x4" description="Priority for initiator 8.k+7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for P6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="P6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="P6 field is updated"/>
    </bitfield>
    <bitfield id="P6" width="3" begin="26" end="24" resetval="0x4" description="Priority for initiator 8.k+6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for P5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="P5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="P5 field is updated"/>
    </bitfield>
    <bitfield id="P5" width="3" begin="22" end="20" resetval="0x4" description="Priority for initiator 8.k+5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for P4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="P4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="P4 field is updated"/>
    </bitfield>
    <bitfield id="P4" width="3" begin="18" end="16" resetval="0x4" description="Priority for initiator 8.k+4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for P3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="P3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="P3 field is updated"/>
    </bitfield>
    <bitfield id="P3" width="3" begin="14" end="12" resetval="0x4" description="Priority for initiator 8.k+3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for P2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="P2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="P2 field is updated"/>
    </bitfield>
    <bitfield id="P2" width="3" begin="10" end="8" resetval="0x4" description="Priority for initiator 8.k+2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for P1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="P1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="P1 field is updated"/>
    </bitfield>
    <bitfield id="P1" width="3" begin="6" end="4" resetval="0x4" description="Priority for initiator 8.k+1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for P0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="P0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="P0 field is updated"/>
    </bitfield>
    <bitfield id="P0" width="3" begin="2" end="0" resetval="0x4" description="Priority for initiator 8.k" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PEG_PRIO_k_7" acronym="DMM_PEG_PRIO_k_7" offset="0x63C" width="32" description="DMM PEG Priority register">
    <bitfield id="W7" width="1" begin="31" end="31" resetval="0" description="Write-enable for P7 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W7_0_w" description="P7 field is unchanged"/>
      <bitenum value="1" id="1" token="W7_1_w" description="P7 field is updated"/>
    </bitfield>
    <bitfield id="P7" width="3" begin="30" end="28" resetval="0x4" description="Priority for initiator 8.k+7" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="27" end="27" resetval="0" description="Write-enable for P6 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W6_0_w" description="P6 field is unchanged"/>
      <bitenum value="1" id="1" token="W6_1_w" description="P6 field is updated"/>
    </bitfield>
    <bitfield id="P6" width="3" begin="26" end="24" resetval="0x4" description="Priority for initiator 8.k+6" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="23" end="23" resetval="0" description="Write-enable for P5 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W5_0_w" description="P5 field is unchanged"/>
      <bitenum value="1" id="1" token="W5_1_w" description="P5 field is updated"/>
    </bitfield>
    <bitfield id="P5" width="3" begin="22" end="20" resetval="0x4" description="Priority for initiator 8.k+5" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="19" end="19" resetval="0" description="Write-enable for P4 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W4_0_w" description="P4 field is unchanged"/>
      <bitenum value="1" id="1" token="W4_1_w" description="P4 field is updated"/>
    </bitfield>
    <bitfield id="P4" width="3" begin="18" end="16" resetval="0x4" description="Priority for initiator 8.k+4" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="15" end="15" resetval="0" description="Write-enable for P3 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W3_0_w" description="P3 field is unchanged"/>
      <bitenum value="1" id="1" token="W3_1_w" description="P3 field is updated"/>
    </bitfield>
    <bitfield id="P3" width="3" begin="14" end="12" resetval="0x4" description="Priority for initiator 8.k+3" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="11" end="11" resetval="0" description="Write-enable for P2 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W2_0_w" description="P2 field is unchanged"/>
      <bitenum value="1" id="1" token="W2_1_w" description="P2 field is updated"/>
    </bitfield>
    <bitfield id="P2" width="3" begin="10" end="8" resetval="0x4" description="Priority for initiator 8.k+2" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="7" end="7" resetval="0" description="Write-enable for P1 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W1_0_w" description="P1 field is unchanged"/>
      <bitenum value="1" id="1" token="W1_1_w" description="P1 field is updated"/>
    </bitfield>
    <bitfield id="P1" width="3" begin="6" end="4" resetval="0x4" description="Priority for initiator 8.k+1" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="3" end="3" resetval="0" description="Write-enable for P0 bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W0_0_w" description="P0 field is unchanged"/>
      <bitenum value="1" id="1" token="W0_1_w" description="P0 field is updated"/>
    </bitfield>
    <bitfield id="P0" width="3" begin="2" end="0" resetval="0x4" description="Priority for initiator 8.k" range="" rwaccess="RW"/>
  </register>
  <register id="DMM_PEG_PRIO_PAT" acronym="DMM_PEG_PRIO_PAT" offset="0x640" width="32" description="DMM PEG priority register for the internal PAT engine.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="RW W0Only"/>
    <bitfield id="W_PAT" width="1" begin="3" end="3" resetval="0" description="Write-enable for P_PAT bit field" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="W_PAT_0_w" description="P_PAT field is updated"/>
      <bitenum value="1" id="1" token="W_PAT_1_w" description="P_PAT field is unchanged"/>
    </bitfield>
    <bitfield id="P_PAT" width="3" begin="2" end="0" resetval="0x4" description="Priority for PAT engine" range="" rwaccess="RW"/>
  </register>
</module>
