INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/Low_Power/Materiale_Corso/Week 9/TOP_1_RCA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP_1_RCA_TB
