// Generated by ZYANG
#ifndef INCLUDED_CCS_DUT_WRAPPER_H
#define INCLUDED_CCS_DUT_WRAPPER_H

#ifndef SC_USE_STD_STRING
#define SC_USE_STD_STRING
#endif

#include <systemc.h>
#include <mc_simulator_extensions.h>

#ifdef CCS_SYSC
namespace HDL {
#endif
#if defined(CCS_DUT_SYSC)
// alias ccs_DUT_wrapper to namespace enclosure of either cycle or RTL SystemC netlist
namespace
    ccs_design {
#if defined(CCS_DUT_CYCLE)
#include "cycle.cxx"
#else
#if defined(CCS_DUT_RTL)
#include "rtl.cxx"
#endif
#endif
}
typedef
    ccs_design::HDL::inPlaceNTT_DIT_precomp ccs_DUT_wrapper;

#else

// Create a foreign module wrapper around
    // the HDL
#ifdef VCS_SYSTEMC
// VCS support - ccs_DUT_wrapper is derived from VCS-generated SystemC wrapper around HDL code
class ccs_DUT_wrapper : public TOP_HDL_ENTITY
{
public:
  ccs_DUT_wrapper(const sc_module_name& nm, const char *hdl_name)
  : TOP_HDL_ENTITY(nm)
  {
  // elaborate_foreign_module(hdl_name);
  }

  ~ccs_DUT_wrapper() {}
};

#else
// non VCS simulators - ccs_DUT_wrapper is derived from mc_foreign_module (adding 2nd ctor arg)
class ccs_DUT_wrapper: public mc_foreign_module
{
public:
  // Interface Ports
  sc_in<bool> clk;
  sc_in<sc_logic> rst;
  sc_in<sc_logic> vec_rsc_0_0_s_tdone;
  sc_in<sc_logic> vec_rsc_0_0_tr_write_done;
  sc_in<sc_logic> vec_rsc_0_0_RREADY;
  sc_out<sc_logic> vec_rsc_0_0_RVALID;
  sc_out<sc_logic> vec_rsc_0_0_RUSER;
  sc_out<sc_logic> vec_rsc_0_0_RLAST;
  sc_out<sc_lv<2> > vec_rsc_0_0_RRESP;
  sc_out<sc_lv<64> > vec_rsc_0_0_RDATA;
  sc_out<sc_logic> vec_rsc_0_0_RID;
  sc_out<sc_logic> vec_rsc_0_0_ARREADY;
  sc_in<sc_logic> vec_rsc_0_0_ARVALID;
  sc_in<sc_logic> vec_rsc_0_0_ARUSER;
  sc_in<sc_lv<4> > vec_rsc_0_0_ARREGION;
  sc_in<sc_lv<4> > vec_rsc_0_0_ARQOS;
  sc_in<sc_lv<3> > vec_rsc_0_0_ARPROT;
  sc_in<sc_lv<4> > vec_rsc_0_0_ARCACHE;
  sc_in<sc_logic> vec_rsc_0_0_ARLOCK;
  sc_in<sc_lv<2> > vec_rsc_0_0_ARBURST;
  sc_in<sc_lv<3> > vec_rsc_0_0_ARSIZE;
  sc_in<sc_lv<8> > vec_rsc_0_0_ARLEN;
  sc_in<sc_lv<12> > vec_rsc_0_0_ARADDR;
  sc_in<sc_logic> vec_rsc_0_0_ARID;
  sc_in<sc_logic> vec_rsc_0_0_BREADY;
  sc_out<sc_logic> vec_rsc_0_0_BVALID;
  sc_out<sc_logic> vec_rsc_0_0_BUSER;
  sc_out<sc_lv<2> > vec_rsc_0_0_BRESP;
  sc_out<sc_logic> vec_rsc_0_0_BID;
  sc_out<sc_logic> vec_rsc_0_0_WREADY;
  sc_in<sc_logic> vec_rsc_0_0_WVALID;
  sc_in<sc_logic> vec_rsc_0_0_WUSER;
  sc_in<sc_logic> vec_rsc_0_0_WLAST;
  sc_in<sc_lv<8> > vec_rsc_0_0_WSTRB;
  sc_in<sc_lv<64> > vec_rsc_0_0_WDATA;
  sc_out<sc_logic> vec_rsc_0_0_AWREADY;
  sc_in<sc_logic> vec_rsc_0_0_AWVALID;
  sc_in<sc_logic> vec_rsc_0_0_AWUSER;
  sc_in<sc_lv<4> > vec_rsc_0_0_AWREGION;
  sc_in<sc_lv<4> > vec_rsc_0_0_AWQOS;
  sc_in<sc_lv<3> > vec_rsc_0_0_AWPROT;
  sc_in<sc_lv<4> > vec_rsc_0_0_AWCACHE;
  sc_in<sc_logic> vec_rsc_0_0_AWLOCK;
  sc_in<sc_lv<2> > vec_rsc_0_0_AWBURST;
  sc_in<sc_lv<3> > vec_rsc_0_0_AWSIZE;
  sc_in<sc_lv<8> > vec_rsc_0_0_AWLEN;
  sc_in<sc_lv<12> > vec_rsc_0_0_AWADDR;
  sc_in<sc_logic> vec_rsc_0_0_AWID;
  sc_out<sc_logic> vec_rsc_triosy_0_0_lz;
  sc_in<sc_logic> vec_rsc_0_1_s_tdone;
  sc_in<sc_logic> vec_rsc_0_1_tr_write_done;
  sc_in<sc_logic> vec_rsc_0_1_RREADY;
  sc_out<sc_logic> vec_rsc_0_1_RVALID;
  sc_out<sc_logic> vec_rsc_0_1_RUSER;
  sc_out<sc_logic> vec_rsc_0_1_RLAST;
  sc_out<sc_lv<2> > vec_rsc_0_1_RRESP;
  sc_out<sc_lv<64> > vec_rsc_0_1_RDATA;
  sc_out<sc_logic> vec_rsc_0_1_RID;
  sc_out<sc_logic> vec_rsc_0_1_ARREADY;
  sc_in<sc_logic> vec_rsc_0_1_ARVALID;
  sc_in<sc_logic> vec_rsc_0_1_ARUSER;
  sc_in<sc_lv<4> > vec_rsc_0_1_ARREGION;
  sc_in<sc_lv<4> > vec_rsc_0_1_ARQOS;
  sc_in<sc_lv<3> > vec_rsc_0_1_ARPROT;
  sc_in<sc_lv<4> > vec_rsc_0_1_ARCACHE;
  sc_in<sc_logic> vec_rsc_0_1_ARLOCK;
  sc_in<sc_lv<2> > vec_rsc_0_1_ARBURST;
  sc_in<sc_lv<3> > vec_rsc_0_1_ARSIZE;
  sc_in<sc_lv<8> > vec_rsc_0_1_ARLEN;
  sc_in<sc_lv<12> > vec_rsc_0_1_ARADDR;
  sc_in<sc_logic> vec_rsc_0_1_ARID;
  sc_in<sc_logic> vec_rsc_0_1_BREADY;
  sc_out<sc_logic> vec_rsc_0_1_BVALID;
  sc_out<sc_logic> vec_rsc_0_1_BUSER;
  sc_out<sc_lv<2> > vec_rsc_0_1_BRESP;
  sc_out<sc_logic> vec_rsc_0_1_BID;
  sc_out<sc_logic> vec_rsc_0_1_WREADY;
  sc_in<sc_logic> vec_rsc_0_1_WVALID;
  sc_in<sc_logic> vec_rsc_0_1_WUSER;
  sc_in<sc_logic> vec_rsc_0_1_WLAST;
  sc_in<sc_lv<8> > vec_rsc_0_1_WSTRB;
  sc_in<sc_lv<64> > vec_rsc_0_1_WDATA;
  sc_out<sc_logic> vec_rsc_0_1_AWREADY;
  sc_in<sc_logic> vec_rsc_0_1_AWVALID;
  sc_in<sc_logic> vec_rsc_0_1_AWUSER;
  sc_in<sc_lv<4> > vec_rsc_0_1_AWREGION;
  sc_in<sc_lv<4> > vec_rsc_0_1_AWQOS;
  sc_in<sc_lv<3> > vec_rsc_0_1_AWPROT;
  sc_in<sc_lv<4> > vec_rsc_0_1_AWCACHE;
  sc_in<sc_logic> vec_rsc_0_1_AWLOCK;
  sc_in<sc_lv<2> > vec_rsc_0_1_AWBURST;
  sc_in<sc_lv<3> > vec_rsc_0_1_AWSIZE;
  sc_in<sc_lv<8> > vec_rsc_0_1_AWLEN;
  sc_in<sc_lv<12> > vec_rsc_0_1_AWADDR;
  sc_in<sc_logic> vec_rsc_0_1_AWID;
  sc_out<sc_logic> vec_rsc_triosy_0_1_lz;
  sc_in<sc_lv<64> > p_rsc_dat;
  sc_out<sc_logic> p_rsc_triosy_lz;
  sc_in<sc_lv<64> > r_rsc_dat;
  sc_out<sc_logic> r_rsc_triosy_lz;
  sc_in<sc_logic> twiddle_rsc_0_0_s_tdone;
  sc_in<sc_logic> twiddle_rsc_0_0_tr_write_done;
  sc_in<sc_logic> twiddle_rsc_0_0_RREADY;
  sc_out<sc_logic> twiddle_rsc_0_0_RVALID;
  sc_out<sc_logic> twiddle_rsc_0_0_RUSER;
  sc_out<sc_logic> twiddle_rsc_0_0_RLAST;
  sc_out<sc_lv<2> > twiddle_rsc_0_0_RRESP;
  sc_out<sc_lv<64> > twiddle_rsc_0_0_RDATA;
  sc_out<sc_logic> twiddle_rsc_0_0_RID;
  sc_out<sc_logic> twiddle_rsc_0_0_ARREADY;
  sc_in<sc_logic> twiddle_rsc_0_0_ARVALID;
  sc_in<sc_logic> twiddle_rsc_0_0_ARUSER;
  sc_in<sc_lv<4> > twiddle_rsc_0_0_ARREGION;
  sc_in<sc_lv<4> > twiddle_rsc_0_0_ARQOS;
  sc_in<sc_lv<3> > twiddle_rsc_0_0_ARPROT;
  sc_in<sc_lv<4> > twiddle_rsc_0_0_ARCACHE;
  sc_in<sc_logic> twiddle_rsc_0_0_ARLOCK;
  sc_in<sc_lv<2> > twiddle_rsc_0_0_ARBURST;
  sc_in<sc_lv<3> > twiddle_rsc_0_0_ARSIZE;
  sc_in<sc_lv<8> > twiddle_rsc_0_0_ARLEN;
  sc_in<sc_lv<12> > twiddle_rsc_0_0_ARADDR;
  sc_in<sc_logic> twiddle_rsc_0_0_ARID;
  sc_in<sc_logic> twiddle_rsc_0_0_BREADY;
  sc_out<sc_logic> twiddle_rsc_0_0_BVALID;
  sc_out<sc_logic> twiddle_rsc_0_0_BUSER;
  sc_out<sc_lv<2> > twiddle_rsc_0_0_BRESP;
  sc_out<sc_logic> twiddle_rsc_0_0_BID;
  sc_out<sc_logic> twiddle_rsc_0_0_WREADY;
  sc_in<sc_logic> twiddle_rsc_0_0_WVALID;
  sc_in<sc_logic> twiddle_rsc_0_0_WUSER;
  sc_in<sc_logic> twiddle_rsc_0_0_WLAST;
  sc_in<sc_lv<8> > twiddle_rsc_0_0_WSTRB;
  sc_in<sc_lv<64> > twiddle_rsc_0_0_WDATA;
  sc_out<sc_logic> twiddle_rsc_0_0_AWREADY;
  sc_in<sc_logic> twiddle_rsc_0_0_AWVALID;
  sc_in<sc_logic> twiddle_rsc_0_0_AWUSER;
  sc_in<sc_lv<4> > twiddle_rsc_0_0_AWREGION;
  sc_in<sc_lv<4> > twiddle_rsc_0_0_AWQOS;
  sc_in<sc_lv<3> > twiddle_rsc_0_0_AWPROT;
  sc_in<sc_lv<4> > twiddle_rsc_0_0_AWCACHE;
  sc_in<sc_logic> twiddle_rsc_0_0_AWLOCK;
  sc_in<sc_lv<2> > twiddle_rsc_0_0_AWBURST;
  sc_in<sc_lv<3> > twiddle_rsc_0_0_AWSIZE;
  sc_in<sc_lv<8> > twiddle_rsc_0_0_AWLEN;
  sc_in<sc_lv<12> > twiddle_rsc_0_0_AWADDR;
  sc_in<sc_logic> twiddle_rsc_0_0_AWID;
  sc_out<sc_logic> twiddle_rsc_triosy_0_0_lz;
  sc_in<sc_logic> twiddle_rsc_0_1_s_tdone;
  sc_in<sc_logic> twiddle_rsc_0_1_tr_write_done;
  sc_in<sc_logic> twiddle_rsc_0_1_RREADY;
  sc_out<sc_logic> twiddle_rsc_0_1_RVALID;
  sc_out<sc_logic> twiddle_rsc_0_1_RUSER;
  sc_out<sc_logic> twiddle_rsc_0_1_RLAST;
  sc_out<sc_lv<2> > twiddle_rsc_0_1_RRESP;
  sc_out<sc_lv<64> > twiddle_rsc_0_1_RDATA;
  sc_out<sc_logic> twiddle_rsc_0_1_RID;
  sc_out<sc_logic> twiddle_rsc_0_1_ARREADY;
  sc_in<sc_logic> twiddle_rsc_0_1_ARVALID;
  sc_in<sc_logic> twiddle_rsc_0_1_ARUSER;
  sc_in<sc_lv<4> > twiddle_rsc_0_1_ARREGION;
  sc_in<sc_lv<4> > twiddle_rsc_0_1_ARQOS;
  sc_in<sc_lv<3> > twiddle_rsc_0_1_ARPROT;
  sc_in<sc_lv<4> > twiddle_rsc_0_1_ARCACHE;
  sc_in<sc_logic> twiddle_rsc_0_1_ARLOCK;
  sc_in<sc_lv<2> > twiddle_rsc_0_1_ARBURST;
  sc_in<sc_lv<3> > twiddle_rsc_0_1_ARSIZE;
  sc_in<sc_lv<8> > twiddle_rsc_0_1_ARLEN;
  sc_in<sc_lv<12> > twiddle_rsc_0_1_ARADDR;
  sc_in<sc_logic> twiddle_rsc_0_1_ARID;
  sc_in<sc_logic> twiddle_rsc_0_1_BREADY;
  sc_out<sc_logic> twiddle_rsc_0_1_BVALID;
  sc_out<sc_logic> twiddle_rsc_0_1_BUSER;
  sc_out<sc_lv<2> > twiddle_rsc_0_1_BRESP;
  sc_out<sc_logic> twiddle_rsc_0_1_BID;
  sc_out<sc_logic> twiddle_rsc_0_1_WREADY;
  sc_in<sc_logic> twiddle_rsc_0_1_WVALID;
  sc_in<sc_logic> twiddle_rsc_0_1_WUSER;
  sc_in<sc_logic> twiddle_rsc_0_1_WLAST;
  sc_in<sc_lv<8> > twiddle_rsc_0_1_WSTRB;
  sc_in<sc_lv<64> > twiddle_rsc_0_1_WDATA;
  sc_out<sc_logic> twiddle_rsc_0_1_AWREADY;
  sc_in<sc_logic> twiddle_rsc_0_1_AWVALID;
  sc_in<sc_logic> twiddle_rsc_0_1_AWUSER;
  sc_in<sc_lv<4> > twiddle_rsc_0_1_AWREGION;
  sc_in<sc_lv<4> > twiddle_rsc_0_1_AWQOS;
  sc_in<sc_lv<3> > twiddle_rsc_0_1_AWPROT;
  sc_in<sc_lv<4> > twiddle_rsc_0_1_AWCACHE;
  sc_in<sc_logic> twiddle_rsc_0_1_AWLOCK;
  sc_in<sc_lv<2> > twiddle_rsc_0_1_AWBURST;
  sc_in<sc_lv<3> > twiddle_rsc_0_1_AWSIZE;
  sc_in<sc_lv<8> > twiddle_rsc_0_1_AWLEN;
  sc_in<sc_lv<12> > twiddle_rsc_0_1_AWADDR;
  sc_in<sc_logic> twiddle_rsc_0_1_AWID;
  sc_out<sc_logic> twiddle_rsc_triosy_0_1_lz;
public:
  ccs_DUT_wrapper(const sc_module_name& nm, const char *hdl_name)
  :
    mc_foreign_module(nm, hdl_name), 
    clk("clk"), 
    rst("rst"), 
    vec_rsc_0_0_s_tdone("vec_rsc_0_0_s_tdone"), 
    vec_rsc_0_0_tr_write_done("vec_rsc_0_0_tr_write_done"), 
    vec_rsc_0_0_RREADY("vec_rsc_0_0_RREADY"), 
    vec_rsc_0_0_RVALID("vec_rsc_0_0_RVALID"), 
    vec_rsc_0_0_RUSER("vec_rsc_0_0_RUSER"), 
    vec_rsc_0_0_RLAST("vec_rsc_0_0_RLAST"), 
    vec_rsc_0_0_RRESP("vec_rsc_0_0_RRESP"), 
    vec_rsc_0_0_RDATA("vec_rsc_0_0_RDATA"), 
    vec_rsc_0_0_RID("vec_rsc_0_0_RID"), 
    vec_rsc_0_0_ARREADY("vec_rsc_0_0_ARREADY"), 
    vec_rsc_0_0_ARVALID("vec_rsc_0_0_ARVALID"), 
    vec_rsc_0_0_ARUSER("vec_rsc_0_0_ARUSER"), 
    vec_rsc_0_0_ARREGION("vec_rsc_0_0_ARREGION"), 
    vec_rsc_0_0_ARQOS("vec_rsc_0_0_ARQOS"), 
    vec_rsc_0_0_ARPROT("vec_rsc_0_0_ARPROT"), 
    vec_rsc_0_0_ARCACHE("vec_rsc_0_0_ARCACHE"), 
    vec_rsc_0_0_ARLOCK("vec_rsc_0_0_ARLOCK"), 
    vec_rsc_0_0_ARBURST("vec_rsc_0_0_ARBURST"), 
    vec_rsc_0_0_ARSIZE("vec_rsc_0_0_ARSIZE"), 
    vec_rsc_0_0_ARLEN("vec_rsc_0_0_ARLEN"), 
    vec_rsc_0_0_ARADDR("vec_rsc_0_0_ARADDR"), 
    vec_rsc_0_0_ARID("vec_rsc_0_0_ARID"), 
    vec_rsc_0_0_BREADY("vec_rsc_0_0_BREADY"), 
    vec_rsc_0_0_BVALID("vec_rsc_0_0_BVALID"), 
    vec_rsc_0_0_BUSER("vec_rsc_0_0_BUSER"), 
    vec_rsc_0_0_BRESP("vec_rsc_0_0_BRESP"), 
    vec_rsc_0_0_BID("vec_rsc_0_0_BID"), 
    vec_rsc_0_0_WREADY("vec_rsc_0_0_WREADY"), 
    vec_rsc_0_0_WVALID("vec_rsc_0_0_WVALID"), 
    vec_rsc_0_0_WUSER("vec_rsc_0_0_WUSER"), 
    vec_rsc_0_0_WLAST("vec_rsc_0_0_WLAST"), 
    vec_rsc_0_0_WSTRB("vec_rsc_0_0_WSTRB"), 
    vec_rsc_0_0_WDATA("vec_rsc_0_0_WDATA"), 
    vec_rsc_0_0_AWREADY("vec_rsc_0_0_AWREADY"), 
    vec_rsc_0_0_AWVALID("vec_rsc_0_0_AWVALID"), 
    vec_rsc_0_0_AWUSER("vec_rsc_0_0_AWUSER"), 
    vec_rsc_0_0_AWREGION("vec_rsc_0_0_AWREGION"), 
    vec_rsc_0_0_AWQOS("vec_rsc_0_0_AWQOS"), 
    vec_rsc_0_0_AWPROT("vec_rsc_0_0_AWPROT"), 
    vec_rsc_0_0_AWCACHE("vec_rsc_0_0_AWCACHE"), 
    vec_rsc_0_0_AWLOCK("vec_rsc_0_0_AWLOCK"), 
    vec_rsc_0_0_AWBURST("vec_rsc_0_0_AWBURST"), 
    vec_rsc_0_0_AWSIZE("vec_rsc_0_0_AWSIZE"), 
    vec_rsc_0_0_AWLEN("vec_rsc_0_0_AWLEN"), 
    vec_rsc_0_0_AWADDR("vec_rsc_0_0_AWADDR"), 
    vec_rsc_0_0_AWID("vec_rsc_0_0_AWID"), 
    vec_rsc_triosy_0_0_lz("vec_rsc_triosy_0_0_lz"), 
    vec_rsc_0_1_s_tdone("vec_rsc_0_1_s_tdone"), 
    vec_rsc_0_1_tr_write_done("vec_rsc_0_1_tr_write_done"), 
    vec_rsc_0_1_RREADY("vec_rsc_0_1_RREADY"), 
    vec_rsc_0_1_RVALID("vec_rsc_0_1_RVALID"), 
    vec_rsc_0_1_RUSER("vec_rsc_0_1_RUSER"), 
    vec_rsc_0_1_RLAST("vec_rsc_0_1_RLAST"), 
    vec_rsc_0_1_RRESP("vec_rsc_0_1_RRESP"), 
    vec_rsc_0_1_RDATA("vec_rsc_0_1_RDATA"), 
    vec_rsc_0_1_RID("vec_rsc_0_1_RID"), 
    vec_rsc_0_1_ARREADY("vec_rsc_0_1_ARREADY"), 
    vec_rsc_0_1_ARVALID("vec_rsc_0_1_ARVALID"), 
    vec_rsc_0_1_ARUSER("vec_rsc_0_1_ARUSER"), 
    vec_rsc_0_1_ARREGION("vec_rsc_0_1_ARREGION"), 
    vec_rsc_0_1_ARQOS("vec_rsc_0_1_ARQOS"), 
    vec_rsc_0_1_ARPROT("vec_rsc_0_1_ARPROT"), 
    vec_rsc_0_1_ARCACHE("vec_rsc_0_1_ARCACHE"), 
    vec_rsc_0_1_ARLOCK("vec_rsc_0_1_ARLOCK"), 
    vec_rsc_0_1_ARBURST("vec_rsc_0_1_ARBURST"), 
    vec_rsc_0_1_ARSIZE("vec_rsc_0_1_ARSIZE"), 
    vec_rsc_0_1_ARLEN("vec_rsc_0_1_ARLEN"), 
    vec_rsc_0_1_ARADDR("vec_rsc_0_1_ARADDR"), 
    vec_rsc_0_1_ARID("vec_rsc_0_1_ARID"), 
    vec_rsc_0_1_BREADY("vec_rsc_0_1_BREADY"), 
    vec_rsc_0_1_BVALID("vec_rsc_0_1_BVALID"), 
    vec_rsc_0_1_BUSER("vec_rsc_0_1_BUSER"), 
    vec_rsc_0_1_BRESP("vec_rsc_0_1_BRESP"), 
    vec_rsc_0_1_BID("vec_rsc_0_1_BID"), 
    vec_rsc_0_1_WREADY("vec_rsc_0_1_WREADY"), 
    vec_rsc_0_1_WVALID("vec_rsc_0_1_WVALID"), 
    vec_rsc_0_1_WUSER("vec_rsc_0_1_WUSER"), 
    vec_rsc_0_1_WLAST("vec_rsc_0_1_WLAST"), 
    vec_rsc_0_1_WSTRB("vec_rsc_0_1_WSTRB"), 
    vec_rsc_0_1_WDATA("vec_rsc_0_1_WDATA"), 
    vec_rsc_0_1_AWREADY("vec_rsc_0_1_AWREADY"), 
    vec_rsc_0_1_AWVALID("vec_rsc_0_1_AWVALID"), 
    vec_rsc_0_1_AWUSER("vec_rsc_0_1_AWUSER"), 
    vec_rsc_0_1_AWREGION("vec_rsc_0_1_AWREGION"), 
    vec_rsc_0_1_AWQOS("vec_rsc_0_1_AWQOS"), 
    vec_rsc_0_1_AWPROT("vec_rsc_0_1_AWPROT"), 
    vec_rsc_0_1_AWCACHE("vec_rsc_0_1_AWCACHE"), 
    vec_rsc_0_1_AWLOCK("vec_rsc_0_1_AWLOCK"), 
    vec_rsc_0_1_AWBURST("vec_rsc_0_1_AWBURST"), 
    vec_rsc_0_1_AWSIZE("vec_rsc_0_1_AWSIZE"), 
    vec_rsc_0_1_AWLEN("vec_rsc_0_1_AWLEN"), 
    vec_rsc_0_1_AWADDR("vec_rsc_0_1_AWADDR"), 
    vec_rsc_0_1_AWID("vec_rsc_0_1_AWID"), 
    vec_rsc_triosy_0_1_lz("vec_rsc_triosy_0_1_lz"), 
    p_rsc_dat("p_rsc_dat"), 
    p_rsc_triosy_lz("p_rsc_triosy_lz"), 
    r_rsc_dat("r_rsc_dat"), 
    r_rsc_triosy_lz("r_rsc_triosy_lz"), 
    twiddle_rsc_0_0_s_tdone("twiddle_rsc_0_0_s_tdone"), 
    twiddle_rsc_0_0_tr_write_done("twiddle_rsc_0_0_tr_write_done"), 
    twiddle_rsc_0_0_RREADY("twiddle_rsc_0_0_RREADY"), 
    twiddle_rsc_0_0_RVALID("twiddle_rsc_0_0_RVALID"), 
    twiddle_rsc_0_0_RUSER("twiddle_rsc_0_0_RUSER"), 
    twiddle_rsc_0_0_RLAST("twiddle_rsc_0_0_RLAST"), 
    twiddle_rsc_0_0_RRESP("twiddle_rsc_0_0_RRESP"), 
    twiddle_rsc_0_0_RDATA("twiddle_rsc_0_0_RDATA"), 
    twiddle_rsc_0_0_RID("twiddle_rsc_0_0_RID"), 
    twiddle_rsc_0_0_ARREADY("twiddle_rsc_0_0_ARREADY"), 
    twiddle_rsc_0_0_ARVALID("twiddle_rsc_0_0_ARVALID"), 
    twiddle_rsc_0_0_ARUSER("twiddle_rsc_0_0_ARUSER"), 
    twiddle_rsc_0_0_ARREGION("twiddle_rsc_0_0_ARREGION"), 
    twiddle_rsc_0_0_ARQOS("twiddle_rsc_0_0_ARQOS"), 
    twiddle_rsc_0_0_ARPROT("twiddle_rsc_0_0_ARPROT"), 
    twiddle_rsc_0_0_ARCACHE("twiddle_rsc_0_0_ARCACHE"), 
    twiddle_rsc_0_0_ARLOCK("twiddle_rsc_0_0_ARLOCK"), 
    twiddle_rsc_0_0_ARBURST("twiddle_rsc_0_0_ARBURST"), 
    twiddle_rsc_0_0_ARSIZE("twiddle_rsc_0_0_ARSIZE"), 
    twiddle_rsc_0_0_ARLEN("twiddle_rsc_0_0_ARLEN"), 
    twiddle_rsc_0_0_ARADDR("twiddle_rsc_0_0_ARADDR"), 
    twiddle_rsc_0_0_ARID("twiddle_rsc_0_0_ARID"), 
    twiddle_rsc_0_0_BREADY("twiddle_rsc_0_0_BREADY"), 
    twiddle_rsc_0_0_BVALID("twiddle_rsc_0_0_BVALID"), 
    twiddle_rsc_0_0_BUSER("twiddle_rsc_0_0_BUSER"), 
    twiddle_rsc_0_0_BRESP("twiddle_rsc_0_0_BRESP"), 
    twiddle_rsc_0_0_BID("twiddle_rsc_0_0_BID"), 
    twiddle_rsc_0_0_WREADY("twiddle_rsc_0_0_WREADY"), 
    twiddle_rsc_0_0_WVALID("twiddle_rsc_0_0_WVALID"), 
    twiddle_rsc_0_0_WUSER("twiddle_rsc_0_0_WUSER"), 
    twiddle_rsc_0_0_WLAST("twiddle_rsc_0_0_WLAST"), 
    twiddle_rsc_0_0_WSTRB("twiddle_rsc_0_0_WSTRB"), 
    twiddle_rsc_0_0_WDATA("twiddle_rsc_0_0_WDATA"), 
    twiddle_rsc_0_0_AWREADY("twiddle_rsc_0_0_AWREADY"), 
    twiddle_rsc_0_0_AWVALID("twiddle_rsc_0_0_AWVALID"), 
    twiddle_rsc_0_0_AWUSER("twiddle_rsc_0_0_AWUSER"), 
    twiddle_rsc_0_0_AWREGION("twiddle_rsc_0_0_AWREGION"), 
    twiddle_rsc_0_0_AWQOS("twiddle_rsc_0_0_AWQOS"), 
    twiddle_rsc_0_0_AWPROT("twiddle_rsc_0_0_AWPROT"), 
    twiddle_rsc_0_0_AWCACHE("twiddle_rsc_0_0_AWCACHE"), 
    twiddle_rsc_0_0_AWLOCK("twiddle_rsc_0_0_AWLOCK"), 
    twiddle_rsc_0_0_AWBURST("twiddle_rsc_0_0_AWBURST"), 
    twiddle_rsc_0_0_AWSIZE("twiddle_rsc_0_0_AWSIZE"), 
    twiddle_rsc_0_0_AWLEN("twiddle_rsc_0_0_AWLEN"), 
    twiddle_rsc_0_0_AWADDR("twiddle_rsc_0_0_AWADDR"), 
    twiddle_rsc_0_0_AWID("twiddle_rsc_0_0_AWID"), 
    twiddle_rsc_triosy_0_0_lz("twiddle_rsc_triosy_0_0_lz"), 
    twiddle_rsc_0_1_s_tdone("twiddle_rsc_0_1_s_tdone"), 
    twiddle_rsc_0_1_tr_write_done("twiddle_rsc_0_1_tr_write_done"), 
    twiddle_rsc_0_1_RREADY("twiddle_rsc_0_1_RREADY"), 
    twiddle_rsc_0_1_RVALID("twiddle_rsc_0_1_RVALID"), 
    twiddle_rsc_0_1_RUSER("twiddle_rsc_0_1_RUSER"), 
    twiddle_rsc_0_1_RLAST("twiddle_rsc_0_1_RLAST"), 
    twiddle_rsc_0_1_RRESP("twiddle_rsc_0_1_RRESP"), 
    twiddle_rsc_0_1_RDATA("twiddle_rsc_0_1_RDATA"), 
    twiddle_rsc_0_1_RID("twiddle_rsc_0_1_RID"), 
    twiddle_rsc_0_1_ARREADY("twiddle_rsc_0_1_ARREADY"), 
    twiddle_rsc_0_1_ARVALID("twiddle_rsc_0_1_ARVALID"), 
    twiddle_rsc_0_1_ARUSER("twiddle_rsc_0_1_ARUSER"), 
    twiddle_rsc_0_1_ARREGION("twiddle_rsc_0_1_ARREGION"), 
    twiddle_rsc_0_1_ARQOS("twiddle_rsc_0_1_ARQOS"), 
    twiddle_rsc_0_1_ARPROT("twiddle_rsc_0_1_ARPROT"), 
    twiddle_rsc_0_1_ARCACHE("twiddle_rsc_0_1_ARCACHE"), 
    twiddle_rsc_0_1_ARLOCK("twiddle_rsc_0_1_ARLOCK"), 
    twiddle_rsc_0_1_ARBURST("twiddle_rsc_0_1_ARBURST"), 
    twiddle_rsc_0_1_ARSIZE("twiddle_rsc_0_1_ARSIZE"), 
    twiddle_rsc_0_1_ARLEN("twiddle_rsc_0_1_ARLEN"), 
    twiddle_rsc_0_1_ARADDR("twiddle_rsc_0_1_ARADDR"), 
    twiddle_rsc_0_1_ARID("twiddle_rsc_0_1_ARID"), 
    twiddle_rsc_0_1_BREADY("twiddle_rsc_0_1_BREADY"), 
    twiddle_rsc_0_1_BVALID("twiddle_rsc_0_1_BVALID"), 
    twiddle_rsc_0_1_BUSER("twiddle_rsc_0_1_BUSER"), 
    twiddle_rsc_0_1_BRESP("twiddle_rsc_0_1_BRESP"), 
    twiddle_rsc_0_1_BID("twiddle_rsc_0_1_BID"), 
    twiddle_rsc_0_1_WREADY("twiddle_rsc_0_1_WREADY"), 
    twiddle_rsc_0_1_WVALID("twiddle_rsc_0_1_WVALID"), 
    twiddle_rsc_0_1_WUSER("twiddle_rsc_0_1_WUSER"), 
    twiddle_rsc_0_1_WLAST("twiddle_rsc_0_1_WLAST"), 
    twiddle_rsc_0_1_WSTRB("twiddle_rsc_0_1_WSTRB"), 
    twiddle_rsc_0_1_WDATA("twiddle_rsc_0_1_WDATA"), 
    twiddle_rsc_0_1_AWREADY("twiddle_rsc_0_1_AWREADY"), 
    twiddle_rsc_0_1_AWVALID("twiddle_rsc_0_1_AWVALID"), 
    twiddle_rsc_0_1_AWUSER("twiddle_rsc_0_1_AWUSER"), 
    twiddle_rsc_0_1_AWREGION("twiddle_rsc_0_1_AWREGION"), 
    twiddle_rsc_0_1_AWQOS("twiddle_rsc_0_1_AWQOS"), 
    twiddle_rsc_0_1_AWPROT("twiddle_rsc_0_1_AWPROT"), 
    twiddle_rsc_0_1_AWCACHE("twiddle_rsc_0_1_AWCACHE"), 
    twiddle_rsc_0_1_AWLOCK("twiddle_rsc_0_1_AWLOCK"), 
    twiddle_rsc_0_1_AWBURST("twiddle_rsc_0_1_AWBURST"), 
    twiddle_rsc_0_1_AWSIZE("twiddle_rsc_0_1_AWSIZE"), 
    twiddle_rsc_0_1_AWLEN("twiddle_rsc_0_1_AWLEN"), 
    twiddle_rsc_0_1_AWADDR("twiddle_rsc_0_1_AWADDR"), 
    twiddle_rsc_0_1_AWID("twiddle_rsc_0_1_AWID"), 
    twiddle_rsc_triosy_0_1_lz("twiddle_rsc_triosy_0_1_lz")
  {
    elaborate_foreign_module(hdl_name);
  }

  ~ccs_DUT_wrapper() {}
};
#endif

#endif

#ifdef CCS_SYSC
} // end namespace HDL
#endif
#endif


