$date
	Sun Oct 23 01:24:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#568516
b10011 !
1"
#568518
b10011 &
b10011 %
1$
#568519
0"
#568522
b111010 &
b111010 %
#568526
b11101 &
b11101 %
#568530
b1011000 &
b1011000 %
#568534
b101100 &
b101100 %
#568538
b10110 &
b10110 %
#568542
b1011 &
b1011 %
#568546
b100010 &
b100010 %
#568550
b10001 &
b10001 %
#568554
b110100 &
b110100 %
#568558
b11010 &
b11010 %
#568562
b1101 &
b1101 %
#568566
b101000 &
b101000 %
#568570
b10100 &
b10100 %
#568574
b1010 &
b1010 %
#568578
b101 &
b101 %
#568582
b10000 &
b10000 %
#568586
b1000 &
b1000 %
#568590
b100 &
b100 %
#568594
b10 &
b10 %
#568598
b1 &
1#
b1 %
#568602
b0 &
b0 %
0#
0$
#1558402
b101 &
b101 %
1$
b101 !
1"
#1558403
0"
#1558406
b10000 &
b10000 %
#1558410
b1000 &
b1000 %
#1558414
b100 &
b100 %
#1558418
b10 &
b10 %
#1558422
b1 &
1#
b1 %
#1558426
b0 &
b0 %
0#
0$
#2533492
1"
#2533494
b101 &
b101 %
1$
#2533495
0"
#2533498
b10000 &
b10000 %
#2533502
b1000 &
b1000 %
#2533506
b100 &
b100 %
#2533510
b10 &
b10 %
#2533514
b1 &
b1 %
1#
#2533518
b0 &
0#
b0 %
0$
#4500012
