# vsim Single_Cycle_Top_Tb 
# Start time: 00:05:33 on Aug 14,2024
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.Mux
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
add wave -position insertpoint sim:/Single_Cycle_Top_Tb/*

run -a
# ** Note: $finish    : Single_Cycle_Top_Tb.v(29)
#    Time: 450 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at Single_Cycle_Top_Tb.v line 29
source pp.tcl
# Closing VCD file "Single Cycle.vcd"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:29 on Aug 14,2024
# vlog -reportprogress 300 Single_Cycle_Top.v Single_Cycle_Top_Tb.v 
# -- Compiling module PC_Module
# -- Compiling module Instruction_Memory
# -- Compiling module Register_File
# -- Compiling module Sign_Extend
# -- Compiling module ALU
# -- Compiling module ALU_Decoder
# -- Compiling module Main_Decoder
# -- Compiling module Control_Unit_Top
# -- Compiling module Data_Memory
# -- Compiling module PC_Adder
# -- Compiling module Mux
# -- Compiling module Single_Cycle_Top
# -- Compiling module Single_Cycle_Top_Tb
# 
# Top level modules:
# 	Single_Cycle_Top_Tb
# End time: 00:11:29 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:11:37 on Aug 14,2024, Elapsed time: 0:06:04
# Errors: 0, Warnings: 0
# vsim Single_Cycle_Top_Tb 
# Start time: 00:11:37 on Aug 14,2024
# Loading work.Single_Cycle_Top_Tb
# Loading work.Single_Cycle_Top
# Loading work.PC_Module
# Loading work.Mux
# Loading work.PC_Adder
# Loading work.Instruction_Memory
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.ALU
# Loading work.Control_Unit_Top
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Data_Memory
# ** Note: $finish    : Single_Cycle_Top_Tb.v(29)
#    Time: 450 ps  Iteration: 0  Instance: /Single_Cycle_Top_Tb
# 1
# Break in Module Single_Cycle_Top_Tb at Single_Cycle_Top_Tb.v line 29
# {0 ps} {473 ps}
# End time: 00:20:51 on Aug 14,2024, Elapsed time: 0:09:14
# Errors: 0, Warnings: 0
