\hypertarget{struct_l_p_c___g_p_d_m_a_c_h___type_def}{\section{\-L\-P\-C\-\_\-\-G\-P\-D\-M\-A\-C\-H\-\_\-\-Type\-Def \-Struct \-Reference}
\label{struct_l_p_c___g_p_d_m_a_c_h___type_def}\index{\-L\-P\-C\-\_\-\-G\-P\-D\-M\-A\-C\-H\-\_\-\-Type\-Def@{\-L\-P\-C\-\_\-\-G\-P\-D\-M\-A\-C\-H\-\_\-\-Type\-Def}}
}


\-General \-Purpose \-Direct \-Memory \-Access \-Channel (\-G\-P\-D\-M\-A\-C\-H) register structure definition.  




{\ttfamily \#include $<$\-L\-P\-C17xx.\-h$>$}

\subsection*{\-Public \-Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_l_p_c___g_p_d_m_a_c_h___type_def_a6b0842b5ab5e43501d684f874cd5ad79}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-C\-Src\-Addr}}\label{struct_l_p_c___g_p_d_m_a_c_h___type_def_a6b0842b5ab5e43501d684f874cd5ad79}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a_c_h___type_def_aba94af16ce1285f05c7045f29987fd30}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-C\-Dest\-Addr}}\label{struct_l_p_c___g_p_d_m_a_c_h___type_def_aba94af16ce1285f05c7045f29987fd30}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a_c_h___type_def_abeb9b41622d5ef0b5be547eddae122ff}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-C\-L\-L\-I}}\label{struct_l_p_c___g_p_d_m_a_c_h___type_def_abeb9b41622d5ef0b5be547eddae122ff}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a_c_h___type_def_a419bf2ba47ac187f8ba16b2294675783}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-C\-Control}}\label{struct_l_p_c___g_p_d_m_a_c_h___type_def_a419bf2ba47ac187f8ba16b2294675783}

\item 
\hypertarget{struct_l_p_c___g_p_d_m_a_c_h___type_def_a6775b0feebee7bb90a05bb649c331c9d}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-C\-Config}}\label{struct_l_p_c___g_p_d_m_a_c_h___type_def_a6775b0feebee7bb90a05bb649c331c9d}

\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-General \-Purpose \-Direct \-Memory \-Access \-Channel (\-G\-P\-D\-M\-A\-C\-H) register structure definition. 

\-Definition at line 769 of file \-L\-P\-C17xx.\-h.



\-The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\-C\-:/tesis/localwork/workspace/\-Flight\-Computer/src/board/\-L\-P\-C\-Xpresso/\-L\-P\-C17\-X\-X\-\_\-\-C\-M\-S\-I\-S\-\_\-\-Drivers/\-Core/\-C\-M3/\-Device\-Support/\-N\-X\-P/\-L\-P\-C17xx/\hyperlink{_l_p_c17xx_8h}{\-L\-P\-C17xx.\-h}\end{DoxyCompactItemize}
