Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : vbw_adder_nci
Version: K-2015.06-SP4
Date   : Fri Apr 21 16:54:14 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              76.00
  Critical Path Length:          6.10
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         24
  Hierarchical Port Count:        448
  Leaf Cell Count:                 78
  Buf/Inv Cell Count:               2
  Buf Cell Count:                   0
  Inv Cell Count:                   2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        78
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:          335.98
  Noncombinational Area:         0.00
  Buf/Inv Area:                  2.54
  Total Buffer Area:             0.00
  Total Inverter Area:           2.54
  Macro/Black Box Area:          0.00
  Net Area:                     36.42
  -----------------------------------
  Cell Area:                   335.98
  Design Area:                 372.40


  Design Rules
  -----------------------------------
  Total Number of Nets:           273
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: wario

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.06
  Mapping Optimization:                0.35
  -----------------------------------------
  Overall Compile Time:                3.58
  Overall Compile Wall Clock Time:     4.78

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
