<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4608" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4608{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4608{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4608{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4608{left:189px;bottom:998px;}
#t5_4608{left:506px;bottom:998px;letter-spacing:-0.14px;}
#t6_4608{left:506px;bottom:976px;letter-spacing:-0.11px;}
#t7_4608{left:506px;bottom:959px;letter-spacing:-0.11px;}
#t8_4608{left:506px;bottom:943px;letter-spacing:-0.11px;}
#t9_4608{left:506px;bottom:926px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ta_4608{left:506px;bottom:909px;letter-spacing:-0.12px;}
#tb_4608{left:189px;bottom:885px;letter-spacing:-0.14px;}
#tc_4608{left:506px;bottom:885px;letter-spacing:-0.14px;}
#td_4608{left:81px;bottom:860px;letter-spacing:-0.16px;}
#te_4608{left:142px;bottom:860px;letter-spacing:-0.17px;}
#tf_4608{left:189px;bottom:860px;letter-spacing:-0.13px;}
#tg_4608{left:413px;bottom:860px;letter-spacing:-0.15px;}
#th_4608{left:506px;bottom:860px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ti_4608{left:81px;bottom:836px;letter-spacing:-0.16px;}
#tj_4608{left:142px;bottom:836px;letter-spacing:-0.17px;}
#tk_4608{left:189px;bottom:836px;letter-spacing:-0.13px;}
#tl_4608{left:413px;bottom:836px;letter-spacing:-0.15px;}
#tm_4608{left:506px;bottom:836px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tn_4608{left:81px;bottom:811px;letter-spacing:-0.17px;}
#to_4608{left:142px;bottom:811px;letter-spacing:-0.17px;}
#tp_4608{left:189px;bottom:811px;letter-spacing:-0.13px;}
#tq_4608{left:413px;bottom:811px;letter-spacing:-0.14px;}
#tr_4608{left:506px;bottom:811px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#ts_4608{left:81px;bottom:787px;letter-spacing:-0.17px;}
#tt_4608{left:142px;bottom:787px;letter-spacing:-0.15px;}
#tu_4608{left:189px;bottom:787px;letter-spacing:-0.16px;}
#tv_4608{left:413px;bottom:787px;letter-spacing:-0.14px;}
#tw_4608{left:506px;bottom:787px;letter-spacing:-0.12px;}
#tx_4608{left:189px;bottom:762px;letter-spacing:-0.15px;}
#ty_4608{left:506px;bottom:762px;letter-spacing:-0.12px;}
#tz_4608{left:189px;bottom:738px;letter-spacing:-0.12px;}
#t10_4608{left:506px;bottom:738px;letter-spacing:-0.14px;}
#t11_4608{left:189px;bottom:713px;letter-spacing:-0.14px;}
#t12_4608{left:506px;bottom:713px;letter-spacing:-0.12px;}
#t13_4608{left:506px;bottom:692px;letter-spacing:-0.12px;}
#t14_4608{left:189px;bottom:668px;letter-spacing:-0.12px;}
#t15_4608{left:506px;bottom:668px;letter-spacing:-0.14px;}
#t16_4608{left:81px;bottom:643px;letter-spacing:-0.16px;}
#t17_4608{left:142px;bottom:643px;letter-spacing:-0.17px;}
#t18_4608{left:189px;bottom:643px;letter-spacing:-0.13px;}
#t19_4608{left:413px;bottom:643px;letter-spacing:-0.15px;}
#t1a_4608{left:506px;bottom:643px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1b_4608{left:81px;bottom:619px;letter-spacing:-0.14px;}
#t1c_4608{left:142px;bottom:619px;letter-spacing:-0.17px;}
#t1d_4608{left:189px;bottom:619px;letter-spacing:-0.15px;}
#t1e_4608{left:413px;bottom:619px;letter-spacing:-0.15px;}
#t1f_4608{left:506px;bottom:619px;letter-spacing:-0.11px;}
#t1g_4608{left:506px;bottom:597px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1h_4608{left:506px;bottom:576px;letter-spacing:-0.13px;}
#t1i_4608{left:506px;bottom:559px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1j_4608{left:81px;bottom:535px;letter-spacing:-0.16px;}
#t1k_4608{left:142px;bottom:535px;letter-spacing:-0.17px;}
#t1l_4608{left:189px;bottom:535px;letter-spacing:-0.15px;}
#t1m_4608{left:413px;bottom:535px;letter-spacing:-0.15px;}
#t1n_4608{left:506px;bottom:535px;letter-spacing:-0.11px;}
#t1o_4608{left:506px;bottom:513px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_4608{left:81px;bottom:489px;letter-spacing:-0.15px;}
#t1q_4608{left:142px;bottom:489px;letter-spacing:-0.17px;}
#t1r_4608{left:189px;bottom:489px;letter-spacing:-0.15px;}
#t1s_4608{left:413px;bottom:489px;letter-spacing:-0.14px;}
#t1t_4608{left:506px;bottom:489px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_4608{left:506px;bottom:467px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1v_4608{left:81px;bottom:443px;letter-spacing:-0.16px;}
#t1w_4608{left:142px;bottom:443px;letter-spacing:-0.17px;}
#t1x_4608{left:189px;bottom:443px;letter-spacing:-0.15px;}
#t1y_4608{left:413px;bottom:443px;letter-spacing:-0.15px;}
#t1z_4608{left:506px;bottom:443px;letter-spacing:-0.11px;}
#t20_4608{left:189px;bottom:419px;letter-spacing:-0.14px;}
#t21_4608{left:506px;bottom:419px;letter-spacing:-0.14px;}
#t22_4608{left:189px;bottom:394px;letter-spacing:-0.14px;}
#t23_4608{left:506px;bottom:394px;letter-spacing:-0.12px;}
#t24_4608{left:506px;bottom:373px;letter-spacing:-0.12px;}
#t25_4608{left:506px;bottom:351px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t26_4608{left:539px;bottom:351px;letter-spacing:-0.11px;}
#t27_4608{left:539px;bottom:334px;letter-spacing:-0.11px;}
#t28_4608{left:506px;bottom:315px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t29_4608{left:539px;bottom:315px;letter-spacing:-0.11px;}
#t2a_4608{left:539px;bottom:298px;letter-spacing:-0.1px;}
#t2b_4608{left:506px;bottom:278px;letter-spacing:-0.11px;}
#t2c_4608{left:506px;bottom:261px;letter-spacing:-0.12px;}
#t2d_4608{left:506px;bottom:244px;letter-spacing:-0.12px;}
#t2e_4608{left:189px;bottom:220px;letter-spacing:-0.12px;}
#t2f_4608{left:506px;bottom:220px;letter-spacing:-0.14px;}
#t2g_4608{left:81px;bottom:195px;letter-spacing:-0.14px;}
#t2h_4608{left:142px;bottom:195px;letter-spacing:-0.18px;}
#t2i_4608{left:189px;bottom:195px;letter-spacing:-0.14px;}
#t2j_4608{left:413px;bottom:195px;letter-spacing:-0.15px;}
#t2k_4608{left:506px;bottom:195px;letter-spacing:-0.11px;}
#t2l_4608{left:506px;bottom:174px;letter-spacing:-0.11px;}
#t2m_4608{left:506px;bottom:157px;letter-spacing:-0.11px;}
#t2n_4608{left:189px;bottom:133px;}
#t2o_4608{left:506px;bottom:133px;letter-spacing:-0.12px;}
#t2p_4608{left:506px;bottom:111px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2q_4608{left:189px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2r_4608{left:265px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2s_4608{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2t_4608{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2u_4608{left:214px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2v_4608{left:429px;bottom:1063px;letter-spacing:-0.15px;}
#t2w_4608{left:431px;bottom:1046px;letter-spacing:-0.13px;}
#t2x_4608{left:630px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2y_4608{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2z_4608{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4608{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4608{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4608{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4608{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4608{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4608" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4608Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4608" style="-webkit-user-select: none;"><object width="935" height="1210" data="4608/4608.svg" type="image/svg+xml" id="pdf4608" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4608" class="t s1_4608">2-86 </span><span id="t2_4608" class="t s1_4608">Vol. 4 </span>
<span id="t3_4608" class="t s2_4608">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4608" class="t s3_4608">2 </span><span id="t5_4608" class="t s3_4608">MCIP </span>
<span id="t6_4608" class="t s3_4608">When set, bit indicates that a machine check has been </span>
<span id="t7_4608" class="t s3_4608">generated. If a second machine check is detected while </span>
<span id="t8_4608" class="t s3_4608">this bit is still set, the processor enters a shutdown state. </span>
<span id="t9_4608" class="t s3_4608">Software should write this bit to 0 after processing a </span>
<span id="ta_4608" class="t s3_4608">machine check exception. </span>
<span id="tb_4608" class="t s3_4608">63:3 </span><span id="tc_4608" class="t s3_4608">Reserved </span>
<span id="td_4608" class="t s3_4608">186H </span><span id="te_4608" class="t s3_4608">390 </span><span id="tf_4608" class="t s3_4608">IA32_PERFEVTSEL0 </span><span id="tg_4608" class="t s3_4608">Unique </span><span id="th_4608" class="t s3_4608">See Table 2-2. </span>
<span id="ti_4608" class="t s3_4608">187H </span><span id="tj_4608" class="t s3_4608">391 </span><span id="tk_4608" class="t s3_4608">IA32_PERFEVTSEL1 </span><span id="tl_4608" class="t s3_4608">Unique </span><span id="tm_4608" class="t s3_4608">See Table 2-2. </span>
<span id="tn_4608" class="t s3_4608">198H </span><span id="to_4608" class="t s3_4608">408 </span><span id="tp_4608" class="t s3_4608">IA32_PERF_STATUS </span><span id="tq_4608" class="t s3_4608">Shared </span><span id="tr_4608" class="t s3_4608">See Table 2-2. </span>
<span id="ts_4608" class="t s3_4608">198H </span><span id="tt_4608" class="t s3_4608">408 </span><span id="tu_4608" class="t s3_4608">MSR_PERF_STATUS </span><span id="tv_4608" class="t s3_4608">Shared </span><span id="tw_4608" class="t s3_4608">Performance Status </span>
<span id="tx_4608" class="t s3_4608">15:0 </span><span id="ty_4608" class="t s3_4608">Current Performance State Value </span>
<span id="tz_4608" class="t s3_4608">39:16 </span><span id="t10_4608" class="t s3_4608">Reserved </span>
<span id="t11_4608" class="t s3_4608">44:40 </span><span id="t12_4608" class="t s3_4608">Maximum Bus Ratio (R/O) </span>
<span id="t13_4608" class="t s3_4608">Indicates maximum bus ratio configured for the processor. </span>
<span id="t14_4608" class="t s3_4608">63:45 </span><span id="t15_4608" class="t s3_4608">Reserved </span>
<span id="t16_4608" class="t s3_4608">199H </span><span id="t17_4608" class="t s3_4608">409 </span><span id="t18_4608" class="t s3_4608">IA32_PERF_CTL </span><span id="t19_4608" class="t s3_4608">Unique </span><span id="t1a_4608" class="t s3_4608">See Table 2-2. </span>
<span id="t1b_4608" class="t s3_4608">19AH </span><span id="t1c_4608" class="t s3_4608">410 </span><span id="t1d_4608" class="t s3_4608">IA32_CLOCK_MODULATION </span><span id="t1e_4608" class="t s3_4608">Unique </span><span id="t1f_4608" class="t s3_4608">Clock Modulation (R/W) </span>
<span id="t1g_4608" class="t s3_4608">See Table 2-2. </span>
<span id="t1h_4608" class="t s3_4608">IA32_CLOCK_MODULATION MSR was originally named </span>
<span id="t1i_4608" class="t s3_4608">IA32_THERM_CONTROL MSR. </span>
<span id="t1j_4608" class="t s3_4608">19BH </span><span id="t1k_4608" class="t s3_4608">411 </span><span id="t1l_4608" class="t s3_4608">IA32_THERM_INTERRUPT </span><span id="t1m_4608" class="t s3_4608">Unique </span><span id="t1n_4608" class="t s3_4608">Thermal Interrupt Control (R/W) </span>
<span id="t1o_4608" class="t s3_4608">See Table 2-2. </span>
<span id="t1p_4608" class="t s3_4608">19CH </span><span id="t1q_4608" class="t s3_4608">412 </span><span id="t1r_4608" class="t s3_4608">IA32_THERM_STATUS </span><span id="t1s_4608" class="t s3_4608">Unique </span><span id="t1t_4608" class="t s3_4608">Thermal Monitor Status (R/W) </span>
<span id="t1u_4608" class="t s3_4608">See Table 2-2. </span>
<span id="t1v_4608" class="t s3_4608">19DH </span><span id="t1w_4608" class="t s3_4608">413 </span><span id="t1x_4608" class="t s3_4608">MSR_THERM2_CTL </span><span id="t1y_4608" class="t s3_4608">Shared </span><span id="t1z_4608" class="t s3_4608">Thermal Monitor 2 Control </span>
<span id="t20_4608" class="t s3_4608">15:0 </span><span id="t21_4608" class="t s3_4608">Reserved </span>
<span id="t22_4608" class="t s3_4608">16 </span><span id="t23_4608" class="t s3_4608">TM_SELECT (R/W) </span>
<span id="t24_4608" class="t s3_4608">Mode of automatic thermal monitor: </span>
<span id="t25_4608" class="t s3_4608">0 = </span><span id="t26_4608" class="t s3_4608">Thermal Monitor 1 (thermally-initiated on-die </span>
<span id="t27_4608" class="t s3_4608">modulation of the stop-clock duty cycle). </span>
<span id="t28_4608" class="t s3_4608">1 = </span><span id="t29_4608" class="t s3_4608">Thermal Monitor 2 (thermally-initiated frequency </span>
<span id="t2a_4608" class="t s3_4608">transitions). </span>
<span id="t2b_4608" class="t s3_4608">If bit 3 of the IA32_MISC_ENABLE register is cleared, </span>
<span id="t2c_4608" class="t s3_4608">TM_SELECT has no effect. Neither TM1 nor TM2 are </span>
<span id="t2d_4608" class="t s3_4608">enabled. </span>
<span id="t2e_4608" class="t s3_4608">63:17 </span><span id="t2f_4608" class="t s3_4608">Reserved </span>
<span id="t2g_4608" class="t s3_4608">1A0H </span><span id="t2h_4608" class="t s3_4608">416 </span><span id="t2i_4608" class="t s3_4608">IA32_MISC_ENABLE </span><span id="t2j_4608" class="t s3_4608">Unique </span><span id="t2k_4608" class="t s3_4608">Enable Misc. Processor Features (R/W) </span>
<span id="t2l_4608" class="t s3_4608">Allows a variety of processor functions to be enabled and </span>
<span id="t2m_4608" class="t s3_4608">disabled. </span>
<span id="t2n_4608" class="t s3_4608">0 </span><span id="t2o_4608" class="t s3_4608">Fast-Strings Enable </span>
<span id="t2p_4608" class="t s3_4608">See Table 2-2. </span>
<span id="t2q_4608" class="t s4_4608">Table 2-4. </span><span id="t2r_4608" class="t s4_4608">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t2s_4608" class="t s5_4608">Register </span>
<span id="t2t_4608" class="t s5_4608">Address </span><span id="t2u_4608" class="t s5_4608">Register Name / Bit Fields </span>
<span id="t2v_4608" class="t s5_4608">Shared/ </span>
<span id="t2w_4608" class="t s5_4608">Unique </span><span id="t2x_4608" class="t s5_4608">Bit Description </span>
<span id="t2y_4608" class="t s5_4608">Hex </span><span id="t2z_4608" class="t s5_4608">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
