{"vcs1":{"timestamp_begin":1696394319.338156224, "rt":17.00, "ut":15.68, "st":0.75}}
{"vcselab":{"timestamp_begin":1696394336.435014718, "rt":1.16, "ut":0.47, "st":0.17}}
{"link":{"timestamp_begin":1696394337.675802476, "rt":0.57, "ut":0.33, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696394318.511285420}
{"VCS_COMP_START_TIME": 1696394318.511285420}
{"VCS_COMP_END_TIME": 1696394338.422049826}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390900}}
{"stitch_vcselab": {"peak_mem": 227832}}
