TimeQuest Timing Analyzer report for L11P2
Mon Nov 23 21:47:08 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Setup: 'y.s3_1'
 13. Slow Model Setup: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 14. Slow Model Hold: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 15. Slow Model Hold: 'Clock'
 16. Slow Model Hold: 'y.s3_1'
 17. Slow Model Minimum Pulse Width: 'Clock'
 18. Slow Model Minimum Pulse Width: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 19. Slow Model Minimum Pulse Width: 'y.s3_1'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'y.s3_1'
 30. Fast Model Setup: 'Clock'
 31. Fast Model Setup: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 32. Fast Model Hold: 'Clock'
 33. Fast Model Hold: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 34. Fast Model Hold: 'y.s3_1'
 35. Fast Model Minimum Pulse Width: 'Clock'
 36. Fast Model Minimum Pulse Width: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'
 37. Fast Model Minimum Pulse Width: 'y.s3_1'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; L11P2                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 3      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+
; Clock Name                                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                        ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+
; Clock                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                                                                                      ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] } ;
; y.s3_1                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { y.s3_1 }                                                                                     ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 253.04 MHz ; 195.01 MHz      ; Clock      ; limit due to high minimum pulse width violation (tch) ;
; 565.61 MHz ; 565.61 MHz      ; y.s3_1     ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                            ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; -7.031 ; -89.656       ;
; y.s3_1                                                                                     ; -6.877 ; -36.354       ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.422 ; -1.418        ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                             ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -1.991 ; -17.269       ;
; Clock                                                                                      ; -1.755 ; -2.544        ;
; y.s3_1                                                                                     ; 0.338  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                              ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; -2.064 ; -161.535      ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500  ; 0.000         ;
; y.s3_1                                                                                     ; 0.500  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                    ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.031 ; max[0]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.055     ; 3.514      ;
; -7.027 ; max[0]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.055     ; 3.510      ;
; -6.988 ; max[1]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.057     ; 3.469      ;
; -6.984 ; max[1]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.057     ; 3.465      ;
; -6.693 ; min[0]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.187     ; 3.544      ;
; -6.689 ; min[0]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.187     ; 3.540      ;
; -6.678 ; max[4]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.058     ; 3.158      ;
; -6.674 ; min[1]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.212     ; 3.500      ;
; -6.674 ; max[4]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.058     ; 3.154      ;
; -6.670 ; min[1]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.212     ; 3.496      ;
; -6.659 ; max[2]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.047     ; 3.150      ;
; -6.655 ; max[2]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.047     ; 3.146      ;
; -6.488 ; max[3]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.049     ; 2.977      ;
; -6.484 ; max[3]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -4.049     ; 2.973      ;
; -6.408 ; min[3]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.193     ; 3.253      ;
; -6.404 ; min[3]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.193     ; 3.249      ;
; -6.370 ; min[2]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.212     ; 3.196      ;
; -6.366 ; min[2]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.212     ; 3.192      ;
; -6.356 ; max[5]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -3.954     ; 2.940      ;
; -6.352 ; max[5]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -3.954     ; 2.936      ;
; -6.069 ; min[4]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.211     ; 2.896      ;
; -6.065 ; min[4]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.211     ; 2.892      ;
; -5.518 ; min[5]                                                                                                              ; y.s6                                                                                       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.194     ; 2.362      ;
; -5.514 ; min[5]                                                                                                              ; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -4.194     ; 2.358      ;
; -2.952 ; y.s2                                                                                                                ; y.s6                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.020     ; 3.970      ;
; -2.949 ; y.s2                                                                                                                ; y.s3_1                                                                                     ; Clock                                                                                      ; Clock       ; 1.000        ; -0.020     ; 3.967      ;
; -2.882 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s4                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.267     ; 3.653      ;
; -2.858 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s5                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.243     ; 3.653      ;
; -2.739 ; y.s6                                                                                                                ; y.s6                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; 0.000      ; 3.777      ;
; -2.736 ; y.s6                                                                                                                ; y.s3_1                                                                                     ; Clock                                                                                      ; Clock       ; 1.000        ; 0.000      ; 3.774      ;
; -2.671 ; y.s3_2                                                                                                              ; y.s6                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 3.713      ;
; -2.668 ; y.s3_2                                                                                                              ; y.s3_1                                                                                     ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 3.710      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock                                                                                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.537 ; y.s4                                                                                                                ; y.s6                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 3.579      ;
; -2.534 ; y.s4                                                                                                                ; y.s3_1                                                                                     ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 3.576      ;
; -2.531 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s4                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.267     ; 3.302      ;
; -2.521 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s4                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.267     ; 3.292      ;
; -2.507 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s5                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.243     ; 3.302      ;
; -2.499 ; y.s5                                                                                                                ; y.s6                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.020     ; 3.517      ;
; -2.497 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s5                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.243     ; 3.292      ;
; -2.496 ; y.s5                                                                                                                ; y.s3_1                                                                                     ; Clock                                                                                      ; Clock       ; 1.000        ; -0.020     ; 3.514      ;
; -2.435 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s4                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.267     ; 3.206      ;
; -2.411 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s5                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.243     ; 3.206      ;
; -2.345 ; y.s1                                                                                                                ; y.s6                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.020     ; 3.363      ;
; -2.342 ; y.s1                                                                                                                ; y.s3_1                                                                                     ; Clock                                                                                      ; Clock       ; 1.000        ; -0.020     ; 3.360      ;
; -2.335 ; y.s3_3                                                                                                              ; y.s6                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 3.377      ;
; -2.332 ; y.s3_3                                                                                                              ; y.s3_1                                                                                     ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 3.374      ;
; -2.320 ; y.s2                                                                                                                ; y.s4                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.024     ; 3.334      ;
; -2.301 ; y.s2                                                                                                                ; y.s1                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; 0.000      ; 3.339      ;
; -2.300 ; y.s2                                                                                                                ; y.s2                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; 0.000      ; 3.338      ;
; -2.296 ; y.s2                                                                                                                ; y.s5                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; 0.000      ; 3.334      ;
; -2.284 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s4                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.267     ; 3.055      ;
; -2.260 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s5                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.243     ; 3.055      ;
; -2.256 ; y.s2                                                                                                                ; y.s3_2                                                                                     ; Clock                                                                                      ; Clock       ; 1.000        ; -0.024     ; 3.270      ;
; -2.174 ; y.s2                                                                                                                ; y.s3_3                                                                                     ; Clock                                                                                      ; Clock       ; 1.000        ; -0.024     ; 3.188      ;
; -2.167 ; regne:loaddata|Q[7]                                                                                                 ; y.s4                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.062     ; 3.143      ;
; -2.143 ; regne:loaddata|Q[7]                                                                                                 ; y.s5                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.038     ; 3.143      ;
; -2.117 ; regne:loaddata|Q[1]                                                                                                 ; y.s4                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.062     ; 3.093      ;
; -2.107 ; y.s6                                                                                                                ; y.s4                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.004     ; 3.141      ;
; -2.093 ; regne:loaddata|Q[1]                                                                                                 ; y.s5                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; -0.038     ; 3.093      ;
; -2.088 ; y.s6                                                                                                                ; y.s1                                                                                       ; Clock                                                                                      ; Clock       ; 1.000        ; 0.020      ; 3.146      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'y.s3_1'                                                                                                                                                        ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.877 ; min[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.478     ; 2.762      ;
; -6.831 ; min[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.497     ; 2.697      ;
; -6.820 ; min[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.597     ; 2.723      ;
; -6.762 ; min[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.597     ; 2.640      ;
; -6.745 ; min[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.497     ; 2.611      ;
; -6.734 ; min[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.597     ; 2.637      ;
; -6.655 ; min[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.472     ; 2.546      ;
; -6.644 ; min[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.572     ; 2.572      ;
; -6.586 ; min[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.572     ; 2.489      ;
; -6.509 ; min[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.578     ; 2.431      ;
; -6.447 ; min[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.483     ; 2.318      ;
; -6.401 ; min[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.502     ; 2.253      ;
; -6.325 ; min[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.597     ; 2.203      ;
; -6.315 ; min[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.502     ; 2.167      ;
; -6.294 ; min[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.572     ; 2.411      ;
; -6.225 ; min[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.477     ; 2.102      ;
; -6.177 ; min[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.496     ; 2.044      ;
; -6.117 ; min[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.597     ; 2.209      ;
; -6.099 ; min[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.501     ; 1.952      ;
; -6.006 ; max[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.334     ; 2.535      ;
; -5.981 ; max[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.332     ; 2.512      ;
; -5.976 ; max[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.340     ; 2.499      ;
; -5.970 ; max[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.432     ; 2.538      ;
; -5.965 ; max[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.440     ; 2.525      ;
; -5.907 ; max[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.440     ; 2.442      ;
; -5.905 ; max[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.342     ; 2.426      ;
; -5.894 ; max[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.442     ; 2.452      ;
; -5.836 ; max[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.442     ; 2.369      ;
; -5.642 ; max[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.434     ; 2.208      ;
; -5.615 ; max[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.440     ; 2.364      ;
; -5.591 ; min[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -3.484     ; 1.461      ;
; -5.576 ; max[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.339     ; 2.091      ;
; -5.560 ; max[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.432     ; 2.103      ;
; -5.551 ; max[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.337     ; 2.068      ;
; -5.546 ; max[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.345     ; 2.055      ;
; -5.475 ; max[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.347     ; 1.982      ;
; -5.355 ; max[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.343     ; 1.875      ;
; -5.276 ; max[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.348     ; 1.782      ;
; -5.187 ; max[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.442     ; 1.934      ;
; -4.969 ; max[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -3.244     ; 1.579      ;
; -0.768 ; sum[5]    ; guess[4] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; 0.042      ; 0.648      ;
; -0.654 ; sum[4]    ; guess[3] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; 0.001      ; 0.471      ;
; -0.650 ; sum[1]    ; guess[0] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; -0.002     ; 0.636      ;
; -0.543 ; sum[3]    ; guess[2] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; 0.137      ; 0.475      ;
; -0.539 ; sum[2]    ; guess[1] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; 0.135      ; 0.481      ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                    ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.422 ; guess[3]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.495      ; 3.264      ;
; -0.305 ; guess[1]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.461      ; 3.113      ;
; -0.300 ; guess[3]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.478      ; 3.093      ;
; -0.260 ; guess[0]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.598      ; 3.205      ;
; -0.249 ; guess[2]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.459      ; 3.055      ;
; -0.183 ; guess[1]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.444      ; 2.942      ;
; -0.174 ; guess[1]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.462      ; 2.945      ;
; -0.166 ; guess[0]  ; min[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.599      ; 3.113      ;
; -0.138 ; guess[0]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.581      ; 3.034      ;
; -0.135 ; guess[1]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.443      ; 2.928      ;
; -0.129 ; guess[0]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.599      ; 3.037      ;
; -0.127 ; guess[2]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.442      ; 2.884      ;
; -0.111 ; guess[3]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.342      ; 3.396      ;
; -0.090 ; guess[0]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.580      ; 3.020      ;
; -0.079 ; guess[2]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.441      ; 2.870      ;
; -0.064 ; guess[0]  ; min[0]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.574      ; 2.943      ;
; -0.046 ; guess[3]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.238      ; 2.937      ;
; 0.047  ; guess[4]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.442      ; 2.710      ;
; 0.083  ; guess[1]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.297      ; 3.206      ;
; 0.100  ; guess[3]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.477      ; 2.727      ;
; 0.141  ; guess[1]  ; min[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.462      ; 2.669      ;
; 0.181  ; guess[0]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.434      ; 3.245      ;
; 0.205  ; guess[1]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.308      ; 3.046      ;
; 0.208  ; guess[0]  ; max[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.444      ; 3.219      ;
; 0.234  ; guess[2]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.460      ; 2.535      ;
; 0.269  ; guess[2]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.306      ; 2.980      ;
; 0.270  ; guess[1]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.204      ; 2.587      ;
; 0.277  ; guess[4]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.459      ; 2.529      ;
; 0.303  ; guess[0]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.445      ; 3.085      ;
; 0.306  ; guess[1]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.299      ; 3.178      ;
; 0.334  ; guess[2]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.202      ; 2.521      ;
; 0.368  ; guess[0]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.341      ; 2.626      ;
; 0.370  ; guess[2]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.297      ; 3.112      ;
; 0.379  ; guess[3]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.333      ; 3.139      ;
; 0.404  ; guess[0]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.436      ; 3.217      ;
; 0.492  ; guess[1]  ; max[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.307      ; 2.798      ;
; 0.497  ; guess[2]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.295      ; 2.790      ;
; 0.634  ; guess[4]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.202      ; 2.221      ;
; 0.710  ; y.s2      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.027      ; 2.809      ;
; 0.822  ; guess[0]  ; max[0]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.442      ; 2.805      ;
; 0.844  ; y.s2      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.038      ; 2.637      ;
; 0.845  ; y.s5      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.038      ; 2.636      ;
; 0.879  ; y.s5      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.029      ; 2.835      ;
; 0.921  ; guess[4]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 3.306      ; 2.328      ;
; 1.017  ; y.s5      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.027      ; 2.502      ;
; 1.036  ; y.s5      ; max[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 3.934      ; 2.051      ;
; 1.061  ; y.s5      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.037      ; 2.459      ;
; 1.069  ; y.s2      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.029      ; 2.645      ;
; 1.207  ; y.s2      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.037      ; 2.313      ;
; 1.239  ; y.s5      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.035      ; 2.481      ;
; 1.377  ; y.s5      ; min[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 4.192      ; 2.624      ;
; 1.392  ; y.s2      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 4.035      ; 2.328      ;
; 1.405  ; y.s5      ; min[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 4.191      ; 2.633      ;
; 1.605  ; y.s5      ; min[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 4.192      ; 2.435      ;
; 1.607  ; y.s5      ; min[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 4.174      ; 2.382      ;
; 1.707  ; y.s5      ; min[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 4.167      ; 2.265      ;
; 1.841  ; y.s5      ; min[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 4.173      ; 2.182      ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                     ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.991 ; y.s5      ; min[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 4.173      ; 2.182      ;
; -1.902 ; y.s5      ; min[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 4.167      ; 2.265      ;
; -1.792 ; y.s5      ; min[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 4.174      ; 2.382      ;
; -1.757 ; y.s5      ; min[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 4.192      ; 2.435      ;
; -1.568 ; y.s5      ; min[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 4.192      ; 2.624      ;
; -1.558 ; y.s5      ; min[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 4.191      ; 2.633      ;
; -1.383 ; y.s5      ; max[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.934      ; 2.051      ;
; -1.224 ; y.s2      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.037      ; 2.313      ;
; -1.207 ; y.s2      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.035      ; 2.328      ;
; -1.078 ; y.s5      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.037      ; 2.459      ;
; -1.054 ; y.s5      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.035      ; 2.481      ;
; -1.025 ; y.s5      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.027      ; 2.502      ;
; -0.981 ; guess[4]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.202      ; 2.221      ;
; -0.978 ; guess[4]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.306      ; 2.328      ;
; -0.902 ; y.s5      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.038      ; 2.636      ;
; -0.901 ; y.s2      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.038      ; 2.637      ;
; -0.884 ; y.s2      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.029      ; 2.645      ;
; -0.718 ; y.s2      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.027      ; 2.809      ;
; -0.715 ; guess[0]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.341      ; 2.626      ;
; -0.694 ; y.s5      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 4.029      ; 2.835      ;
; -0.681 ; guess[2]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.202      ; 2.521      ;
; -0.637 ; guess[0]  ; max[0]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.442      ; 2.805      ;
; -0.617 ; guess[1]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.204      ; 2.587      ;
; -0.509 ; guess[1]  ; max[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.307      ; 2.798      ;
; -0.505 ; guess[2]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.295      ; 2.790      ;
; -0.430 ; guess[4]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.459      ; 2.529      ;
; -0.425 ; guess[2]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.460      ; 2.535      ;
; -0.360 ; guess[0]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.445      ; 3.085      ;
; -0.326 ; guess[2]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.306      ; 2.980      ;
; -0.301 ; guess[3]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.238      ; 2.937      ;
; -0.293 ; guess[1]  ; min[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.462      ; 2.669      ;
; -0.262 ; guess[1]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.308      ; 3.046      ;
; -0.250 ; guess[3]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.477      ; 2.727      ;
; -0.232 ; guess[4]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.442      ; 2.710      ;
; -0.225 ; guess[0]  ; max[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.444      ; 3.219      ;
; -0.219 ; guess[0]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.436      ; 3.217      ;
; -0.194 ; guess[3]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.333      ; 3.139      ;
; -0.189 ; guess[0]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.434      ; 3.245      ;
; -0.185 ; guess[2]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.297      ; 3.112      ;
; -0.131 ; guess[0]  ; min[0]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.574      ; 2.943      ;
; -0.121 ; guess[1]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.299      ; 3.178      ;
; -0.091 ; guess[1]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.297      ; 3.206      ;
; -0.071 ; guess[2]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.441      ; 2.870      ;
; -0.062 ; guess[0]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.599      ; 3.037      ;
; -0.060 ; guess[0]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.580      ; 3.020      ;
; -0.058 ; guess[2]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.442      ; 2.884      ;
; -0.047 ; guess[0]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.581      ; 3.034      ;
; -0.017 ; guess[1]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.462      ; 2.945      ;
; -0.015 ; guess[1]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.443      ; 2.928      ;
; -0.002 ; guess[1]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.444      ; 2.942      ;
; 0.014  ; guess[0]  ; min[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.599      ; 3.113      ;
; 0.054  ; guess[3]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 3.342      ; 3.396      ;
; 0.096  ; guess[2]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.459      ; 3.055      ;
; 0.107  ; guess[0]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.598      ; 3.205      ;
; 0.115  ; guess[3]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.478      ; 3.093      ;
; 0.152  ; guess[1]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.461      ; 3.113      ;
; 0.269  ; guess[3]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 3.495      ; 3.264      ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.755 ; y.s3_1                                                                                                             ; y.s3_2                                                                                                              ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 2.850      ; 1.658      ;
; -1.255 ; y.s3_1                                                                                                             ; y.s3_2                                                                                                              ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 2.850      ; 1.658      ;
; -0.262 ; y.s3_1                                                                                                             ; y.s3_3                                                                                                              ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 2.850      ; 3.151      ;
; -0.140 ; y.s3_1                                                                                                             ; y.s5                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 2.874      ; 3.297      ;
; -0.136 ; y.s3_1                                                                                                             ; y.s2                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 2.874      ; 3.301      ;
; -0.135 ; y.s3_1                                                                                                             ; y.s1                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 2.874      ; 3.302      ;
; -0.116 ; y.s3_1                                                                                                             ; y.s4                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 2.850      ; 3.297      ;
; 0.238  ; y.s3_1                                                                                                             ; y.s3_3                                                                                                              ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 2.850      ; 3.151      ;
; 0.360  ; y.s3_1                                                                                                             ; y.s5                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 2.874      ; 3.297      ;
; 0.364  ; y.s3_1                                                                                                             ; y.s2                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 2.874      ; 3.301      ;
; 0.365  ; y.s3_1                                                                                                             ; y.s1                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 2.874      ; 3.302      ;
; 0.384  ; y.s3_1                                                                                                             ; y.s4                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 2.850      ; 3.297      ;
; 0.445  ; y.s1                                                                                                               ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.513  ; y.s3_1                                                                                                             ; y.s3_1                                                                                                              ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 2.854      ; 3.930      ;
; 0.516  ; y.s3_1                                                                                                             ; y.s6                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 2.854      ; 3.933      ;
; 0.956  ; y.s1                                                                                                               ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.242      ;
; 0.978  ; y.s3_2                                                                                                             ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.264      ;
; 1.013  ; y.s3_1                                                                                                             ; y.s3_1                                                                                                              ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 2.854      ; 3.930      ;
; 1.016  ; y.s3_1                                                                                                             ; y.s6                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 2.854      ; 3.933      ;
; 1.145  ; y.s3_3                                                                                                             ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 1.455      ;
; 1.154  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; y.s5                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.000        ; 2.874      ; 4.548      ;
; 1.177  ; y.s3_3                                                                                                             ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.463      ;
; 1.178  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; y.s4                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.000        ; 2.850      ; 4.548      ;
; 1.423  ; y.s2                                                                                                               ; y.s3_1                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.020     ; 1.689      ;
; 1.654  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; y.s5                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; -0.500       ; 2.874      ; 4.548      ;
; 1.678  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; y.s4                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; -0.500       ; 2.850      ; 4.548      ;
; 1.703  ; y.s4                                                                                                               ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.989      ;
; 1.711  ; y.s4                                                                                                               ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 2.021      ;
; 1.729  ; guess[1]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.672     ; 0.807      ;
; 1.741  ; guess[2]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.674     ; 0.817      ;
; 1.745  ; guess[4]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.674     ; 0.821      ;
; 1.773  ; regne:loaddata|Q[4]                                                                                                ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.038     ; 2.021      ;
; 1.789  ; guess[3]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.430     ; 1.109      ;
; 1.797  ; regne:loaddata|Q[4]                                                                                                ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.062     ; 2.021      ;
; 1.865  ; guess[2]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.466     ; 1.149      ;
; 1.866  ; guess[4]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.466     ; 1.150      ;
; 1.867  ; guess[1]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.464     ; 1.153      ;
; 1.915  ; guess[0]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.535     ; 1.130      ;
; 1.924  ; regne:loaddata|Q[2]                                                                                                ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.038     ; 2.172      ;
; 1.948  ; regne:loaddata|Q[2]                                                                                                ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.062     ; 2.172      ;
; 1.978  ; y.s5                                                                                                               ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.020     ; 2.244      ;
; 1.978  ; y.s5                                                                                                               ; y.s3_1                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.020     ; 2.244      ;
; 2.005  ; y.s6                                                                                                               ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.020      ; 2.311      ;
; 2.017  ; guess[3]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.638     ; 1.129      ;
; 2.033  ; guess[0]                                                                                                           ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.327     ; 1.456      ;
; 2.125  ; y.s3_3                                                                                                             ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.411      ;
; 2.159  ; y.s1                                                                                                               ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 2.421      ;
; 2.207  ; y.s3_3                                                                                                             ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.493      ;
; 2.241  ; y.s1                                                                                                               ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 2.503      ;
; 2.251  ; y.s3_3                                                                                                             ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 2.561      ;
; 2.252  ; y.s3_3                                                                                                             ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 2.562      ;
; 2.258  ; y.s5                                                                                                               ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 2.520      ;
; 2.272  ; y.s4                                                                                                               ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.558      ;
; 2.281  ; y.s1                                                                                                               ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.567      ;
; 2.282  ; y.s1                                                                                                               ; regne:loaddata|Q[4]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.038      ; 2.606      ;
; 2.282  ; y.s1                                                                                                               ; regne:loaddata|Q[5]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.038      ; 2.606      ;
; 2.282  ; y.s1                                                                                                               ; regne:loaddata|Q[2]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.038      ; 2.606      ;
; 2.282  ; y.s1                                                                                                               ; regne:loaddata|Q[3]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.038      ; 2.606      ;
; 2.282  ; y.s1                                                                                                               ; regne:loaddata|Q[1]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.038      ; 2.606      ;
; 2.282  ; y.s1                                                                                                               ; regne:loaddata|Q[6]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.038      ; 2.606      ;
; 2.282  ; y.s1                                                                                                               ; regne:loaddata|Q[7]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.038      ; 2.606      ;
; 2.282  ; y.s1                                                                                                               ; regne:loaddata|Q[0]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.038      ; 2.606      ;
; 2.305  ; y.s1                                                                                                               ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 2.567      ;
; 2.340  ; regne:loaddata|Q[0]                                                                                                ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.038     ; 2.588      ;
; 2.340  ; y.s5                                                                                                               ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 2.602      ;
; 2.343  ; regne:loaddata|Q[5]                                                                                                ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.038     ; 2.591      ;
; 2.354  ; y.s4                                                                                                               ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.640      ;
; 2.361  ; regne:loaddata|Q[6]                                                                                                ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.038     ; 2.609      ;
; 2.364  ; regne:loaddata|Q[0]                                                                                                ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.062     ; 2.588      ;
; 2.367  ; regne:loaddata|Q[5]                                                                                                ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.062     ; 2.591      ;
; 2.380  ; y.s5                                                                                                               ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.666      ;
; 2.384  ; y.s5                                                                                                               ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.670      ;
; 2.385  ; regne:loaddata|Q[6]                                                                                                ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.062     ; 2.609      ;
; 2.385  ; y.s5                                                                                                               ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.671      ;
; 2.394  ; y.s4                                                                                                               ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 2.704      ;
; 2.398  ; y.s4                                                                                                               ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 2.708      ;
; 2.404  ; y.s5                                                                                                               ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 2.666      ;
; 2.422  ; y.s6                                                                                                               ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.708      ;
; 2.483  ; y.s3_2                                                                                                             ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.769      ;
; 2.493  ; regne:loaddata|Q[3]                                                                                                ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.038     ; 2.741      ;
; 2.517  ; regne:loaddata|Q[3]                                                                                                ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.062     ; 2.741      ;
; 2.523  ; y.s3_2                                                                                                             ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 2.833      ;
; 2.527  ; y.s3_2                                                                                                             ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 2.837      ;
; 2.528  ; y.s3_2                                                                                                             ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 2.838      ;
; 2.547  ; y.s3_2                                                                                                             ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 2.833      ;
; 2.569  ; y.s6                                                                                                               ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.004     ; 2.851      ;
; 2.651  ; y.s6                                                                                                               ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.004     ; 2.933      ;
; 2.657  ; y.s2                                                                                                               ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 2.919      ;
; 2.670  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.243     ; 2.713      ;
; 2.691  ; y.s6                                                                                                               ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.020      ; 2.997      ;
; 2.694  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.267     ; 2.713      ;
; 2.695  ; y.s6                                                                                                               ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.020      ; 3.001      ;
; 2.715  ; y.s6                                                                                                               ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.004     ; 2.997      ;
; 2.739  ; y.s2                                                                                                               ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 3.001      ;
; 2.779  ; y.s2                                                                                                               ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 3.065      ;
; 2.783  ; y.s2                                                                                                               ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 3.069      ;
; 2.784  ; y.s2                                                                                                               ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 3.070      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'y.s3_1'                                                                                                                                                        ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.338 ; sum[3]    ; guess[2] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; 0.137      ; 0.475      ;
; 0.346 ; sum[2]    ; guess[1] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; 0.135      ; 0.481      ;
; 0.470 ; sum[4]    ; guess[3] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; 0.001      ; 0.471      ;
; 0.606 ; sum[5]    ; guess[4] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; 0.042      ; 0.648      ;
; 0.638 ; sum[1]    ; guess[0] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; -0.002     ; 0.636      ;
; 4.823 ; max[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.244     ; 1.579      ;
; 5.130 ; max[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.348     ; 1.782      ;
; 5.218 ; max[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.343     ; 1.875      ;
; 5.329 ; max[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.347     ; 1.982      ;
; 5.376 ; max[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.442     ; 1.934      ;
; 5.400 ; max[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.345     ; 2.055      ;
; 5.405 ; max[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.337     ; 2.068      ;
; 5.430 ; max[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.339     ; 2.091      ;
; 5.445 ; min[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.484     ; 1.461      ;
; 5.535 ; max[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.432     ; 2.103      ;
; 5.642 ; max[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.434     ; 2.208      ;
; 5.768 ; max[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.342     ; 2.426      ;
; 5.804 ; max[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.440     ; 2.364      ;
; 5.811 ; max[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.442     ; 2.369      ;
; 5.839 ; max[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.340     ; 2.499      ;
; 5.844 ; max[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.332     ; 2.512      ;
; 5.869 ; max[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.334     ; 2.535      ;
; 5.882 ; max[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.440     ; 2.442      ;
; 5.894 ; max[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.442     ; 2.452      ;
; 5.953 ; min[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.501     ; 1.952      ;
; 5.965 ; max[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.440     ; 2.525      ;
; 5.970 ; max[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -3.432     ; 2.538      ;
; 6.040 ; min[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.496     ; 2.044      ;
; 6.079 ; min[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.477     ; 2.102      ;
; 6.169 ; min[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.502     ; 2.167      ;
; 6.255 ; min[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.502     ; 2.253      ;
; 6.300 ; min[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.597     ; 2.203      ;
; 6.301 ; min[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.483     ; 2.318      ;
; 6.306 ; min[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.597     ; 2.209      ;
; 6.483 ; min[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.572     ; 2.411      ;
; 6.509 ; min[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.578     ; 2.431      ;
; 6.518 ; min[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.472     ; 2.546      ;
; 6.561 ; min[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.572     ; 2.489      ;
; 6.608 ; min[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.497     ; 2.611      ;
; 6.644 ; min[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.572     ; 2.572      ;
; 6.694 ; min[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.497     ; 2.697      ;
; 6.734 ; min[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.597     ; 2.637      ;
; 6.737 ; min[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.597     ; 2.640      ;
; 6.740 ; min[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.478     ; 2.762      ;
; 6.820 ; min[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -3.597     ; 2.723      ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[0]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[0]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[1]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[1]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[2]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[2]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[3]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[3]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[4]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[4]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[5]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[5]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[6]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[6]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[7]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[7]                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s1                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s1                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s2                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s2                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s3_1                                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s3_1                                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s3_2                                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s3_2                                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s3_3                                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s3_3                                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s4                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s4                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s5                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; y.s5                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; y.s6                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~11|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~11|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~11|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~11|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~13|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~13|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~13|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~13|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|dataa                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|dataa                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~3|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~3|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~3|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~3|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~5|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~5|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~5|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~5|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~7|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~7|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~7|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~7|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~9|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~9|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~9|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~9|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector11~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector11~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector11~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector11~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0clkctrl|inclk[0]                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0clkctrl|inclk[0]                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0clkctrl|outclk                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0clkctrl|outclk                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector13~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector13~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0clkctrl|inclk[0]                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0clkctrl|inclk[0]                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0clkctrl|outclk                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0clkctrl|outclk                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0|combout                                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0|combout                                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0|datad                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0|datad                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[0]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[0]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[1]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[1]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[2]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[2]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[3]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[3]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[4]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[4]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[5]|dataa                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[5]|dataa                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[0]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[0]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[1]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[1]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[2]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[2]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[3]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[3]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[4]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[4]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[5]                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'y.s3_1'                                                                 ;
+-------+--------------+----------------+------------------+--------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+--------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[4]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[4]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[1]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[1]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[2]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[2]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[2]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[2]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[3]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[3]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[3]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[3]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[4]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[4]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[4]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[4]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[5]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[5]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[5]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[5]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; y.s3_1|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; y.s3_1|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; y.s3_1~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; y.s3_1~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; y.s3_1~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; y.s3_1~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+--------+------------+-------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 6.156 ; 6.156 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 5.242 ; 5.242 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 5.412 ; 5.412 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 6.156 ; 6.156 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 5.111 ; 5.111 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 5.090 ; 5.090 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 4.020 ; 4.020 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 5.088 ; 5.088 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 5.132 ; 5.132 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 2.920 ; 2.920 ; Rise       ; Clock           ;
; s         ; Clock      ; 5.672 ; 5.672 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -3.772 ; -3.772 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -4.994 ; -4.994 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -5.164 ; -5.164 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -5.908 ; -5.908 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -4.863 ; -4.863 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -4.842 ; -4.842 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -3.772 ; -3.772 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -4.840 ; -4.840 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -4.884 ; -4.884 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; -0.594 ; -0.594 ; Rise       ; Clock           ;
; s         ; Clock      ; -4.137 ; -4.137 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 8.677 ; 8.677 ; Rise       ; Clock           ;
; Found     ; Clock      ; 7.594 ; 7.594 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3_1     ; 8.575 ; 8.575 ; Fall       ; y.s3_1          ;
;  Addr[0]  ; y.s3_1     ; 8.446 ; 8.446 ; Fall       ; y.s3_1          ;
;  Addr[1]  ; y.s3_1     ; 8.394 ; 8.394 ; Fall       ; y.s3_1          ;
;  Addr[2]  ; y.s3_1     ; 8.575 ; 8.575 ; Fall       ; y.s3_1          ;
;  Addr[3]  ; y.s3_1     ; 8.012 ; 8.012 ; Fall       ; y.s3_1          ;
;  Addr[4]  ; y.s3_1     ; 8.399 ; 8.399 ; Fall       ; y.s3_1          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 8.383 ; 8.383 ; Rise       ; Clock           ;
; Found     ; Clock      ; 7.594 ; 7.594 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3_1     ; 8.012 ; 8.012 ; Fall       ; y.s3_1          ;
;  Addr[0]  ; y.s3_1     ; 8.446 ; 8.446 ; Fall       ; y.s3_1          ;
;  Addr[1]  ; y.s3_1     ; 8.394 ; 8.394 ; Fall       ; y.s3_1          ;
;  Addr[2]  ; y.s3_1     ; 8.575 ; 8.575 ; Fall       ; y.s3_1          ;
;  Addr[3]  ; y.s3_1     ; 8.012 ; 8.012 ; Fall       ; y.s3_1          ;
;  Addr[4]  ; y.s3_1     ; 8.399 ; 8.399 ; Fall       ; y.s3_1          ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                            ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; y.s3_1                                                                                     ; -2.168 ; -10.371       ;
; Clock                                                                                      ; -2.160 ; -28.277       ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.125  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                             ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; -1.379 ; -5.644        ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.947 ; -6.875        ;
; y.s3_1                                                                                     ; 0.121  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                              ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; -2.000 ; -153.380      ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500  ; 0.000         ;
; y.s3_1                                                                                     ; 0.500  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'y.s3_1'                                                                                                                                                        ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.168 ; min[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.322     ; 0.957      ;
; -2.165 ; min[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.309     ; 0.967      ;
; -2.140 ; min[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.343     ; 0.951      ;
; -2.128 ; min[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.321     ; 0.918      ;
; -2.110 ; min[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.343     ; 0.914      ;
; -2.106 ; min[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.306     ; 0.911      ;
; -2.100 ; min[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.342     ; 0.912      ;
; -2.078 ; min[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.327     ; 0.905      ;
; -2.048 ; min[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.327     ; 0.868      ;
; -2.034 ; min[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.330     ; 0.858      ;
; -2.013 ; min[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.325     ; 0.796      ;
; -2.010 ; min[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.312     ; 0.806      ;
; -1.973 ; min[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.324     ; 0.757      ;
; -1.965 ; min[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.342     ; 0.770      ;
; -1.951 ; min[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.309     ; 0.750      ;
; -1.940 ; min[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.326     ; 0.835      ;
; -1.935 ; min[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.321     ; 0.725      ;
; -1.897 ; min[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.342     ; 0.776      ;
; -1.883 ; min[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.324     ; 0.667      ;
; -1.721 ; min[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.500        ; -1.313     ; 0.516      ;
; -1.544 ; max[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.261     ; 0.894      ;
; -1.538 ; max[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.255     ; 0.894      ;
; -1.532 ; max[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.257     ; 0.886      ;
; -1.516 ; max[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.282     ; 0.888      ;
; -1.513 ; max[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.264     ; 0.860      ;
; -1.510 ; max[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.276     ; 0.888      ;
; -1.486 ; max[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.282     ; 0.851      ;
; -1.485 ; max[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.285     ; 0.854      ;
; -1.455 ; max[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.285     ; 0.817      ;
; -1.399 ; max[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.278     ; 0.775      ;
; -1.389 ; max[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.264     ; 0.733      ;
; -1.383 ; max[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.258     ; 0.733      ;
; -1.378 ; max[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.281     ; 0.818      ;
; -1.377 ; max[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.276     ; 0.748      ;
; -1.377 ; max[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.260     ; 0.725      ;
; -1.358 ; max[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.267     ; 0.699      ;
; -1.320 ; max[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.264     ; 0.667      ;
; -1.270 ; max[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.267     ; 0.611      ;
; -1.244 ; max[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -1.284     ; 0.681      ;
; -0.599 ; max[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 1.000        ; -0.659     ; 0.548      ;
; 0.393  ; sum[5]    ; guess[4] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; 0.028      ; 0.237      ;
; 0.421  ; sum[1]    ; guess[0] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; -0.003     ; 0.230      ;
; 0.436  ; sum[4]    ; guess[3] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; 0.001      ; 0.165      ;
; 0.467  ; sum[3]    ; guess[2] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; 0.046      ; 0.167      ;
; 0.470  ; sum[2]    ; guess[1] ; y.s3_1                                                                                     ; y.s3_1      ; 1.000        ; 0.044      ; 0.169      ;
+--------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.160 ; max[0]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.392     ; 1.300      ;
; -2.156 ; max[0]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.392     ; 1.296      ;
; -2.134 ; max[1]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.395     ; 1.271      ;
; -2.130 ; max[1]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.395     ; 1.267      ;
; -1.997 ; max[2]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.386     ; 1.143      ;
; -1.993 ; max[2]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.386     ; 1.139      ;
; -1.975 ; max[4]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.395     ; 1.112      ;
; -1.971 ; max[4]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.395     ; 1.108      ;
; -1.917 ; max[3]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.388     ; 1.061      ;
; -1.913 ; max[3]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -1.388     ; 1.057      ;
; -1.711 ; min[0]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.437     ; 1.306      ;
; -1.707 ; min[0]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.437     ; 1.302      ;
; -1.703 ; min[1]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.453     ; 1.282      ;
; -1.699 ; min[1]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.453     ; 1.278      ;
; -1.578 ; min[2]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.452     ; 1.158      ;
; -1.574 ; min[2]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.452     ; 1.154      ;
; -1.563 ; min[3]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.440     ; 1.155      ;
; -1.559 ; min[3]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.440     ; 1.151      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                                                                                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.443 ; min[4]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.452     ; 1.023      ;
; -1.439 ; min[4]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.452     ; 1.019      ;
; -1.324 ; max[5]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -0.787     ; 1.069      ;
; -1.320 ; max[5]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.500        ; -0.787     ; 1.065      ;
; -1.262 ; min[5]                                                                                                              ; y.s6                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.441     ; 0.853      ;
; -1.258 ; min[5]                                                                                                              ; y.s3_1                                                                                                              ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 1.000        ; -1.441     ; 0.849      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; Clock                                                                                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.557 ; y.s6                                                                                                                ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.385     ; 1.204      ;
; -0.555 ; y.s6                                                                                                                ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.385     ; 1.202      ;
; -0.553 ; y.s6                                                                                                                ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.385     ; 1.200      ;
; -0.517 ; y.s3_2                                                                                                              ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.381     ; 1.168      ;
; -0.515 ; y.s3_2                                                                                                              ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.381     ; 1.166      ;
; -0.513 ; y.s3_2                                                                                                              ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.381     ; 1.164      ;
; -0.478 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.101     ; 1.409      ;
; -0.462 ; y.s4                                                                                                                ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.381     ; 1.113      ;
; -0.460 ; y.s4                                                                                                                ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.381     ; 1.111      ;
; -0.458 ; y.s4                                                                                                                ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.381     ; 1.109      ;
; -0.427 ; guess[0]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ; y.s3_1                                                                                     ; Clock       ; 0.500        ; -0.374     ; 0.552      ;
; -0.401 ; y.s3_3                                                                                                              ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.381     ; 1.052      ;
; -0.399 ; y.s3_3                                                                                                              ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.381     ; 1.050      ;
; -0.397 ; y.s3_3                                                                                                              ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.381     ; 1.048      ;
; -0.392 ; y.s6                                                                                                                ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; 0.000      ; 1.424      ;
; -0.390 ; y.s6                                                                                                                ; y.s3_1                                                                                                              ; Clock                                                                                      ; Clock       ; 1.000        ; 0.000      ; 1.422      ;
; -0.355 ; guess[4]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ; y.s3_1                                                                                     ; Clock       ; 0.500        ; -0.422     ; 0.432      ;
; -0.355 ; guess[1]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ; y.s3_1                                                                                     ; Clock       ; 0.500        ; -0.420     ; 0.434      ;
; -0.354 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.101     ; 1.285      ;
; -0.354 ; guess[2]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ; y.s3_1                                                                                     ; Clock       ; 0.500        ; -0.422     ; 0.431      ;
; -0.352 ; y.s3_2                                                                                                              ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 1.388      ;
; -0.350 ; y.s3_2                                                                                                              ; y.s3_1                                                                                                              ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 1.386      ;
; -0.349 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.101     ; 1.280      ;
; -0.321 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.101     ; 1.252      ;
; -0.318 ; guess[3]                                                                                                            ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ; y.s3_1                                                                                     ; Clock       ; 0.500        ; -0.398     ; 0.419      ;
; -0.297 ; y.s4                                                                                                                ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 1.333      ;
; -0.295 ; y.s4                                                                                                                ; y.s3_1                                                                                                              ; Clock                                                                                      ; Clock       ; 1.000        ; 0.004      ; 1.331      ;
; -0.246 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 1.000        ; -0.101     ; 1.177      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                   ;
+-------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.125 ; guess[3]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 0.655      ; 1.058      ;
; 0.225 ; guess[1]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 0.633      ; 0.936      ;
; 0.249 ; guess[2]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 0.631      ; 0.910      ;
; 0.249 ; guess[0]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 0.679      ; 0.958      ;
; 0.276 ; guess[3]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.320      ; 1.149      ;
; 0.309 ; guess[1]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.298      ; 1.094      ;
; 0.311 ; guess[0]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.344      ; 1.138      ;
; 0.315 ; guess[3]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.309      ; 1.093      ;
; 0.329 ; guess[2]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.296      ; 1.072      ;
; 0.341 ; guess[0]  ; min[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.345      ; 1.110      ;
; 0.348 ; guess[1]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.287      ; 1.038      ;
; 0.350 ; guess[0]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.333      ; 1.082      ;
; 0.353 ; guess[1]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.286      ; 1.041      ;
; 0.355 ; guess[0]  ; min[0]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.329      ; 1.066      ;
; 0.355 ; guess[0]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.332      ; 1.085      ;
; 0.368 ; guess[2]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.285      ; 1.016      ;
; 0.371 ; y.s5      ; max[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.172      ; 0.829      ;
; 0.372 ; guess[1]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.298      ; 1.021      ;
; 0.373 ; guess[2]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.284      ; 1.019      ;
; 0.374 ; guess[0]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.344      ; 1.065      ;
; 0.396 ; guess[4]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 0.631      ; 0.763      ;
; 0.423 ; guess[3]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.308      ; 0.993      ;
; 0.442 ; guess[1]  ; min[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.299      ; 0.963      ;
; 0.446 ; guess[4]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.285      ; 0.938      ;
; 0.495 ; guess[2]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.296      ; 0.896      ;
; 0.510 ; guess[4]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.296      ; 0.891      ;
; 0.690 ; guess[3]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.263      ; 1.213      ;
; 0.764 ; guess[1]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.232      ; 1.122      ;
; 0.788 ; guess[0]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.278      ; 1.144      ;
; 0.790 ; guess[1]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.241      ; 1.091      ;
; 0.814 ; guess[2]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.239      ; 1.065      ;
; 0.814 ; guess[0]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.287      ; 1.113      ;
; 0.833 ; guess[0]  ; max[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.287      ; 1.103      ;
; 0.843 ; guess[3]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.256      ; 1.134      ;
; 0.844 ; guess[1]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.234      ; 1.111      ;
; 0.851 ; y.s2      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.771      ; 1.074      ;
; 0.868 ; guess[2]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.232      ; 1.085      ;
; 0.868 ; guess[0]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.280      ; 1.133      ;
; 0.891 ; y.s2      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.780      ; 1.029      ;
; 0.893 ; y.s5      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.773      ; 1.101      ;
; 0.893 ; guess[2]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.230      ; 0.991      ;
; 0.910 ; y.s5      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.780      ; 1.010      ;
; 0.914 ; guess[1]  ; max[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.241      ; 0.976      ;
; 0.923 ; y.s5      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.771      ; 1.002      ;
; 0.978 ; y.s2      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.773      ; 1.016      ;
; 0.979 ; y.s5      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.780      ; 0.950      ;
; 1.026 ; guess[0]  ; max[0]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.284      ; 0.978      ;
; 1.032 ; y.s5      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.777      ; 0.965      ;
; 1.034 ; y.s2      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.780      ; 0.895      ;
; 1.064 ; guess[4]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.239      ; 0.815      ;
; 1.091 ; y.s2      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.500        ; 1.777      ; 0.906      ;
; 1.378 ; y.s5      ; min[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.837      ; 1.054      ;
; 1.384 ; y.s5      ; min[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.837      ; 1.058      ;
; 1.459 ; y.s5      ; min[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.826      ; 0.966      ;
; 1.472 ; y.s5      ; min[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.838      ; 0.972      ;
; 1.526 ; y.s5      ; min[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.822      ; 0.888      ;
; 1.555 ; y.s5      ; min[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 1.000        ; 1.825      ; 0.878      ;
+-------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.379 ; y.s3_1                                                                                     ; y.s3_2                                                                                                              ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 1.788      ; 0.702      ;
; -0.879 ; y.s3_1                                                                                     ; y.s3_2                                                                                                              ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 1.788      ; 0.702      ;
; -0.872 ; y.s3_1                                                                                     ; y.s3_3                                                                                                              ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 1.788      ; 1.209      ;
; -0.830 ; y.s3_1                                                                                     ; y.s4                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 1.788      ; 1.251      ;
; -0.612 ; y.s3_1                                                                                     ; y.s3_1                                                                                                              ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 1.792      ; 1.473      ;
; -0.610 ; y.s3_1                                                                                     ; y.s6                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 1.792      ; 1.475      ;
; -0.449 ; y.s3_1                                                                                     ; y.s5                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 1.407      ; 1.251      ;
; -0.447 ; y.s3_1                                                                                     ; y.s2                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 1.407      ; 1.253      ;
; -0.445 ; y.s3_1                                                                                     ; y.s1                                                                                                                ; y.s3_1                                                                                     ; Clock       ; 0.000        ; 1.407      ; 1.255      ;
; -0.372 ; y.s3_1                                                                                     ; y.s3_3                                                                                                              ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 1.788      ; 1.209      ;
; -0.336 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s4                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.000        ; 1.788      ; 1.726      ;
; -0.330 ; y.s3_1                                                                                     ; y.s4                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 1.788      ; 1.251      ;
; -0.112 ; y.s3_1                                                                                     ; y.s3_1                                                                                                              ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 1.792      ; 1.473      ;
; -0.110 ; y.s3_1                                                                                     ; y.s6                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 1.792      ; 1.475      ;
; 0.045  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s5                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; 0.000        ; 1.407      ; 1.726      ;
; 0.051  ; y.s3_1                                                                                     ; y.s5                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 1.407      ; 1.251      ;
; 0.053  ; y.s3_1                                                                                     ; y.s2                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 1.407      ; 1.253      ;
; 0.055  ; y.s3_1                                                                                     ; y.s1                                                                                                                ; y.s3_1                                                                                     ; Clock       ; -0.500       ; 1.407      ; 1.255      ;
; 0.149  ; y.s2                                                                                       ; y.s3_1                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.385      ; 0.686      ;
; 0.164  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s4                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; -0.500       ; 1.788      ; 1.726      ;
; 0.215  ; y.s1                                                                                       ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.325  ; regne:loaddata|Q[4]                                                                        ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.357      ; 0.834      ;
; 0.353  ; y.s5                                                                                       ; y.s3_1                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.385      ; 0.890      ;
; 0.354  ; y.s5                                                                                       ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.385      ; 0.891      ;
; 0.370  ; y.s3_2                                                                                     ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.391  ; y.s1                                                                                       ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.543      ;
; 0.399  ; regne:loaddata|Q[2]                                                                        ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.357      ; 0.908      ;
; 0.438  ; y.s1                                                                                       ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.381      ; 0.971      ;
; 0.445  ; y.s1                                                                                       ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.381      ; 0.978      ;
; 0.446  ; y.s3_3                                                                                     ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.598      ;
; 0.470  ; y.s5                                                                                       ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.381      ; 1.003      ;
; 0.477  ; y.s5                                                                                       ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.381      ; 1.010      ;
; 0.480  ; y.s1                                                                                       ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.381      ; 1.013      ;
; 0.484  ; regne:loaddata|Q[5]                                                                        ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.357      ; 0.993      ;
; 0.512  ; y.s5                                                                                       ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.381      ; 1.045      ;
; 0.541  ; regne:loaddata|Q[0]                                                                        ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.357      ; 1.050      ;
; 0.542  ; regne:loaddata|Q[6]                                                                        ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.357      ; 1.051      ;
; 0.545  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s5                                                                                                                ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock       ; -0.500       ; 1.407      ; 1.726      ;
; 0.558  ; regne:loaddata|Q[3]                                                                        ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.357      ; 1.067      ;
; 0.624  ; y.s2                                                                                       ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.381      ; 1.157      ;
; 0.628  ; y.s4                                                                                       ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.780      ;
; 0.630  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.280      ; 1.062      ;
; 0.631  ; y.s2                                                                                       ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.381      ; 1.164      ;
; 0.666  ; y.s2                                                                                       ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.381      ; 1.199      ;
; 0.693  ; regne:loaddata|Q[7]                                                                        ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.357      ; 1.202      ;
; 0.697  ; regne:loaddata|Q[1]                                                                        ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.357      ; 1.206      ;
; 0.698  ; y.s1                                                                                       ; y.s3_1                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.385      ; 1.235      ;
; 0.698  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.280      ; 1.130      ;
; 0.700  ; y.s1                                                                                       ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.385      ; 1.237      ;
; 0.706  ; regne:loaddata|Q[4]                                                                        ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 0.834      ;
; 0.745  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.280      ; 1.177      ;
; 0.754  ; guess[1]                                                                                   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.088     ; 0.304      ;
; 0.760  ; guess[2]                                                                                   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.090     ; 0.308      ;
; 0.763  ; guess[4]                                                                                   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.090     ; 0.311      ;
; 0.780  ; regne:loaddata|Q[2]                                                                        ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 0.908      ;
; 0.781  ; y.s3_3                                                                                     ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.788  ; y.s3_3                                                                                     ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 0.940      ;
; 0.820  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.280      ; 1.252      ;
; 0.829  ; y.s3_3                                                                                     ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.381     ; 0.600      ;
; 0.836  ; guess[0]                                                                                   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.042     ; 0.432      ;
; 0.848  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.280      ; 1.280      ;
; 0.853  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.280      ; 1.285      ;
; 0.861  ; y.s1                                                                                       ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.013      ;
; 0.861  ; guess[3]                                                                                   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; y.s3_1                                                                                     ; Clock       ; -0.500       ; -0.066     ; 0.433      ;
; 0.865  ; regne:loaddata|Q[5]                                                                        ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 0.993      ;
; 0.874  ; y.s4                                                                                       ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.026      ;
; 0.881  ; y.s4                                                                                       ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.033      ;
; 0.886  ; y.s2                                                                                       ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.385      ; 1.423      ;
; 0.893  ; y.s5                                                                                       ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.045      ;
; 0.895  ; y.s5                                                                                       ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.047      ;
; 0.897  ; y.s5                                                                                       ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.899  ; y.s6                                                                                       ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.914  ; y.s3_2                                                                                     ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.066      ;
; 0.922  ; regne:loaddata|Q[0]                                                                        ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 1.050      ;
; 0.923  ; regne:loaddata|Q[6]                                                                        ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 1.051      ;
; 0.939  ; regne:loaddata|Q[3]                                                                        ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 1.067      ;
; 0.947  ; y.s1                                                                                       ; regne:loaddata|Q[4]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 1.123      ;
; 0.947  ; y.s1                                                                                       ; regne:loaddata|Q[5]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 1.123      ;
; 0.947  ; y.s1                                                                                       ; regne:loaddata|Q[2]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 1.123      ;
; 0.947  ; y.s1                                                                                       ; regne:loaddata|Q[3]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 1.123      ;
; 0.947  ; y.s1                                                                                       ; regne:loaddata|Q[1]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 1.123      ;
; 0.947  ; y.s1                                                                                       ; regne:loaddata|Q[6]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 1.123      ;
; 0.947  ; y.s1                                                                                       ; regne:loaddata|Q[7]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 1.123      ;
; 0.947  ; y.s1                                                                                       ; regne:loaddata|Q[0]                                                                                                 ; Clock                                                                                      ; Clock       ; 0.000        ; 0.024      ; 1.123      ;
; 0.949  ; y.s3_2                                                                                     ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.101      ;
; 0.967  ; y.s6                                                                                       ; y.s3_3                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.004     ; 1.115      ;
; 0.974  ; y.s6                                                                                       ; y.s3_2                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; -0.004     ; 1.122      ;
; 0.977  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.280      ; 1.409      ;
; 1.009  ; y.s6                                                                                       ; y.s4                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.004     ; 1.157      ;
; 1.011  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.101     ; 1.062      ;
; 1.041  ; y.s3_3                                                                                     ; y.s3_1                                                                                                              ; Clock                                                                                      ; Clock       ; 0.000        ; 0.004      ; 1.197      ;
; 1.043  ; y.s3_3                                                                                     ; y.s6                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.004      ; 1.199      ;
; 1.047  ; y.s2                                                                                       ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.199      ;
; 1.049  ; y.s2                                                                                       ; y.s2                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.201      ;
; 1.051  ; y.s2                                                                                       ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; 0.000      ; 1.203      ;
; 1.054  ; y.s4                                                                                       ; y.s1                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.381     ; 0.825      ;
; 1.074  ; regne:loaddata|Q[7]                                                                        ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 1.202      ;
; 1.078  ; regne:loaddata|Q[1]                                                                        ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.024     ; 1.206      ;
; 1.079  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.101     ; 1.130      ;
; 1.126  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; y.s5                                                                                                                ; Clock                                                                                      ; Clock       ; 0.000        ; -0.101     ; 1.177      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                     ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.947 ; y.s5      ; min[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.825      ; 0.878      ;
; -0.934 ; y.s5      ; min[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.822      ; 0.888      ;
; -0.866 ; y.s5      ; min[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.838      ; 0.972      ;
; -0.860 ; y.s5      ; min[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.826      ; 0.966      ;
; -0.783 ; y.s5      ; min[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.837      ; 1.054      ;
; -0.779 ; y.s5      ; min[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.837      ; 1.058      ;
; -0.424 ; guess[4]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.239      ; 0.815      ;
; -0.385 ; y.s2      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.780      ; 0.895      ;
; -0.371 ; y.s2      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.777      ; 0.906      ;
; -0.330 ; y.s5      ; max[1]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.780      ; 0.950      ;
; -0.312 ; y.s5      ; max[0]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.777      ; 0.965      ;
; -0.306 ; guess[0]  ; max[0]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.284      ; 0.978      ;
; -0.270 ; y.s5      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.780      ; 1.010      ;
; -0.269 ; y.s5      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.771      ; 1.002      ;
; -0.265 ; guess[1]  ; max[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.241      ; 0.976      ;
; -0.257 ; y.s2      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.773      ; 1.016      ;
; -0.251 ; y.s2      ; max[4]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.780      ; 1.029      ;
; -0.239 ; guess[2]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.230      ; 0.991      ;
; -0.197 ; y.s2      ; max[2]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.771      ; 1.074      ;
; -0.184 ; guess[0]  ; max[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.287      ; 1.103      ;
; -0.174 ; guess[2]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.239      ; 1.065      ;
; -0.174 ; guess[0]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.287      ; 1.113      ;
; -0.172 ; y.s5      ; max[3]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.773      ; 1.101      ;
; -0.150 ; guess[1]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.241      ; 1.091      ;
; -0.147 ; guess[2]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.232      ; 1.085      ;
; -0.147 ; guess[0]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.280      ; 1.133      ;
; -0.134 ; guess[0]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.278      ; 1.144      ;
; -0.123 ; guess[1]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.234      ; 1.111      ;
; -0.122 ; guess[3]  ; max[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.256      ; 1.134      ;
; -0.110 ; guess[1]  ; max[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.232      ; 1.122      ;
; -0.050 ; guess[3]  ; max[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 1.263      ; 1.213      ;
; 0.095  ; guess[4]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.296      ; 0.891      ;
; 0.100  ; guess[2]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.296      ; 0.896      ;
; 0.132  ; guess[4]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 0.631      ; 0.763      ;
; 0.153  ; guess[4]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.285      ; 0.938      ;
; 0.157  ; y.s5      ; max[5]  ; Clock        ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.172      ; 0.829      ;
; 0.164  ; guess[1]  ; min[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.299      ; 0.963      ;
; 0.185  ; guess[3]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.308      ; 0.993      ;
; 0.221  ; guess[0]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.344      ; 1.065      ;
; 0.223  ; guess[1]  ; min[2]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.298      ; 1.021      ;
; 0.231  ; guess[2]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.285      ; 1.016      ;
; 0.235  ; guess[2]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.284      ; 1.019      ;
; 0.237  ; guess[0]  ; min[0]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.329      ; 1.066      ;
; 0.249  ; guess[0]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.333      ; 1.082      ;
; 0.251  ; guess[1]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.287      ; 1.038      ;
; 0.253  ; guess[0]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.332      ; 1.085      ;
; 0.255  ; guess[1]  ; min[3]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.286      ; 1.041      ;
; 0.265  ; guess[0]  ; min[1]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.345      ; 1.110      ;
; 0.276  ; guess[2]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.296      ; 1.072      ;
; 0.279  ; guess[2]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 0.631      ; 0.910      ;
; 0.279  ; guess[0]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 0.679      ; 0.958      ;
; 0.284  ; guess[3]  ; min[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.309      ; 1.093      ;
; 0.294  ; guess[0]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.344      ; 1.138      ;
; 0.296  ; guess[1]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.298      ; 1.094      ;
; 0.303  ; guess[1]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 0.633      ; 0.936      ;
; 0.329  ; guess[3]  ; min[4]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.500       ; 1.320      ; 1.149      ;
; 0.403  ; guess[3]  ; max[5]  ; y.s3_1       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0.000        ; 0.655      ; 1.058      ;
+--------+-----------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'y.s3_1'                                                                                                                                                        ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.121 ; sum[3]    ; guess[2] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; 0.046      ; 0.167      ;
; 0.125 ; sum[2]    ; guess[1] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; 0.044      ; 0.169      ;
; 0.164 ; sum[4]    ; guess[3] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; 0.001      ; 0.165      ;
; 0.209 ; sum[5]    ; guess[4] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; 0.028      ; 0.237      ;
; 0.233 ; sum[1]    ; guess[0] ; y.s3_1                                                                                     ; y.s3_1      ; 0.000        ; -0.003     ; 0.230      ;
; 1.207 ; max[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -0.659     ; 0.548      ;
; 1.878 ; max[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.267     ; 0.611      ;
; 1.931 ; max[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.264     ; 0.667      ;
; 1.965 ; max[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.284     ; 0.681      ;
; 1.966 ; max[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.267     ; 0.699      ;
; 1.985 ; max[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.260     ; 0.725      ;
; 1.991 ; max[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.258     ; 0.733      ;
; 1.997 ; max[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.264     ; 0.733      ;
; 2.024 ; max[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.276     ; 0.748      ;
; 2.053 ; max[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.278     ; 0.775      ;
; 2.099 ; max[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.281     ; 0.818      ;
; 2.102 ; max[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.285     ; 0.817      ;
; 2.124 ; max[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.264     ; 0.860      ;
; 2.133 ; max[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.282     ; 0.851      ;
; 2.139 ; max[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.285     ; 0.854      ;
; 2.143 ; max[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.257     ; 0.886      ;
; 2.149 ; max[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.255     ; 0.894      ;
; 2.155 ; max[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.261     ; 0.894      ;
; 2.164 ; max[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.276     ; 0.888      ;
; 2.170 ; max[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; 0.000        ; -1.282     ; 0.888      ;
; 2.329 ; min[5]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.313     ; 0.516      ;
; 2.491 ; min[4]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.324     ; 0.667      ;
; 2.546 ; min[4]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.321     ; 0.725      ;
; 2.559 ; min[0]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.309     ; 0.750      ;
; 2.581 ; min[2]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.324     ; 0.757      ;
; 2.612 ; min[2]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.342     ; 0.770      ;
; 2.618 ; min[1]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.342     ; 0.776      ;
; 2.618 ; min[3]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.312     ; 0.806      ;
; 2.621 ; min[1]    ; sum[5]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.325     ; 0.796      ;
; 2.661 ; min[0]    ; sum[1]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.326     ; 0.835      ;
; 2.688 ; min[3]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.330     ; 0.858      ;
; 2.695 ; min[0]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.327     ; 0.868      ;
; 2.717 ; min[0]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.306     ; 0.911      ;
; 2.732 ; min[0]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.327     ; 0.905      ;
; 2.739 ; min[2]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.321     ; 0.918      ;
; 2.754 ; min[2]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.342     ; 0.912      ;
; 2.757 ; min[1]    ; sum[2]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.343     ; 0.914      ;
; 2.776 ; min[3]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.309     ; 0.967      ;
; 2.779 ; min[1]    ; sum[4]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.322     ; 0.957      ;
; 2.794 ; min[1]    ; sum[3]   ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1      ; -0.500       ; -1.343     ; 0.951      ;
+-------+-----------+----------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[0]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[0]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[1]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[1]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[2]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[2]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[3]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[3]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[4]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[4]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[5]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[5]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[6]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[6]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:loaddata|Q[7]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:loaddata|Q[7]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s3_1                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s3_1                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s3_2                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s3_2                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s3_3                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s3_3                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.s5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.s6                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~11|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~11|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~11|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~11|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~13|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~13|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~13|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~13|cout                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|cin                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~14|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|dataa                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~1|dataa                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~3|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~3|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~3|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~3|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~5|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~5|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~5|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~5|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~7|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~7|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~7|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~7|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~9|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; LessThan1~9|cin                                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~9|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; LessThan1~9|cout                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector11~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector11~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector11~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector11~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0clkctrl|inclk[0]                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0clkctrl|inclk[0]                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0clkctrl|outclk                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0clkctrl|outclk                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; Selector13~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector13~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector13~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0clkctrl|inclk[0]                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0clkctrl|inclk[0]                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0clkctrl|outclk                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0clkctrl|outclk                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0|combout                                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0|combout                                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0|datad                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; Selector1~0|datad                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[0]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[0]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[1]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[1]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[2]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[2]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[3]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[3]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[4]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[4]|datad                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; max[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[5]|dataa                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; max[5]|dataa                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[0]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[0]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[0]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[1]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[1]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[1]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[2]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[2]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[2]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[3]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[3]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[3]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[4]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[4]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Fall       ; min[4]|datac                                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[5]                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Rise       ; min[5]                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'y.s3_1'                                                                 ;
+-------+--------------+----------------+------------------+--------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+--------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; guess[4]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; guess[4]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; guess[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; guess[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[1]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[1]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[2]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[2]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[2]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[2]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[3]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[3]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[3]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[3]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[4]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[4]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[4]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[4]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Fall       ; sum[5]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Fall       ; sum[5]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; sum[5]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; sum[5]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; y.s3_1|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; y.s3_1|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; y.s3_1~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; y.s3_1~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y.s3_1 ; Rise       ; y.s3_1~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y.s3_1 ; Rise       ; y.s3_1~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+--------+------------+-------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 3.035 ; 3.035 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 2.710 ; 2.710 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 2.770 ; 2.770 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 3.035 ; 3.035 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 2.662 ; 2.662 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 2.665 ; 2.665 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 2.216 ; 2.216 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 2.607 ; 2.607 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 2.630 ; 2.630 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 1.030 ; 1.030 ; Rise       ; Clock           ;
; s         ; Clock      ; 2.430 ; 2.430 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -2.096 ; -2.096 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -2.590 ; -2.590 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -2.650 ; -2.650 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -2.915 ; -2.915 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -2.542 ; -2.542 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -2.545 ; -2.545 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -2.096 ; -2.096 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -2.487 ; -2.487 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -2.510 ; -2.510 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; -0.094 ; -0.094 ; Rise       ; Clock           ;
; s         ; Clock      ; -2.255 ; -2.255 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 4.454 ; 4.454 ; Rise       ; Clock           ;
; Found     ; Clock      ; 4.050 ; 4.050 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3_1     ; 4.312 ; 4.312 ; Fall       ; y.s3_1          ;
;  Addr[0]  ; y.s3_1     ; 4.199 ; 4.199 ; Fall       ; y.s3_1          ;
;  Addr[1]  ; y.s3_1     ; 4.195 ; 4.195 ; Fall       ; y.s3_1          ;
;  Addr[2]  ; y.s3_1     ; 4.312 ; 4.312 ; Fall       ; y.s3_1          ;
;  Addr[3]  ; y.s3_1     ; 4.023 ; 4.023 ; Fall       ; y.s3_1          ;
;  Addr[4]  ; y.s3_1     ; 4.199 ; 4.199 ; Fall       ; y.s3_1          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 4.361 ; 4.361 ; Rise       ; Clock           ;
; Found     ; Clock      ; 4.050 ; 4.050 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3_1     ; 4.023 ; 4.023 ; Fall       ; y.s3_1          ;
;  Addr[0]  ; y.s3_1     ; 4.199 ; 4.199 ; Fall       ; y.s3_1          ;
;  Addr[1]  ; y.s3_1     ; 4.195 ; 4.195 ; Fall       ; y.s3_1          ;
;  Addr[2]  ; y.s3_1     ; 4.312 ; 4.312 ; Fall       ; y.s3_1          ;
;  Addr[3]  ; y.s3_1     ; 4.023 ; 4.023 ; Fall       ; y.s3_1          ;
;  Addr[4]  ; y.s3_1     ; 4.199 ; 4.199 ; Fall       ; y.s3_1          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                         ;
+---------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                       ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                            ; -7.031   ; -1.991  ; N/A      ; N/A     ; -2.064              ;
;  Clock                                                                                      ; -7.031   ; -1.755  ; N/A      ; N/A     ; -2.064              ;
;  memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -0.422   ; -1.991  ; N/A      ; N/A     ; 0.500               ;
;  y.s3_1                                                                                     ; -6.877   ; 0.121   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                             ; -127.428 ; -19.813 ; 0.0      ; 0.0     ; -161.535            ;
;  Clock                                                                                      ; -89.656  ; -5.644  ; N/A      ; N/A     ; -161.535            ;
;  memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; -1.418   ; -17.269 ; N/A      ; N/A     ; 0.000               ;
;  y.s3_1                                                                                     ; -36.354  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 6.156 ; 6.156 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 5.242 ; 5.242 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 5.412 ; 5.412 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 6.156 ; 6.156 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 5.111 ; 5.111 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 5.090 ; 5.090 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 4.020 ; 4.020 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 5.088 ; 5.088 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 5.132 ; 5.132 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 2.920 ; 2.920 ; Rise       ; Clock           ;
; s         ; Clock      ; 5.672 ; 5.672 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -2.096 ; -2.096 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -2.590 ; -2.590 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -2.650 ; -2.650 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -2.915 ; -2.915 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -2.542 ; -2.542 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -2.545 ; -2.545 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -2.096 ; -2.096 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -2.487 ; -2.487 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -2.510 ; -2.510 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; -0.094 ; -0.094 ; Rise       ; Clock           ;
; s         ; Clock      ; -2.255 ; -2.255 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 8.677 ; 8.677 ; Rise       ; Clock           ;
; Found     ; Clock      ; 7.594 ; 7.594 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3_1     ; 8.575 ; 8.575 ; Fall       ; y.s3_1          ;
;  Addr[0]  ; y.s3_1     ; 8.446 ; 8.446 ; Fall       ; y.s3_1          ;
;  Addr[1]  ; y.s3_1     ; 8.394 ; 8.394 ; Fall       ; y.s3_1          ;
;  Addr[2]  ; y.s3_1     ; 8.575 ; 8.575 ; Fall       ; y.s3_1          ;
;  Addr[3]  ; y.s3_1     ; 8.012 ; 8.012 ; Fall       ; y.s3_1          ;
;  Addr[4]  ; y.s3_1     ; 8.399 ; 8.399 ; Fall       ; y.s3_1          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 4.361 ; 4.361 ; Rise       ; Clock           ;
; Found     ; Clock      ; 4.050 ; 4.050 ; Rise       ; Clock           ;
; Addr[*]   ; y.s3_1     ; 4.023 ; 4.023 ; Fall       ; y.s3_1          ;
;  Addr[0]  ; y.s3_1     ; 4.199 ; 4.199 ; Fall       ; y.s3_1          ;
;  Addr[1]  ; y.s3_1     ; 4.195 ; 4.195 ; Fall       ; y.s3_1          ;
;  Addr[2]  ; y.s3_1     ; 4.312 ; 4.312 ; Fall       ; y.s3_1          ;
;  Addr[3]  ; y.s3_1     ; 4.023 ; 4.023 ; Fall       ; y.s3_1          ;
;  Addr[4]  ; y.s3_1     ; 4.199 ; 4.199 ; Fall       ; y.s3_1          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                                                      ; Clock                                                                                      ; 210      ; 0        ; 0        ; 0        ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock                                                                                      ; 26       ; 26       ; 0        ; 0        ;
; y.s3_1                                                                                     ; Clock                                                                                      ; 17       ; 27       ; 0        ; 0        ;
; Clock                                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 6        ; 0        ; 11       ; 0        ;
; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0        ; 20       ; 0        ; 20       ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1                                                                                     ; 0        ; 0        ; 20       ; 20       ;
; y.s3_1                                                                                     ; y.s3_1                                                                                     ; 0        ; 0        ; 0        ; 5        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                                                      ; Clock                                                                                      ; 210      ; 0        ; 0        ; 0        ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock                                                                                      ; 26       ; 26       ; 0        ; 0        ;
; y.s3_1                                                                                     ; Clock                                                                                      ; 17       ; 27       ; 0        ; 0        ;
; Clock                                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 6        ; 0        ; 11       ; 0        ;
; y.s3_1                                                                                     ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; 0        ; 20       ; 0        ; 20       ;
; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; y.s3_1                                                                                     ; 0        ; 0        ; 20       ; 20       ;
; y.s3_1                                                                                     ; y.s3_1                                                                                     ; 0        ; 0        ; 0        ; 5        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 23 21:47:07 2020
Info: Command: quartus_sta L11P2 -c L11P2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'L11P2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name y.s3_1 y.s3_1
    Info (332105): create_clock -period 1.000 -name memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]  to: mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.031       -89.656 Clock 
    Info (332119):    -6.877       -36.354 y.s3_1 
    Info (332119):    -0.422        -1.418 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
Info (332146): Worst-case hold slack is -1.991
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.991       -17.269 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
    Info (332119):    -1.755        -2.544 Clock 
    Info (332119):     0.338         0.000 y.s3_1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -161.535 Clock 
    Info (332119):     0.500         0.000 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
    Info (332119):     0.500         0.000 y.s3_1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]  to: mem_blk|altsyncram_component|auto_generated|ram_block1a0|portadataout[0]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.168
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.168       -10.371 y.s3_1 
    Info (332119):    -2.160       -28.277 Clock 
    Info (332119):     0.125         0.000 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
Info (332146): Worst-case hold slack is -1.379
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.379        -5.644 Clock 
    Info (332119):    -0.947        -6.875 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
    Info (332119):     0.121         0.000 y.s3_1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -153.380 Clock 
    Info (332119):     0.500         0.000 memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] 
    Info (332119):     0.500         0.000 y.s3_1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4539 megabytes
    Info: Processing ended: Mon Nov 23 21:47:08 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


