m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/bob90/verilog/IC_context_practice/2019
vtestfixture0
!s110 1647342319
!i10b 1
!s100 o6kY0Pm7`SO[I=c1zUZUI3
I<]e3AR:@DZ];boELjgRTN1
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FFT_PE
w1647230398
8C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FFT_PE/testfixture0.v
FC:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FFT_PE/testfixture0.v
L0 11
OV;L;10.6d;65
r1
!s85 0
31
!s108 1647342319.000000
!s107 C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FFT_PE/testfixture0.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FFT_PE/testfixture0.v|
!i113 1
o-work work
tCvgOpt 0
