<root><simulation><result_generated_time />2023-11-08 21:27:24<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 1, 'OX': 1, 'IY': 6, 'IX': 6, 'FY': 6, 'FX': 6, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />18874368<total_data_size_element />{'W': 18874368, 'I': 18432, 'O': 1024}<total_data_reuse />{'W': 1, 'I': 1024.0, 'O': 18432}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FX', 3), ('FY', 2), ('FX', 2), ('FY', 3), ('C', 4), ('C', 4)], [('K', 32)]]<I />[[], [('FX', 3), ('FY', 2), ('FX', 2), ('FY', 3), ('C', 4), ('C', 4), ('K', 32)], []]<O />[[('FX', 3), ('FY', 2), ('FX', 2), ('FY', 3), ('C', 4), ('C', 4)], [], [('K', 32)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [32.0, 1.0, 32.0, 1.0], 'O': [32.0, 576, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 4718592, 150994944], 'I': [8, 147456, 147456], 'O': [8, 256, 8192], 'O_partial': [8, 0, 0], 'O_final': [0, 256, 8192]}<actual_mem_utilization_individual />{'W': [0.02, 0.14, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.15, 0.0], 'I': [0.02, 0.15, 0.0], 'O': [0.02, 0.15, 0.0]}<effective_mem_size_bit />{'W': [8, 1572864, 4718592], 'I': [8, 147456, 147456], 'O': [8, 256, 256], 'O_partial': [8, 0, 0], 'O_final': [0, 256, 256]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18874368, 18874368], [18874368, 18874368], [18874368, 0]]<I />[[589824, 589824], [589824, 18432], [18432, 0]]<O />[[(588800, 589824), (1024, 0)], [(0, 1024), (1024, 0)], [(0, 1024), (0, 0)]]<O_partial />[[(588800, 589824), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1024, 0)], [(0, 1024), (1024, 0)], [(0, 1024), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2359296, 2359296], [294912, 294912], [73728, 0]]<I />[[73728, 73728], [9216, 288], [72, 0]]<O />[[(73600, 73728), (128, 0)], [(0, 16), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([73600, 73728], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [128, 0]), ([0, 16], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />18874368<idle />0</mac_count></basic_info><energy><total_energy />41418868.5<mem_energy_breakdown><W />[1652.9, 58447.8, 98194.6]<I />[51.7, 997.0, 95.9]<O />[51.7, 3.2, 5.3]</mem_energy_breakdown><MAC_energy><active_MAC />41259368.4<idle_MAC />0.0<total />41259368.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0606<utilization_without_data_loading />0.0625<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0606<mac_utilize_temporal_without_data_loading />0.0625</mac_array_utilization><latency><latency_cycle_with_data_loading />304402<latency_cycle_without_data_loading />294897<ideal_computing_cycle />18432<data_loading><load_cycle_total />9505<load_cycle_individual />{'W': [16, 9216, 0], 'I': [1, 288, 0]}<load_cycle_combined />{'W': 9216, 'I': 288}</data_loading><mem_stalling><mem_stall_cycle_total />276465<mem_stall_cycle_individual />{'W': [[-18431], [-18431, 276465], [267840, 53568]], 'I': [[-18431], [-18431, 0], [-18432, -18432]], 'O': [[-18432], [-18432, -18432], [-18432, -18432]]}<mem_stall_cycle_shared />{'W': [[-18431], [-18431, 276465], [267840, 53568]], 'I': [[-18431], [-18431, 276465], [267840, 53568]], 'O': [[-18432], [-18432, -18432], [-18432, -18432]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 4718592, 150994944], 'I': [8, 147456, 147456], 'O': [8, 256, 8192], 'O_partial': [8, 0, 0], 'O_final': [0, 256, 8192]}<data_size_each_level_total />{'W': [8192, 4718592, 150994944], 'I': [256, 147456, 147456], 'O': [256, 256, 8192]}<loop_cycles_each_level />{'W': [1, 576, 18432], 'I': [1, 18432, 18432], 'O': [576, 576, 18432]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 32, 1], 'O': [576, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 8.0], [256.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 0.0], [0.4, 0.4], [0.4, 0.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 8.0]], 'O': [[8.0, 8.0], [256.0, 0.4], [0.4, 0.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 8.0], [256.0, 8.0], [8.0, 0]], 'O': [[8.0, 0.0], [0.4, 0.4], [0.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8448.4, 8200.4], [8200.0, 0.4]], 'I': [[8.0, 8.0], [8448.4, 8200.4], [8200.0, 0.4]], 'O': [[8.0, 0.0], [8448.4, 8200.4], [8200.0, 0.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 18432], [1, 1, 18432], [576, 576, 32]], 'I': [[1, 1, 18432], [1, 1, 18432], [18432, 18432, 1]], 'O': [[1, 1, 18432], [576, 576, 32], [576, 576, 32]]}<trans_time_real />{'W': [[0, 1, 18432], [[0, 1, 18432], [16, 1, 18432]], [[9216, 576, 32], [2304, 576, 32]]], 'I': [[0, 1, 18432], [[0, 1, 18432], [0, 1, 18432]], [[288, 18432, 1], [72, 18432, 1]]], 'O': [[0, 1, 18432], [[0, 576, 32], [0, 576, 32]], [[0, 576, 32], [0, 576, 32]]]}<single_stall_cycle />{'W': [[-1], [-1, 15], [8640, 1728]], 'I': [[-1], [-1, 0], [-18144, -18360]], 'O': [[-1], [-576, -576], [-576, -576]]}<single_stall_count />{'W': [18431, 18431, 31], 'I': [18431, 18431, 0], 'O': [18432, 32, 32]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [17856, 0], 'I': [0, 0], 'O': [0, 0]}, 1: {'W': [18431, 17856], 'I': [0, 0], 'O': [0, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-576, -18432], [-18432, -18432]], 1: [[-1, -576], [-18432, -18432]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3</simulation></root>