git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178_LAB_2.git f:/verilog_sva_gh_scraper/data/full_repos/420878484
git clone --depth 1 --no-tags https://github.com/aditi15901/24-Hours-Alarm-Clock-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/420734591
git clone --depth 1 --no-tags https://github.com/c36957336/UART.git f:/verilog_sva_gh_scraper/data/full_repos/420917634
git clone --depth 1 --no-tags https://github.com/FyTem/OrdersManager.git f:/verilog_sva_gh_scraper/data/full_repos/422130754
git clone --depth 1 --no-tags https://github.com/RVVeliscu/Vending-Machine-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/422317931
git clone --depth 1 --no-tags https://github.com/KingJulian99/EEE_Last_Prac.git f:/verilog_sva_gh_scraper/data/full_repos/422527309
git clone --depth 1 --no-tags https://github.com/AndrewJones-PSU/ReisenCore-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/423012938
git clone --depth 1 --no-tags https://github.com/rupal13g/4-bit-ripple-counter.git f:/verilog_sva_gh_scraper/data/full_repos/423190077
git clone --depth 1 --no-tags https://github.com/saripudisuryavamsi/8-bit-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/423027317
git clone --depth 1 --no-tags https://github.com/likewise/hardware.git f:/verilog_sva_gh_scraper/data/full_repos/424968029
git clone --depth 1 --no-tags https://github.com/kenny7992721/goodhome.git f:/verilog_sva_gh_scraper/data/full_repos/423536533
git clone --depth 1 --no-tags https://github.com/manish257/RISC-V-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/423539813
git clone --depth 1 --no-tags https://github.com/MoYuFeiZhai/Studienarbeit.git f:/verilog_sva_gh_scraper/data/full_repos/423970850
git clone --depth 1 --no-tags https://github.com/jingkaih/DC-template.git f:/verilog_sva_gh_scraper/data/full_repos/423383188
git clone --depth 1 --no-tags https://github.com/ReeceBank/EEE3096S_Prac6_Part1_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/423480672
git clone --depth 1 --no-tags https://github.com/gogog123/logic-design-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/425400561
git clone --depth 1 --no-tags https://github.com/billiamchung/Verilog-Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/425628312
git clone --depth 1 --no-tags https://github.com/kalyani2119/Switch-level-modeling.git f:/verilog_sva_gh_scraper/data/full_repos/426412091
git clone --depth 1 --no-tags https://github.com/chengyih001/simple_RISCV_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/424309520
git clone --depth 1 --no-tags https://github.com/MonteJuanppy/Proyecto_2-Digitales-II.git f:/verilog_sva_gh_scraper/data/full_repos/425123189
git clone --depth 1 --no-tags https://github.com/zaqc/stick2.git f:/verilog_sva_gh_scraper/data/full_repos/425222285
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/gitcommands.git f:/verilog_sva_gh_scraper/data/full_repos/425529723
git clone --depth 1 --no-tags https://github.com/mmdjiji/verilog-modules.git f:/verilog_sva_gh_scraper/data/full_repos/425388815
git clone --depth 1 --no-tags https://github.com/AlexxCabrera/32-bit-MIPS-processor---Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/423365558
git clone --depth 1 --no-tags https://github.com/MajidPouramini/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/423375867
git clone --depth 1 --no-tags https://github.com/WEI-1228/cpu_risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/422881330
git clone --depth 1 --no-tags https://github.com/kalyani2119/Data-flow-modeling.git f:/verilog_sva_gh_scraper/data/full_repos/421667242
git clone --depth 1 --no-tags https://github.com/youlingforever0328/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/421714844
git clone --depth 1 --no-tags https://github.com/hrishi3402/HDLBits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/422802901
git clone --depth 1 --no-tags https://github.com/jtx1221/ELEC-3500.git f:/verilog_sva_gh_scraper/data/full_repos/421935245
git clone --depth 1 --no-tags https://github.com/ericxlima/chip-comparator.git f:/verilog_sva_gh_scraper/data/full_repos/422031675
git clone --depth 1 --no-tags https://github.com/AndrewJones-PSU/Mimas-A7-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/423014416
git clone --depth 1 --no-tags https://github.com/dsjsgk/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/423806772
git clone --depth 1 --no-tags https://github.com/Mihlali-Sifuba/Work-Package6.git f:/verilog_sva_gh_scraper/data/full_repos/423857561
git clone --depth 1 --no-tags https://github.com/Teipe/DIK-project.git f:/verilog_sva_gh_scraper/data/full_repos/422172189
git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178_LAB_5.git f:/verilog_sva_gh_scraper/data/full_repos/420880142
git clone --depth 1 --no-tags https://github.com/alxcode-x/Projects_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/421233696
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/ASYN-Dual-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/420638595
git clone --depth 1 --no-tags https://github.com/michaelescue/ece560project.git f:/verilog_sva_gh_scraper/data/full_repos/426018168
git clone --depth 1 --no-tags https://github.com/bbleaptrot/6710-Final-Project-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/425978342
git clone --depth 1 --no-tags https://github.com/umutesa/prac6.git f:/verilog_sva_gh_scraper/data/full_repos/424366212
git clone --depth 1 --no-tags https://github.com/larrychen20011120/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/424110779
git clone --depth 1 --no-tags https://github.com/Reposave/Prac6-Part1.git f:/verilog_sva_gh_scraper/data/full_repos/425217849
git clone --depth 1 --no-tags https://github.com/lhn1703/verilog_string_hash_transmission.git f:/verilog_sva_gh_scraper/data/full_repos/425063349
git clone --depth 1 --no-tags https://github.com/gyaanantia/single_cycle_proc.git f:/verilog_sva_gh_scraper/data/full_repos/425075278
git clone --depth 1 --no-tags https://github.com/bet20ICL/IAC_Exercises.git f:/verilog_sva_gh_scraper/data/full_repos/425843184
git clone --depth 1 --no-tags https://github.com/SupreethRao99/DSD-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/425855877
git clone --depth 1 --no-tags https://github.com/hugenpwe17/eda_course_2021_2022_1.git f:/verilog_sva_gh_scraper/data/full_repos/425510128
git clone --depth 1 --no-tags https://github.com/Modos-Labs/Caster.git f:/verilog_sva_gh_scraper/data/full_repos/428501208
git clone --depth 1 --no-tags https://github.com/amonemi/ProNoC.git f:/verilog_sva_gh_scraper/data/full_repos/428345718
git clone --depth 1 --no-tags https://github.com/Winters123/FastRMT.git f:/verilog_sva_gh_scraper/data/full_repos/431380303
git clone --depth 1 --no-tags https://github.com/htfab/rotfpga.git f:/verilog_sva_gh_scraper/data/full_repos/428225746
git clone --depth 1 --no-tags https://github.com/BalaDhinesh/Accelerating_Standard_and_Modified_AES128.git f:/verilog_sva_gh_scraper/data/full_repos/431098710
git clone --depth 1 --no-tags https://github.com/fluctlight001/SampleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/427569899
git clone --depth 1 --no-tags https://github.com/OlegMishin/A1200_8MB_FASTRAM.git f:/verilog_sva_gh_scraper/data/full_repos/431227716
git clone --depth 1 --no-tags https://github.com/fluctlight001/Nova132.git f:/verilog_sva_gh_scraper/data/full_repos/429848251
git clone --depth 1 --no-tags https://github.com/chengquan/IC_FLOW.git f:/verilog_sva_gh_scraper/data/full_repos/429053818
git clone --depth 1 --no-tags https://github.com/Nathen-Smith/FPGA-super-mario-bros.git f:/verilog_sva_gh_scraper/data/full_repos/427234507
git clone --depth 1 --no-tags https://github.com/jiru1997/Cardinal-NIC-and-Chip-Multiprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/427166161
git clone --depth 1 --no-tags https://github.com/jiru1997/design-and-verification-of-I2C-based-on-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/428955201
git clone --depth 1 --no-tags https://github.com/W-Mai/Tracking-Car.git f:/verilog_sva_gh_scraper/data/full_repos/430001699
git clone --depth 1 --no-tags https://github.com/yasnakateb/NoCRouter.git f:/verilog_sva_gh_scraper/data/full_repos/427680636
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/fuserisc_ver2.git f:/verilog_sva_gh_scraper/data/full_repos/431815275
git clone --depth 1 --no-tags https://github.com/lizhirui/fpga-high-speed-stream-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/430434698
git clone --depth 1 --no-tags https://github.com/devin-lo/EECS2021-verilog-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/431682734
git clone --depth 1 --no-tags https://github.com/VGuoGavin/Hand-Writing-Digital-Recognization-Based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/428946799
git clone --depth 1 --no-tags https://github.com/0xtaruhi/Buceros.git f:/verilog_sva_gh_scraper/data/full_repos/431487364
git clone --depth 1 --no-tags https://github.com/shuiki/Static-Pipeline-CPU54.git f:/verilog_sva_gh_scraper/data/full_repos/431468755
git clone --depth 1 --no-tags https://github.com/harshithsn/Universal-Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/430359604
git clone --depth 1 --no-tags https://github.com/Di5h3z/ECE-564-Convolutional-Neural-Network-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/429643977
git clone --depth 1 --no-tags https://github.com/electronicayciencia/verilog-vga.git f:/verilog_sva_gh_scraper/data/full_repos/430422183
git clone --depth 1 --no-tags https://github.com/Kyp069/zx.old.git f:/verilog_sva_gh_scraper/data/full_repos/427724531
git clone --depth 1 --no-tags https://github.com/ziruizhu/ofdm.git f:/verilog_sva_gh_scraper/data/full_repos/429068912
git clone --depth 1 --no-tags https://github.com/microsurge/DigitCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/429009799
git clone --depth 1 --no-tags https://github.com/hongxiaoo/verilog-uart-1.git f:/verilog_sva_gh_scraper/data/full_repos/430393260
git clone --depth 1 --no-tags https://github.com/Mauro2298/Integrated_System_Architecture_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/430380889
git clone --depth 1 --no-tags https://github.com/robinsonb5/JTAGDemo.git f:/verilog_sva_gh_scraper/data/full_repos/430156262
git clone --depth 1 --no-tags https://github.com/ibraheemalayan/Simple_Computer_Verilog_Part_1.git f:/verilog_sva_gh_scraper/data/full_repos/426931438
git clone --depth 1 --no-tags https://github.com/ndyashas/Salaga-RV.git f:/verilog_sva_gh_scraper/data/full_repos/429989346
git clone --depth 1 --no-tags https://github.com/Moo-osama/RISCV-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/431104558
git clone --depth 1 --no-tags https://github.com/WenbinTeng/picoLoongArch.git f:/verilog_sva_gh_scraper/data/full_repos/427096163
git clone --depth 1 --no-tags https://github.com/rejunity/zero-to-asic-wrapped-parallax.git f:/verilog_sva_gh_scraper/data/full_repos/426774784
git clone --depth 1 --no-tags https://github.com/KM-github-source/54-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/428557453
git clone --depth 1 --no-tags https://github.com/saadabdulhakimqureshi/EatUp-FPGA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/432279244
git clone --depth 1 --no-tags https://github.com/pedrorivera/wrapped_OpenPUF.git f:/verilog_sva_gh_scraper/data/full_repos/427425787
git clone --depth 1 --no-tags https://github.com/aruiplex/EEE339-Assignment1.git f:/verilog_sva_gh_scraper/data/full_repos/428267797
git clone --depth 1 --no-tags https://github.com/kksweet8845/TinyAcc.git f:/verilog_sva_gh_scraper/data/full_repos/430337995
git clone --depth 1 --no-tags https://github.com/Kyxie/wave-generator.git f:/verilog_sva_gh_scraper/data/full_repos/429641629
git clone --depth 1 --no-tags https://github.com/dineshannayya/logic_bist.git f:/verilog_sva_gh_scraper/data/full_repos/432384243
git clone --depth 1 --no-tags https://github.com/zac0630/verilog_homework.git f:/verilog_sva_gh_scraper/data/full_repos/431393293
git clone --depth 1 --no-tags https://github.com/pedrorivera/OpenPUF.git f:/verilog_sva_gh_scraper/data/full_repos/427414354
git clone --depth 1 --no-tags https://github.com/andrewattwood/fuserisc2.git f:/verilog_sva_gh_scraper/data/full_repos/428334706
git clone --depth 1 --no-tags https://github.com/Taurus-ZSZ/storey_peak_proj.git f:/verilog_sva_gh_scraper/data/full_repos/426766726
git clone --depth 1 --no-tags https://github.com/192hirschj/ECE414FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/431316980
git clone --depth 1 --no-tags https://github.com/anshangPro/DigitalMorseCodeDecoder.git f:/verilog_sva_gh_scraper/data/full_repos/432087489
git clone --depth 1 --no-tags https://github.com/studBrage/IC_project_NTNU.git f:/verilog_sva_gh_scraper/data/full_repos/429666941
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_wishbone_demo.git f:/verilog_sva_gh_scraper/data/full_repos/427305858
git clone --depth 1 --no-tags https://github.com/yxgi5/i2c_ip.git f:/verilog_sva_gh_scraper/data/full_repos/430967159
git clone --depth 1 --no-tags https://github.com/exit-code-1/CPU-from-start-to-earth.git f:/verilog_sva_gh_scraper/data/full_repos/431377486
git clone --depth 1 --no-tags https://github.com/will-wang19/Computer-Architecture-project.git f:/verilog_sva_gh_scraper/data/full_repos/431474762
