Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Nov  7 17:51:54 2022
| Host         : DESKTOP-6RIHC61 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_timing_summary_routed.rpt -pb RO_timing_summary_routed.pb -rpx RO_timing_summary_routed.rpx -warn_on_violation
| Design       : RO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    62          
TIMING-18  Warning           Missing input or output delay  2           
TIMING-23  Warning           Combinational loop found       8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (126)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1116)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: challange[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: challange[1] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: challange[2] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: challange[3] (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[10]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[11]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[12]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[13]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[14]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[15]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[4]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[5]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[6]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[7]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[8]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (126)
--------------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.132        0.000                      0                   16        0.238        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.132        0.000                      0                   16        0.238        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 on_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.922ns (49.666%)  route 1.948ns (50.334%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.376    on_counter[11]
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.500 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.306    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.738    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.862 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.862    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.394 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.394    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.508    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  on_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.622    on_counter_reg[11]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.956 r  on_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.956    on_counter__0[13]
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.062    15.088    on_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 on_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 1.901ns (49.391%)  route 1.948ns (50.609%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.376    on_counter[11]
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.500 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.306    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.738    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.862 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.862    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.394 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.394    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.508    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  on_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.622    on_counter_reg[11]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.935 r  on_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.935    on_counter__0[15]
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.062    15.088    on_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 on_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.827ns (48.399%)  route 1.948ns (51.601%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.376    on_counter[11]
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.500 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.306    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.738    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.862 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.862    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.394 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.394    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.508    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  on_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.622    on_counter_reg[11]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.861 r  on_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.861    on_counter__0[14]
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.062    15.088    on_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 on_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.811ns (48.179%)  route 1.948ns (51.821%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.376    on_counter[11]
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.500 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.306    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.738    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.862 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.862    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.394 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.394    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.508    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  on_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.622    on_counter_reg[11]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.845 r  on_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.845    on_counter__0[12]
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.062    15.088    on_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 on_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.808ns (48.410%)  route 1.927ns (51.590%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[15]/Q
                         net (fo=2, routed)           0.812     6.354    on_counter[15]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.478 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.285    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.717    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.841 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.841    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.373 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.821 r  on_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.821    on_counter__0[9]
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062    15.088    on_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 on_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 1.787ns (48.118%)  route 1.927ns (51.882%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[15]/Q
                         net (fo=2, routed)           0.812     6.354    on_counter[15]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.478 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.285    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.717    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.841 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.841    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.373 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.800 r  on_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.800    on_counter__0[11]
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062    15.088    on_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 on_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.694ns (46.515%)  route 1.948ns (53.485%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.376    on_counter[11]
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.500 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.306    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.738    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.862 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.862    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.394 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.394    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.728 r  on_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.728    on_counter__0[5]
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.062    15.087    on_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 on_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.713ns (47.063%)  route 1.927ns (52.937%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[15]/Q
                         net (fo=2, routed)           0.812     6.354    on_counter[15]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.478 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.285    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.717    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.841 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.841    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.373 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.726 r  on_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.726    on_counter__0[10]
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062    15.088    on_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 on_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 1.697ns (46.830%)  route 1.927ns (53.170%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[15]/Q
                         net (fo=2, routed)           0.812     6.354    on_counter[15]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.478 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.285    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.717    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.841 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.841    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.373 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.487    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.710 r  on_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.710    on_counter__0[8]
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062    15.088    on_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 on_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.673ns (46.204%)  route 1.948ns (53.796%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  on_counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.376    on_counter[11]
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.500 r  n_in_valid_inferred_i_2/O
                         net (fo=1, routed)           0.807     7.306    n_in_valid_inferred_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.308     7.738    n_in_valid
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.862 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.862    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.394 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.394    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.707 r  on_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.707    on_counter__0[7]
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.062    15.087    on_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  6.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 on_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  on_counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.664    on_counter[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.788 r  on_counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.788    on_counter__0[1]
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.105     1.550    on_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 on_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  on_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.703    on_counter[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  on_counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    on_counter__0[3]
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.105     1.550    on_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 on_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  on_counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    on_counter[15]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  on_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    on_counter__0[15]
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.105     1.551    on_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 on_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  on_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.705    on_counter[7]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  on_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    on_counter__0[7]
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.105     1.550    on_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 on_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  on_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.707    on_counter[11]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  on_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    on_counter__0[11]
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105     1.551    on_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 on_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  on_counter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.703    on_counter[12]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  on_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    on_counter__0[12]
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.105     1.551    on_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 on_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  on_counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.702    on_counter[4]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  on_counter_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    on_counter__0[4]
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.105     1.550    on_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 on_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  on_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.708    on_counter[14]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  on_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    on_counter__0[14]
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.105     1.551    on_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 on_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  on_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.707    on_counter[6]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  on_counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    on_counter__0[6]
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.105     1.550    on_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 on_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  on_counter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.707    on_counter[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  on_counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    on_counter__0[2]
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.105     1.550    on_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   on_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   on_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   on_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   on_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   on_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   on_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   on_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   on_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   on_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   on_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   on_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   on_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   on_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   on_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   on_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   on_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   on_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   on_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   on_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   on_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   on_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   on_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   on_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   on_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   on_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   on_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   on_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   on_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   on_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_led_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            out_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.752ns  (logic 3.961ns (58.660%)  route 2.791ns (41.340%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDPE                         0.000     0.000 r  out_led_reg[0]/C
    SLICE_X0Y39          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  out_led_reg[0]/Q
                         net (fo=1, routed)           2.791     3.247    out_led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.752 r  out_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.752    out_led[0]
    U16                                                               r  out_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            out_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.986ns (70.403%)  route 1.676ns (29.597%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE                         0.000     0.000 r  out_led_reg[1]/C
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  out_led_reg[1]/Q
                         net (fo=1, routed)           1.676     2.132    out_led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.661 r  out_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.661    out_led[1]
    E19                                                               r  out_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.613ns  (logic 2.378ns (51.545%)  route 2.235ns (48.455%))
  Logic Levels:           12  (CARRY4=8 FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  cnt2_reg[20]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt2_reg[20]/Q
                         net (fo=2, routed)           0.682     1.138    cnt2[20]
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.124     1.262 r  out_led[0]_i_4/O
                         net (fo=1, routed)           0.966     2.228    out_led[0]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.352 r  out_led[0]_i_2/O
                         net (fo=2, routed)           0.588     2.939    out_led[0]_i_2_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.124     3.063 r  cnt2[3]_i_2/O
                         net (fo=1, routed)           0.000     3.063    cnt2[3]_i_2_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  cnt2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.595    cnt2_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  cnt2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.709    cnt2_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.823 r  cnt2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.823    cnt2_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.937 r  cnt2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.937    cnt2_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.051 r  cnt2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    cnt2_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.165 r  cnt2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.165    cnt2_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  cnt2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.279    cnt2_reg[27]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.613 r  cnt2_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.613    cnt2__0[29]
    SLICE_X1Y43          FDCE                                         r  cnt2_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.502ns  (logic 2.267ns (50.350%)  route 2.235ns (49.650%))
  Logic Levels:           12  (CARRY4=8 FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  cnt2_reg[20]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt2_reg[20]/Q
                         net (fo=2, routed)           0.682     1.138    cnt2[20]
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.124     1.262 r  out_led[0]_i_4/O
                         net (fo=1, routed)           0.966     2.228    out_led[0]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.352 r  out_led[0]_i_2/O
                         net (fo=2, routed)           0.588     2.939    out_led[0]_i_2_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.124     3.063 r  cnt2[3]_i_2/O
                         net (fo=1, routed)           0.000     3.063    cnt2[3]_i_2_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  cnt2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.595    cnt2_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  cnt2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.709    cnt2_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.823 r  cnt2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.823    cnt2_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.937 r  cnt2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.937    cnt2_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.051 r  cnt2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    cnt2_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.165 r  cnt2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.165    cnt2_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  cnt2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.279    cnt2_reg[27]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.502 r  cnt2_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.502    cnt2__0[28]
    SLICE_X1Y43          FDCE                                         r  cnt2_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.499ns  (logic 2.264ns (50.317%)  route 2.235ns (49.683%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  cnt2_reg[20]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt2_reg[20]/Q
                         net (fo=2, routed)           0.682     1.138    cnt2[20]
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.124     1.262 r  out_led[0]_i_4/O
                         net (fo=1, routed)           0.966     2.228    out_led[0]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.352 r  out_led[0]_i_2/O
                         net (fo=2, routed)           0.588     2.939    out_led[0]_i_2_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.124     3.063 r  cnt2[3]_i_2/O
                         net (fo=1, routed)           0.000     3.063    cnt2[3]_i_2_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  cnt2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.595    cnt2_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  cnt2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.709    cnt2_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.823 r  cnt2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.823    cnt2_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.937 r  cnt2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.937    cnt2_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.051 r  cnt2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    cnt2_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.165 r  cnt2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.165    cnt2_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.499 r  cnt2_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.499    cnt2__0[25]
    SLICE_X1Y42          FDCE                                         r  cnt2_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.478ns  (logic 2.243ns (50.084%)  route 2.235ns (49.916%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  cnt2_reg[20]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt2_reg[20]/Q
                         net (fo=2, routed)           0.682     1.138    cnt2[20]
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.124     1.262 r  out_led[0]_i_4/O
                         net (fo=1, routed)           0.966     2.228    out_led[0]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.352 r  out_led[0]_i_2/O
                         net (fo=2, routed)           0.588     2.939    out_led[0]_i_2_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.124     3.063 r  cnt2[3]_i_2/O
                         net (fo=1, routed)           0.000     3.063    cnt2[3]_i_2_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  cnt2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.595    cnt2_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  cnt2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.709    cnt2_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.823 r  cnt2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.823    cnt2_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.937 r  cnt2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.937    cnt2_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.051 r  cnt2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    cnt2_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.165 r  cnt2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.165    cnt2_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.478 r  cnt2_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.478    cnt2__0[27]
    SLICE_X1Y42          FDCE                                         r  cnt2_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.404ns  (logic 2.169ns (49.245%)  route 2.235ns (50.755%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  cnt2_reg[20]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt2_reg[20]/Q
                         net (fo=2, routed)           0.682     1.138    cnt2[20]
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.124     1.262 r  out_led[0]_i_4/O
                         net (fo=1, routed)           0.966     2.228    out_led[0]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.352 r  out_led[0]_i_2/O
                         net (fo=2, routed)           0.588     2.939    out_led[0]_i_2_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.124     3.063 r  cnt2[3]_i_2/O
                         net (fo=1, routed)           0.000     3.063    cnt2[3]_i_2_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  cnt2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.595    cnt2_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  cnt2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.709    cnt2_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.823 r  cnt2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.823    cnt2_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.937 r  cnt2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.937    cnt2_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.051 r  cnt2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    cnt2_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.165 r  cnt2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.165    cnt2_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.404 r  cnt2_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.404    cnt2__0[26]
    SLICE_X1Y42          FDCE                                         r  cnt2_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.388ns  (logic 2.153ns (49.060%)  route 2.235ns (50.940%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  cnt2_reg[20]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt2_reg[20]/Q
                         net (fo=2, routed)           0.682     1.138    cnt2[20]
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.124     1.262 r  out_led[0]_i_4/O
                         net (fo=1, routed)           0.966     2.228    out_led[0]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.352 r  out_led[0]_i_2/O
                         net (fo=2, routed)           0.588     2.939    out_led[0]_i_2_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.124     3.063 r  cnt2[3]_i_2/O
                         net (fo=1, routed)           0.000     3.063    cnt2[3]_i_2_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  cnt2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.595    cnt2_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  cnt2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.709    cnt2_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.823 r  cnt2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.823    cnt2_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.937 r  cnt2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.937    cnt2_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.051 r  cnt2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    cnt2_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.165 r  cnt2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.165    cnt2_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.388 r  cnt2_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.388    cnt2__0[24]
    SLICE_X1Y42          FDCE                                         r  cnt2_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.385ns  (logic 2.150ns (49.026%)  route 2.235ns (50.974%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  cnt2_reg[20]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt2_reg[20]/Q
                         net (fo=2, routed)           0.682     1.138    cnt2[20]
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.124     1.262 r  out_led[0]_i_4/O
                         net (fo=1, routed)           0.966     2.228    out_led[0]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.352 r  out_led[0]_i_2/O
                         net (fo=2, routed)           0.588     2.939    out_led[0]_i_2_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.124     3.063 r  cnt2[3]_i_2/O
                         net (fo=1, routed)           0.000     3.063    cnt2[3]_i_2_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  cnt2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.595    cnt2_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  cnt2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.709    cnt2_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.823 r  cnt2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.823    cnt2_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.937 r  cnt2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.937    cnt2_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.051 r  cnt2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    cnt2_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.385 r  cnt2_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.385    cnt2__0[21]
    SLICE_X1Y41          FDCE                                         r  cnt2_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 2.129ns (48.780%)  route 2.235ns (51.220%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  cnt2_reg[20]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnt2_reg[20]/Q
                         net (fo=2, routed)           0.682     1.138    cnt2[20]
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.124     1.262 r  out_led[0]_i_4/O
                         net (fo=1, routed)           0.966     2.228    out_led[0]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.352 r  out_led[0]_i_2/O
                         net (fo=2, routed)           0.588     2.939    out_led[0]_i_2_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.124     3.063 r  cnt2[3]_i_2/O
                         net (fo=1, routed)           0.000     3.063    cnt2[3]_i_2_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  cnt2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.595    cnt2_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  cnt2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.709    cnt2_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.823 r  cnt2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.823    cnt2_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.937 r  cnt2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.937    cnt2_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.051 r  cnt2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    cnt2_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.364 r  cnt2_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.364    cnt2__0[23]
    SLICE_X1Y41          FDCE                                         r  cnt2_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE                         0.000     0.000 r  cnt2_reg[0]/C
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[0]/Q
                         net (fo=3, routed)           0.078     0.219    cnt2[0]
    SLICE_X1Y36          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  cnt2_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    cnt2__0[1]
    SLICE_X1Y36          FDCE                                         r  cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.265ns (76.774%)  route 0.080ns (23.226%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  cnt1_reg[0]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.080     0.221    cnt1[0]
    SLICE_X3Y37          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.345 r  cnt1_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.345    cnt1__0[1]
    SLICE_X3Y37          FDCE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  cnt1_reg[11]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt1_reg[11]/Q
                         net (fo=3, routed)           0.118     0.259    cnt1[11]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  cnt1_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    cnt1__0[11]
    SLICE_X3Y39          FDCE                                         r  cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  cnt1_reg[27]/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt1_reg[27]/Q
                         net (fo=3, routed)           0.118     0.259    cnt1[27]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  cnt1_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    cnt1__0[27]
    SLICE_X3Y43          FDCE                                         r  cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE                         0.000     0.000 r  cnt2_reg[11]/C
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[11]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[11]
    SLICE_X1Y38          FDCE                                         r  cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE                         0.000     0.000 r  cnt2_reg[15]/C
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[15]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[15]
    SLICE_X1Y39          FDCE                                         r  cnt2_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  cnt2_reg[19]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[19]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[19]
    SLICE_X1Y40          FDCE                                         r  cnt2_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  cnt2_reg[23]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[23]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[23]
    SLICE_X1Y41          FDCE                                         r  cnt2_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE                         0.000     0.000 r  cnt2_reg[3]/C
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[3]
    SLICE_X1Y36          FDCE                                         r  cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE                         0.000     0.000 r  cnt2_reg[7]/C
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[7]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[7]
    SLICE_X1Y37          FDCE                                         r  cnt2_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 1.453ns (24.808%)  route 4.404ns (75.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.404     5.856    rst_IBUF
    SLICE_X35Y48         FDCE                                         f  on_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 1.453ns (24.808%)  route 4.404ns (75.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.404     5.856    rst_IBUF
    SLICE_X35Y48         FDCE                                         f  on_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 1.453ns (24.808%)  route 4.404ns (75.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.404     5.856    rst_IBUF
    SLICE_X35Y48         FDCE                                         f  on_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 1.453ns (24.808%)  route 4.404ns (75.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.404     5.856    rst_IBUF
    SLICE_X35Y48         FDCE                                         f  on_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  on_counter_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.718ns  (logic 1.453ns (25.408%)  route 4.265ns (74.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.265     5.718    rst_IBUF
    SLICE_X35Y47         FDCE                                         f  on_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.718ns  (logic 1.453ns (25.408%)  route 4.265ns (74.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.265     5.718    rst_IBUF
    SLICE_X35Y47         FDCE                                         f  on_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.718ns  (logic 1.453ns (25.408%)  route 4.265ns (74.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.265     5.718    rst_IBUF
    SLICE_X35Y47         FDCE                                         f  on_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.718ns  (logic 1.453ns (25.408%)  route 4.265ns (74.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.265     5.718    rst_IBUF
    SLICE_X35Y47         FDCE                                         f  on_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.570ns  (logic 1.453ns (26.085%)  route 4.117ns (73.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.117     5.570    rst_IBUF
    SLICE_X35Y46         FDCE                                         f  on_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.570ns  (logic 1.453ns (26.085%)  route 4.117ns (73.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.117     5.570    rst_IBUF
    SLICE_X35Y46         FDCE                                         f  on_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.344ns (21.476%)  route 1.259ns (78.524%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.603 r  on_counter_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.603    on_counter__0[0]
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[0]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.380ns (23.200%)  route 1.259ns (76.800%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.639 r  on_counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.639    on_counter__0[1]
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[1]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.420ns (25.029%)  route 1.259ns (74.971%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.679 r  on_counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.679    on_counter__0[2]
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[2]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.440ns (25.911%)  route 1.259ns (74.089%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.699 r  on_counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.699    on_counter__0[3]
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  on_counter_reg[3]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.480ns (27.615%)  route 1.259ns (72.385%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.685 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.739 r  on_counter_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.739    on_counter__0[4]
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[4]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.491ns (28.070%)  route 1.259ns (71.930%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.685 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.750 r  on_counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.750    on_counter__0[6]
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[6]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.516ns (29.083%)  route 1.259ns (70.917%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.685 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.775 r  on_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.775    on_counter__0[5]
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[5]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.516ns (29.083%)  route 1.259ns (70.917%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.685 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.775 r  on_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.775    on_counter__0[7]
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  on_counter_reg[7]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.519ns (29.202%)  route 1.259ns (70.798%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.685 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.724 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.778 r  on_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.778    on_counter__0[8]
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[8]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.530ns (29.638%)  route 1.259ns (70.362%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.259     1.488    in_valid_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.533 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.533    on_counter[3]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.685 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    on_counter_reg[3]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.724 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    on_counter_reg[7]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.789 r  on_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.789    on_counter__0[10]
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  on_counter_reg[10]/C





