vendor_name = ModelSim
source_file = 1, G:/software/FPGA/workplace/test/task2_18.v
source_file = 1, G:/software/FPGA/workplace/test/task2_17.v
source_file = 1, G:/software/FPGA/workplace/test/task2_16.v
source_file = 1, G:/software/FPGA/workplace/test/task2_15.v
source_file = 1, G:/software/FPGA/workplace/test/task2_14.v
source_file = 1, G:/software/FPGA/workplace/test/task2_13.v
source_file = 1, G:/software/FPGA/workplace/test/task2_12.v
source_file = 1, G:/software/FPGA/workplace/test/task2_11.v
source_file = 1, G:/software/FPGA/workplace/test/task2_4.v
source_file = 1, G:/software/FPGA/workplace/test/task2_3.v
source_file = 1, G:/software/FPGA/workplace/test/task2_2.v
source_file = 1, G:/software/FPGA/workplace/test/task2.v
source_file = 1, G:/software/FPGA/workplace/test/and_or1.v
source_file = 1, G:/software/FPGA/workplace/test/task3.v
source_file = 1, G:/software/FPGA/workplace/test/inh.v
source_file = 1, G:/software/FPGA/workplace/test/db/quartusTest.cbx.xml
design_name = task2_4
instance = comp, \F~output , F~output, task2_4, 1
instance = comp, \Z~input , Z~input, task2_4, 1
instance = comp, \Y~input , Y~input, task2_4, 1
instance = comp, \X~input , X~input, task2_4, 1
instance = comp, \or_F~0 , or_F~0, task2_4, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
