Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "system.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : system
Resource Sharing                   : YES

---- Target Options
Reduce Control Sets                : AUTO

---- General Options
Optimization Goal                  : AREA
Optimization Effort                : 2

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/inout_switch.v" into library work
Parsing module <inout_switch>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/lm32_config.v" into library work
WARNING:HDLCompiler:1591 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/lm32_config.v" Line 44: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/psram.v" into library work
Parsing module <psram>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/psram.v" Line 175. parameter declaration becomes local in psram with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/psram.v" Line 176. parameter declaration becomes local in psram with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/psram.v" Line 177. parameter declaration becomes local in psram with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/psram.v" Line 178. parameter declaration becomes local in psram with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/psram.v" Line 179. parameter declaration becomes local in psram with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/psram.v" Line 180. parameter declaration becomes local in psram with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/setup.v" into library work
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/setup.v" included at line 18.
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 19.
Parsing verilog file "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/lm32_config.v" included at line 61.
Parsing module <system>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/boards/gen_capabilities.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/setup.v" included at line 18.
Parsing module <gen_capabilities>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/asfifo/rtl/asfifo_graycounter.v" into library work
Parsing module <asfifo_graycounter>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/asfifo/rtl/asfifo.v" into library work
Parsing module <asfifo>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/conbus/rtl/conbus5x6.v" into library work
Parsing module <conbus5x6>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/conbus/rtl/conbus_arb5.v" into library work
Parsing module <conbus_arb5>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" into library work
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
WARNING:HDLCompiler:924 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_interrupt.v" Line 131: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_top.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_top>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 53.
Parsing module <lm32_debug>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_jtag.v" into library work
Parsing verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_include.v" included at line 50.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/jtag_cores.v" into library work
Parsing module <jtag_cores>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/jtag_tap_spartan6.v" into library work
Parsing module <jtag_tap>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/fmlarb/rtl/fmlarb_dack.v" into library work
Parsing module <fmlarb_dack>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/fmlarb/rtl/fmlarb.v" into library work
Parsing module <fmlarb>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg_datamem.v" into library work
Parsing module <fmlbrg_datamem>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg_tagmem.v" into library work
Parsing module <fmlbrg_tagmem>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" into library work
Parsing module <fmlbrg>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 222. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 223. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 225. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 227. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 228. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 229. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 230. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 232. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 233. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 234. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 235. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 236. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 237. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 239. parameter declaration becomes local in fmlbrg with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v" Line 240. parameter declaration becomes local in fmlbrg with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/csrbrg/rtl/csrbrg.v" into library work
Parsing module <csrbrg>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/norflash16/rtl/norflash16.v" into library work
Parsing module <norflash16>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/norflash16/rtl/norflash16.v" Line 123. parameter declaration becomes local in norflash16 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/norflash16/rtl/norflash16.v" Line 124. parameter declaration becomes local in norflash16 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/norflash16/rtl/norflash16.v" Line 125. parameter declaration becomes local in norflash16 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/norflash16/rtl/norflash16.v" Line 126. parameter declaration becomes local in norflash16 with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/uart/rtl/uart_transceiver.v" into library work
Parsing module <uart_transceiver>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/uart/rtl/uart.v" into library work
Parsing module <uart>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/uart/rtl/uart.v" Line 77. parameter declaration becomes local in uart with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/sysctl/rtl/sysctl_icap.v" into library work
Parsing module <sysctl_icap>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/sysctl/rtl/sysctl.v" into library work
Parsing module <sysctl>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_banktimer.v" into library work
Parsing module <hpdmc_banktimer>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_ctlif.v" into library work
Parsing module <hpdmc_ctlif>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_datactl.v" into library work
Parsing module <hpdmc_datactl>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_mgmt.v" into library work
Parsing module <hpdmc_mgmt>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_mgmt.v" Line 57. parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_mgmt.v" Line 183. parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_mgmt.v" Line 184. parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_mgmt.v" Line 185. parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_mgmt.v" Line 186. parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_mgmt.v" Line 187. parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_mgmt.v" Line 188. parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc_mgmt.v" Line 189. parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/hpdmc.v" into library work
Parsing module <hpdmc>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/spartan6/hpdmc_ddrio.v" into library work
Parsing module <hpdmc_ddrio>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/spartan6/hpdmc_iddr32.v" into library work
Parsing module <hpdmc_iddr32>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/spartan6/hpdmc_idelay32.v" into library work
Parsing module <hpdmc_idelay32>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/spartan6/hpdmc_iobuf32.v" into library work
Parsing module <hpdmc_iobuf32>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/spartan6/hpdmc_iobuf4.v" into library work
Parsing module <hpdmc_iobuf4>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/spartan6/hpdmc_iodelay4.v" into library work
Parsing module <hpdmc_iodelay4>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/spartan6/hpdmc_oddr32.v" into library work
Parsing module <hpdmc_oddr32>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/hpdmc_ddr32/rtl/spartan6/hpdmc_oddr4.v" into library work
Parsing module <hpdmc_oddr4>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_ctlif.v" into library work
Parsing module <vgafb_ctlif>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_fifo64to16.v" into library work
Parsing module <vgafb_fifo64to16>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" into library work
Parsing module <vgafb_pixelfeed>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 127. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 128. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 129. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 130. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 131. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 132. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 133. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 134. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 135. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb_pixelfeed.v" Line 136. parameter declaration becomes local in vgafb_pixelfeed with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/vgafb/rtl/vgafb.v" into library work
Parsing module <vgafb>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/memcard/rtl/memcard.v" into library work
Parsing module <memcard>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/ac97/rtl/ac97_ctlif.v" into library work
Parsing module <ac97_ctlif>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/ac97/rtl/ac97_deframer.v" into library work
Parsing module <ac97_deframer>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/ac97/rtl/ac97_dma.v" into library work
Parsing module <ac97_dma>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/ac97/rtl/ac97_framer.v" into library work
Parsing module <ac97_framer>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/ac97/rtl/ac97_transceiver.v" into library work
Parsing module <ac97_transceiver>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/ac97/rtl/ac97.v" into library work
Parsing module <ac97>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_above.v" into library work
Parsing module <pfpu_above>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_addrgen.v" into library work
Parsing module <pfpu_counters>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_alu.v" into library work
Parsing module <pfpu_alu>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_clz32.v" into library work
Parsing module <pfpu_clz32>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_copy.v" into library work
Parsing module <pfpu_copy>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_ctlif.v" into library work
Parsing module <pfpu_ctlif>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_dma.v" into library work
Parsing module <pfpu_dma>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_equal.v" into library work
Parsing module <pfpu_equal>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_f2i.v" into library work
Parsing module <pfpu_f2i>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_faddsub.v" into library work
Parsing module <pfpu_faddsub>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_fmul.v" into library work
Parsing module <pfpu_fmul>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_i2f.v" into library work
Parsing module <pfpu_i2f>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_if.v" into library work
Parsing module <pfpu_if>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_prog.v" into library work
Parsing module <pfpu_prog>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_quake.v" into library work
Parsing module <pfpu_quake>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_regf.v" into library work
Parsing module <pfpu_regf>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_seq.v" into library work
Parsing module <pfpu_seq>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_sincos.v" into library work
Parsing module <pfpu_sincos>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_tpram.v" into library work
Parsing module <pfpu_tpram>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu_tsign.v" into library work
Parsing module <pfpu_tsign>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/pfpu/rtl/pfpu.v" into library work
Parsing module <pfpu>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_adrgen.v" into library work
Parsing module <tmu2_adrgen>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_alpha.v" into library work
Parsing module <tmu2_alpha>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_blend.v" into library work
Parsing module <tmu2_blend>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_buffer.v" into library work
Parsing module <tmu2_buffer>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_burst.v" into library work
Parsing module <tmu2_burst>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_burst.v" Line 113. parameter declaration becomes local in tmu2_burst with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_burst.v" Line 114. parameter declaration becomes local in tmu2_burst with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_clamp.v" into library work
Parsing module <tmu2_clamp>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_ctlif.v" into library work
Parsing module <tmu2_ctlif>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_datamem.v" into library work
Parsing module <tmu2_datamem>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_datamem.v" Line 152. parameter declaration becomes local in tmu2_datamem with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_datamem.v" Line 153. parameter declaration becomes local in tmu2_datamem with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_datamem.v" Line 154. parameter declaration becomes local in tmu2_datamem with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_decay.v" into library work
Parsing module <tmu2_decay>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_divider17.v" into library work
Parsing module <tmu2_divider17>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_dpram.v" into library work
Parsing module <tmu2_dpram>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fdest.v" into library work
Parsing module <tmu2_fdest>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fdest.v" Line 136. parameter declaration becomes local in tmu2_fdest with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fdest.v" Line 137. parameter declaration becomes local in tmu2_fdest with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fdest.v" Line 138. parameter declaration becomes local in tmu2_fdest with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fdest.v" Line 139. parameter declaration becomes local in tmu2_fdest with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fdest.v" Line 140. parameter declaration becomes local in tmu2_fdest with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fdest.v" Line 141. parameter declaration becomes local in tmu2_fdest with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fetchtexel.v" into library work
Parsing module <tmu2_fetchtexel>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fetchvertex.v" into library work
Parsing module <tmu2_fetchvertex>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_fifo64to256.v" into library work
Parsing module <tmu2_fifo64to256>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_geninterp18.v" into library work
Parsing module <tmu2_geninterp18>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_hdivops.v" into library work
Parsing module <tmu2_hdivops>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_hdiv.v" into library work
Parsing module <tmu2_hdiv>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_hinterp.v" into library work
Parsing module <tmu2_hinterp>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_mask.v" into library work
Parsing module <tmu2_mask>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_mult2.v" into library work
Parsing module <tmu2_mult2>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_pixout.v" into library work
Parsing module <tmu2_pixout>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_pixout.v" Line 96. parameter declaration becomes local in tmu2_pixout with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_pixout.v" Line 97. parameter declaration becomes local in tmu2_pixout with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_pixout.v" Line 98. parameter declaration becomes local in tmu2_pixout with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_pixout.v" Line 99. parameter declaration becomes local in tmu2_pixout with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_qpram.v" into library work
Parsing module <tmu2_qpram>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_serialize.v" into library work
Parsing module <tmu2_serialize>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_serialize.v" Line 102. parameter declaration becomes local in tmu2_serialize with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_serialize.v" Line 103. parameter declaration becomes local in tmu2_serialize with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_split.v" into library work
Parsing module <tmu2_split>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_tagmem.v" into library work
Parsing module <tmu2_tagmem>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_tagmem.v" Line 265. parameter declaration becomes local in tmu2_tagmem with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_tagmem.v" Line 266. parameter declaration becomes local in tmu2_tagmem with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_tagmem.v" Line 267. parameter declaration becomes local in tmu2_tagmem with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_tdpram.v" into library work
Parsing module <tmu2_tdpram>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_texmem.v" into library work
Parsing module <tmu2_texmem>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2.v" into library work
Parsing module <tmu2>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2.v" Line 862. parameter declaration becomes local in tmu2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2.v" Line 863. parameter declaration becomes local in tmu2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2.v" Line 864. parameter declaration becomes local in tmu2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2.v" Line 865. parameter declaration becomes local in tmu2 with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_vdivops.v" into library work
Parsing module <tmu2_vdivops>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_vdiv.v" into library work
Parsing module <tmu2_vdiv>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/tmu2/rtl/tmu2_vinterp.v" into library work
Parsing module <tmu2_vinterp>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/minimac2/rtl/minimac2_ctlif.v" into library work
Parsing module <minimac2_ctlif>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/minimac2/rtl/minimac2_memory.v" into library work
Parsing module <minimac2_memory>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/minimac2/rtl/minimac2_psync.v" into library work
Parsing module <minimac2_psync>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/minimac2/rtl/minimac2_rx.v" into library work
Parsing module <minimac2_rx>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/minimac2/rtl/minimac2_sync.v" into library work
Parsing module <minimac2_sync>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/minimac2/rtl/minimac2_tx.v" into library work
Parsing module <minimac2_tx>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/minimac2/rtl/minimac2.v" into library work
Parsing module <minimac2>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/fmlmeter/rtl/fmlmeter.v" into library work
Parsing module <fmlmeter>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_burstmem.v" into library work
Parsing module <bt656cap_burstmem>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_colorspace.v" into library work
Parsing module <bt656cap_colorspace>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_ctlif.v" into library work
Parsing module <bt656cap_ctlif>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_decoder.v" into library work
Parsing module <bt656cap_decoder>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_dma.v" into library work
Parsing module <bt656cap_dma>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_dma.v" Line 98. parameter declaration becomes local in bt656cap_dma with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_dma.v" Line 99. parameter declaration becomes local in bt656cap_dma with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_dma.v" Line 100. parameter declaration becomes local in bt656cap_dma with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_dma.v" Line 101. parameter declaration becomes local in bt656cap_dma with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_dma.v" Line 102. parameter declaration becomes local in bt656cap_dma with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_dma.v" Line 103. parameter declaration becomes local in bt656cap_dma with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap_input.v" into library work
Parsing module <bt656cap_input>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/bt656cap/rtl/bt656cap.v" into library work
Parsing module <bt656cap>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_dpram.v" into library work
Parsing module <dmx_dpram>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" into library work
Parsing module <dmx_rx>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 77. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 78. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 114. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 127. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 128. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 129. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 130. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 131. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 132. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 133. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 134. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 135. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 136. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 137. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 138. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 139. parameter declaration becomes local in dmx_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_rx.v" Line 140. parameter declaration becomes local in dmx_rx with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" into library work
Parsing module <dmx_tx>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 88. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 115. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 116. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 117. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 118. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 119. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 120. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 121. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 122. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 123. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 124. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 179. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 180. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 181. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 182. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 183. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 184. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 185. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 186. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 187. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 188. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 189. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 190. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 191. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 192. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 193. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 194. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 195. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 196. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 197. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 198. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 199. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 200. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 201. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 202. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 203. parameter declaration becomes local in dmx_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/dmx/rtl/dmx_tx.v" Line 204. parameter declaration becomes local in dmx_tx with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/rc5/rtl/rc5.v" into library work
Parsing module <rc5>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/rc5/rtl/rc5.v" Line 39. parameter declaration becomes local in rc5 with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_dpram.v" into library work
Parsing module <softusb_dpram>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_filter.v" into library work
Parsing module <softusb_filter>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_hostif.v" into library work
Parsing module <softusb_hostif>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_navre.v" into library work
Parsing module <softusb_navre>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_phy.v" into library work
Parsing module <softusb_phy>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_ram.v" into library work
Parsing module <softusb_ram>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_rx.v" into library work
Parsing module <softusb_rx>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_sie.v" into library work
Parsing module <softusb_sie>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_timer.v" into library work
Parsing module <softusb_timer>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb_tx.v" into library work
Parsing module <softusb_tx>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/softusb/rtl/softusb.v" into library work
Parsing module <softusb>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/memtest/rtl/memtest_prng20.v" into library work
Parsing module <memtest_prng20>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/memtest/rtl/memtest_prng64.v" into library work
Parsing module <memtest_prng64>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/memtest/rtl/memtest.v" into library work
Parsing module <memtest>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/monitor/rtl/monitor.v" into library work
Parsing module <monitor>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/bram/rtl/bram.v" into library work
Parsing module <bram>.
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/bram/rtl/bram.v" Line 37. parameter declaration becomes local in bram with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/matt/Desktop/milkymist-various/cores/bram/rtl/bram.v" Line 38. parameter declaration becomes local in bram with formal parameter declaration list
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_clk_iob.v" into library work
Parsing module <psram_clk_iob>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_ctrlr.v" into library work
Parsing module <psram_ctrlr>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_data_iob.v" into library work
Parsing module <psram_data_iob>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_off_iob.v" into library work
Parsing module <psram_off_iob>.
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_sync.v" into library work
Parsing module <psram_sync>.
WARNING:HDLCompiler:248 - "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_sync.v" Line 63: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_sync.v" Line 86: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_sync.v" Line 97: Block identifier is required on this block
Analyzing Verilog file "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_wait_iob.v" into library work
Parsing module <psram_wait_iob>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1354: Port IOCLK is not connected to this instance

Elaborating module <system>.

Elaborating module <$unit_1>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(COMPENSATION="INTERNAL",BANDWIDTH="OPTIMIZED",CLKOUT0_DIVIDE=25,CLKOUT1_DIVIDE=24,CLKOUT2_DIVIDE=1,CLKOUT3_DIVIDE=1,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=0.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,CLKFBOUT_MULT=6,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0.0,REF_JITTER=0.1,CLKIN_PERIOD=0.0)>.

Elaborating module <BUFG>.

Elaborating module <OBUF>.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 217: Assignment to phy_clk ignored, since the identifier is never used

Elaborating module <PLL_BASE(COMPENSATION="INTERNAL",BANDWIDTH="OPTIMIZED",CLKOUT0_DIVIDE=10,CLKOUT1_DIVIDE=9,CLKOUT2_DIVIDE=9,CLKOUT3_DIVIDE=4,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=0.0,CLKOUT2_PHASE=180.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,CLKFBOUT_MULT=30,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0.0,REF_JITTER=0.1,CLKIN_PERIOD=0.0)>.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 267: Assignment to clk180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 285: Assignment to sys_clk_n ignored, since the identifier is never used

Elaborating module <conbus5x6(s0_addr=3'b0,s1_addr=3'b01,s2_addr=3'b010,s3_addr=3'b011,s4_addr=2'b10,s5_addr=2'b11)>.

Elaborating module <conbus_arb5>.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 518: Assignment to ac97bus_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 525: Assignment to ac97bus_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 535: Assignment to pfpubus_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 538: Assignment to tmumbus_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 545: Assignment to tmumbus_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 578: Assignment to usb_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 579: Assignment to usb_adr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 581: Assignment to usb_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 582: Assignment to usb_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 583: Assignment to usb_cyc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 584: Assignment to usb_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 588: Assignment to eth_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 589: Assignment to eth_adr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 591: Assignment to eth_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 592: Assignment to eth_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 593: Assignment to eth_cyc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 594: Assignment to eth_stb ignored, since the identifier is never used

Elaborating module <fmlarb(fml_depth=27)>.

Elaborating module <fmlarb_dack>.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 715: Assignment to fml_vga_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 718: Assignment to fml_vga_dr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 734: Assignment to fml_tmur_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 737: Assignment to fml_tmur_dr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 743: Assignment to fml_tmuw_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 752: Assignment to fml_tmudr_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 755: Assignment to fml_tmudr_dr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 761: Assignment to fml_videoin_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 772: Assignment to fml_dw ignored, since the identifier is never used

Elaborating module <csrbrg>.

Elaborating module <fmlbrg(fml_depth=27)>.

Elaborating module <fmlbrg_tagmem(depth=9,width=15)>.

Elaborating module <fmlbrg_datamem(depth=11)>.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 848: Assignment to dcb_dat ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 849: Assignment to dcb_hit ignored, since the identifier is never used

Elaborating module <lm32_top>.

Elaborating module <lm32_cpu>.

Elaborating module <lm32_instruction_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_instruction_unit.v" Line 801. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_cpu.v" Line 911: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_interrupt.v" Line 166: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used

Elaborating module <lm32_debug(breakpoints=32'b0100,watchpoints=32'b0100)>.

Elaborating module <lm32_ram(data_width=32,address_width=5)>.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_cpu.v" Line 2677: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <norflash16(adr_width=24)>.

Elaborating module <inout_switch(data_width=16)>.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1078: Assignment to mem_oe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1089: Assignment to ram_di ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <psram_ctrlr>.
WARNING:HDLCompiler:189 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1134: Size mismatch in connection of port <fml_adr>. Formal port size is 23-bit while actual signal size is 27-bit.
WARNING:HDLCompiler:189 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1139: Size mismatch in connection of port <fml_di>. Formal port size is 64-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1140: Size mismatch in connection of port <fml_do>. Formal port size is 64-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1140: Assignment to fml_do ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1142: Size mismatch in connection of port <mem_addr_int>. Formal port size is 23-bit while actual signal size is 26-bit.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1144: Assignment to ram_di ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1149: Assignment to ram_oen ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1150: Assignment to ram_cen_int ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1161: Module instantiation should have an instance name

Elaborating module <monitor>.
Reading initialization file \"home/matt/Desktop/milkymist-various/cores/monitor/rtl/gdbstub.rom\".

Elaborating module <uart(csr_addr=4'b0,clk_freq=80000000,baud=115200,break_en_default=1'b1)>.

Elaborating module <uart_transceiver>.

Elaborating module <sysctl(csr_addr=4'b01,ninputs=3,noutputs=8,clk_freq=80000000,systemid=32'b010011000000000100110100110001)>.

Elaborating module <sysctl_icap>.

Elaborating module <ICAP_SPARTAN6>.

Elaborating module <gen_capabilities>.

Elaborating module <BUFIO2>.
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1360: Assignment to ac97_clk_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1403: Assignment to ac97_sout ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1404: Assignment to ac97_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1559: Assignment to phy_tx_clk_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1564: Assignment to phy_rx_clk_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1610: Assignment to phy_tx_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1611: Assignment to phy_tx_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1612: Assignment to phy_tx_er ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1613: Assignment to phy_mii_clk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1614: Assignment to phy_mii_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1615: Assignment to phy_rst_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1649: Assignment to videoin_llc_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1684: Assignment to videoin_sda ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1685: Assignment to videoin_sdc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1714: Assignment to midi_tx ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1756: Assignment to dmxa_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1757: Assignment to dmxa_d ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1758: Assignment to dmxb_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1759: Assignment to dmxb_d ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1834: Assignment to usba_spd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1835: Assignment to usba_oe_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1836: Assignment to usba_vp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1837: Assignment to usba_vm ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1839: Assignment to usbb_spd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1840: Assignment to usbb_oe_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1841: Assignment to usbb_vp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1842: Assignment to usbb_vm ignored, since the identifier is never used

Elaborating module <FD>.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 635: Net <csr_dr_hpdmc[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 636: Net <csr_dr_vga[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 654: Net <fml_vga_adr[26]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 661: Net <fml_vga_stb> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 700: Net <fml_dr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 817: Net <dcb_stb> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 818: Net <dcb_adr[26]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1012: Net <ram_do[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1017: Net <ram_oe_n> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1139: Net <fml_di> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1355: Net <ac97_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1558: Net <phy_tx_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1563: Net <phy_rx_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" Line 1648: Net <videoin_llc> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v".
    Set property "LOCK_PINS = ALL" for instance <workaround>.
    Set property "KEEP = TRUE" for signal <ram_adr<25>>.
    Set property "KEEP = TRUE" for signal <ram_adr<25>>.
    Set property "KEEP = TRUE" for signal <ram_adr<24>>.
    Set property "KEEP = TRUE" for signal <ram_adr<23>>.
    Set property "KEEP = TRUE" for signal <ram_adr<22:0>>.
    Set property "KEEP = TRUE" for signal <ram_oe_n>.
    Set property "KEEP = TRUE" for signal <ram_we_n>.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <m2_dat_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <m3_dat_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <m4_dat_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s0_cti_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s1_cti_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s2_dat_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s2_adr_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s2_cti_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s2_sel_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s3_dat_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s3_adr_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s3_cti_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s3_sel_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s5_cti_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s5_sel_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <m2_ack_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <m3_ack_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <m4_ack_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s2_we_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s2_cyc_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s2_stb_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s3_we_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s3_cyc_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 483: Output port <s3_stb_o> of the instance <wbswitch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m0_do> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m2_do> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m3_do> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m4_do> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m5_do> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <s_do> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m0_ack> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m2_ack> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m3_ack> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m4_ack> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 707: Output port <m5_ack> of the instance <fmlarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 824: Output port <dcb_dat> of the instance <fmlbrg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 824: Output port <dcb_hit> of the instance <fmlbrg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 916: Output port <I_DAT_O> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 916: Output port <I_SEL_O> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 916: Output port <I_BTE_O> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 916: Output port <D_BTE_O> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 916: Output port <I_WE_O> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 916: Output port <I_LOCK_O> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 916: Output port <D_LOCK_O> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 1077: Output port <m1_di> of the instance <iosw> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 1077: Output port <slv_oe> of the instance <iosw> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 1128: Output port <fml_do> of the instance <psram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 1128: Output port <mem_data_o_int> of the instance <psram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 1128: Output port <controller_ready> of the instance <psram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 1128: Output port <mem_data_oe_int> of the instance <psram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 1128: Output port <mem_oen_int> of the instance <psram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/system.v" line 1128: Output port <mem_cen_int> of the instance <psram> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <csr_dr_hpdmc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <csr_dr_vga> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fml_vga_adr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fml_dr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dcb_adr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram_do> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram_ce_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fml_vga_stb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dcb_stb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ram_oe_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fml_di> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ac97_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_tx_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_rx_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <videoin_llc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 20-bit register for signal <rst_debounce>.
    Found 1-bit register for signal <sys_rst>.
    Found 8-bit register for signal <flash_rstcounter>.
    Found 1-bit register for signal <locked_addr_i>.
    Found 1-bit register for signal <locked_addr_d>.
    Found 1-bit register for signal <trigger_reset>.
    Found 20-bit subtractor for signal <rst_debounce[19]_GND_1_o_sub_4_OUT> created at line 308.
    Found 8-bit adder for signal <flash_rstcounter[7]_GND_1_o_add_9_OUT> created at line 330.
    Found 1-bit tristate buffer for signal <mem_d<15>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<14>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<13>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<12>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<11>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<10>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<9>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<8>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<7>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<6>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<5>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<4>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<3>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<2>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<1>> created at line 1065
    Found 1-bit tristate buffer for signal <mem_d<0>> created at line 1065
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal ram_adr<24> may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <system> synthesized.

Synthesizing Unit <conbus5x6>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/conbus/rtl/conbus5x6.v".
        s0_addr = 3'b000
        s1_addr = 3'b001
        s2_addr = 3'b010
        s3_addr = 3'b011
        s4_addr = 2'b10
        s5_addr = 2'b11
    Found 6-bit register for signal <slave_sel_r>.
    Found 74-bit 4-to-1 multiplexer for signal <_n0206> created at line 169.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <conbus5x6> synthesized.

Synthesizing Unit <conbus_arb5>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/conbus/rtl/conbus_arb5.v".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 30                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <conbus_arb5> synthesized.

Synthesizing Unit <fmlarb>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/fmlarb/rtl/fmlarb.v".
        fml_depth = 27
    Found 3-bit register for signal <wmaster>.
    Found 3-bit register for signal <master>.
    Found finite state machine <FSM_1> for signal <master>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 42                                             |
    | Inputs             | 12                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 7-to-1 multiplexer for signal <s_stb> created at line 159.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fmlarb> synthesized.

Synthesizing Unit <fmlarb_dack>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/fmlarb/rtl/fmlarb_dack.v".
    Found 1-bit register for signal <ack_read1>.
    Found 1-bit register for signal <ack_read0>.
    Found 1-bit register for signal <ack0>.
    Found 1-bit register for signal <ack>.
    Found 1-bit register for signal <mask>.
    Found 1-bit register for signal <ack_read2>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <fmlarb_dack> synthesized.

Synthesizing Unit <csrbrg>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/csrbrg/rtl/csrbrg.v".
        IDLE = 2'b00
        DELAYACK1 = 2'b01
        DELAYACK2 = 2'b10
        ACK = 2'b11
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <csr_a>.
    Found 1-bit register for signal <csr_we>.
    Found 32-bit register for signal <csr_do>.
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <wb_dat_o>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <csrbrg> synthesized.

Synthesizing Unit <fmlbrg>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg.v".
        fml_depth = 27
        cache_depth = 14
        invalidate_bit = 27
WARNING:Xst:647 - Input <wb_adr_i<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <bcounter>.
    Found 1-bit register for signal <wordsel>.
    Found 13-bit register for signal <tag_r>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <dcb_can_hit>.
    Found 27-bit register for signal <fml_adr>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 30                                             |
    | Inputs             | 10                                             |
    | Outputs            | 15                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <bcounter[1]_GND_13_o_add_17_OUT> created at line 176.
    Found 2-bit 4-to-1 multiplexer for signal <bcounter_next> created at line 172.
    Found 13-bit comparator equal for signal <do_tag[12]_tag_r[12]_equal_33_o> created at line 217
    WARNING:Xst:2404 -  FFs/Latches <dcb_tag_r<12:0>> (without init value) have a constant value of 0 in block <fmlbrg>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fmlbrg> synthesized.

Synthesizing Unit <fmlbrg_tagmem>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg_tagmem.v".
        depth = 9
        width = 15
    Found 9-bit register for signal <a2_r>.
    Found 9-bit register for signal <a_r>.
    Found 512x15-bit dual-port RAM <Mram_tags> for signal <tags>.
    Summary:
	inferred   2 RAM(s).
	inferred  18 D-type flip-flop(s).
Unit <fmlbrg_tagmem> synthesized.

Synthesizing Unit <fmlbrg_datamem>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/fmlbrg/rtl/fmlbrg_datamem.v".
        depth = 11
    Found 11-bit register for signal <a2_r>.
    Found 11-bit register for signal <a_r>.
    Found 2048x8-bit dual-port RAM <Mram_ram0> for signal <ram0>.
    Found 2048x8-bit dual-port RAM <Mram_ram1> for signal <ram1>.
    Found 2048x8-bit dual-port RAM <Mram_ram2> for signal <ram2>.
    Found 2048x8-bit dual-port RAM <Mram_ram3> for signal <ram3>.
    Found 2048x8-bit dual-port RAM <Mram_ram4> for signal <ram4>.
    Found 2048x8-bit dual-port RAM <Mram_ram5> for signal <ram5>.
    Found 2048x8-bit dual-port RAM <Mram_ram6> for signal <ram6>.
    Found 2048x8-bit dual-port RAM <Mram_ram7> for signal <ram7>.
    Summary:
	inferred  16 RAM(s).
	inferred  22 D-type flip-flop(s).
Unit <fmlbrg_datamem> synthesized.

Synthesizing Unit <lm32_top>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_top.v".
    Summary:
	no macro.
Unit <lm32_top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000100001100000000000000000
        deba_reset = 32'b00010000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 32'b00000000000000000000000000000100
        breakpoints = 32'b00000000000000000000000000000100
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_cpu.v" line 844: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_cpu.v" line 952: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <regfile_raw_1>.
    Found 32-bit register for signal <w_result_d>.
    Found 23-bit register for signal <eba>.
    Found 23-bit register for signal <deba>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <ext_break_r>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 5-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <break_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 1-bit register for signal <debug_exception_m>.
    Found 1-bit register for signal <non_debug_exception_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <debug_exception_w>.
    Found 1-bit register for signal <non_debug_exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 1-bit register for signal <use_buf>.
    Found 32-bit register for signal <reg_data_buf_0>.
    Found 32-bit register for signal <reg_data_buf_1>.
    Found 1-bit register for signal <regfile_raw_0>.
    Found 30-bit adder for signal <branch_target_d> created at line 1572.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1583.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1616.
    Found 5-bit comparator equal for signal <write_idx_w[4]_instruction_f[25]_equal_1_o> created at line 1349
    Found 5-bit comparator equal for signal <write_idx_w[4]_instruction_f[20]_equal_2_o> created at line 1355
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_11_o> created at line 1510
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_13_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_15_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_17_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_19_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_21_o> created at line 1515
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1610
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_55_o> created at line 1623
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 479 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  75 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_instruction_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_18_o_add_11_OUT> created at line 564.
    Found 2-bit adder for signal <i_adr_o[3]_GND_18_o_add_60_OUT> created at line 790.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_19_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_19_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_23_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_24_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_24_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_26_o_GND_26_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_31_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 1-bit register for signal <bie>.
    Found 32-bit register for signal <im>.
    Found 32-bit register for signal <ip>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  67 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <lm32_debug>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_debug.v".
        breakpoints = 32'b00000000000000000000000000000100
        watchpoints = 32'b00000000000000000000000000000100
    Found 1-bit register for signal <bp_a<0><30>>.
    Found 1-bit register for signal <bp_a<0><29>>.
    Found 1-bit register for signal <bp_a<0><28>>.
    Found 1-bit register for signal <bp_a<0><27>>.
    Found 1-bit register for signal <bp_a<0><26>>.
    Found 1-bit register for signal <bp_a<0><25>>.
    Found 1-bit register for signal <bp_a<0><24>>.
    Found 1-bit register for signal <bp_a<0><23>>.
    Found 1-bit register for signal <bp_a<0><22>>.
    Found 1-bit register for signal <bp_a<0><21>>.
    Found 1-bit register for signal <bp_a<0><20>>.
    Found 1-bit register for signal <bp_a<0><19>>.
    Found 1-bit register for signal <bp_a<0><18>>.
    Found 1-bit register for signal <bp_a<0><17>>.
    Found 1-bit register for signal <bp_a<0><16>>.
    Found 1-bit register for signal <bp_a<0><15>>.
    Found 1-bit register for signal <bp_a<0><14>>.
    Found 1-bit register for signal <bp_a<0><13>>.
    Found 1-bit register for signal <bp_a<0><12>>.
    Found 1-bit register for signal <bp_a<0><11>>.
    Found 1-bit register for signal <bp_a<0><10>>.
    Found 1-bit register for signal <bp_a<0><9>>.
    Found 1-bit register for signal <bp_a<0><8>>.
    Found 1-bit register for signal <bp_a<0><7>>.
    Found 1-bit register for signal <bp_a<0><6>>.
    Found 1-bit register for signal <bp_a<0><5>>.
    Found 1-bit register for signal <bp_a<0><4>>.
    Found 1-bit register for signal <bp_a<0><3>>.
    Found 1-bit register for signal <bp_a<0><2>>.
    Found 1-bit register for signal <bp_e<0>>.
    Found 1-bit register for signal <bp_a<1><31>>.
    Found 1-bit register for signal <bp_a<1><30>>.
    Found 1-bit register for signal <bp_a<1><29>>.
    Found 1-bit register for signal <bp_a<1><28>>.
    Found 1-bit register for signal <bp_a<1><27>>.
    Found 1-bit register for signal <bp_a<1><26>>.
    Found 1-bit register for signal <bp_a<1><25>>.
    Found 1-bit register for signal <bp_a<1><24>>.
    Found 1-bit register for signal <bp_a<1><23>>.
    Found 1-bit register for signal <bp_a<1><22>>.
    Found 1-bit register for signal <bp_a<1><21>>.
    Found 1-bit register for signal <bp_a<1><20>>.
    Found 1-bit register for signal <bp_a<1><19>>.
    Found 1-bit register for signal <bp_a<1><18>>.
    Found 1-bit register for signal <bp_a<1><17>>.
    Found 1-bit register for signal <bp_a<1><16>>.
    Found 1-bit register for signal <bp_a<1><15>>.
    Found 1-bit register for signal <bp_a<1><14>>.
    Found 1-bit register for signal <bp_a<1><13>>.
    Found 1-bit register for signal <bp_a<1><12>>.
    Found 1-bit register for signal <bp_a<1><11>>.
    Found 1-bit register for signal <bp_a<1><10>>.
    Found 1-bit register for signal <bp_a<1><9>>.
    Found 1-bit register for signal <bp_a<1><8>>.
    Found 1-bit register for signal <bp_a<1><7>>.
    Found 1-bit register for signal <bp_a<1><6>>.
    Found 1-bit register for signal <bp_a<1><5>>.
    Found 1-bit register for signal <bp_a<1><4>>.
    Found 1-bit register for signal <bp_a<1><3>>.
    Found 1-bit register for signal <bp_a<1><2>>.
    Found 1-bit register for signal <bp_e<1>>.
    Found 1-bit register for signal <bp_a<2><31>>.
    Found 1-bit register for signal <bp_a<2><30>>.
    Found 1-bit register for signal <bp_a<2><29>>.
    Found 1-bit register for signal <bp_a<2><28>>.
    Found 1-bit register for signal <bp_a<2><27>>.
    Found 1-bit register for signal <bp_a<2><26>>.
    Found 1-bit register for signal <bp_a<2><25>>.
    Found 1-bit register for signal <bp_a<2><24>>.
    Found 1-bit register for signal <bp_a<2><23>>.
    Found 1-bit register for signal <bp_a<2><22>>.
    Found 1-bit register for signal <bp_a<2><21>>.
    Found 1-bit register for signal <bp_a<2><20>>.
    Found 1-bit register for signal <bp_a<2><19>>.
    Found 1-bit register for signal <bp_a<2><18>>.
    Found 1-bit register for signal <bp_a<2><17>>.
    Found 1-bit register for signal <bp_a<2><16>>.
    Found 1-bit register for signal <bp_a<2><15>>.
    Found 1-bit register for signal <bp_a<2><14>>.
    Found 1-bit register for signal <bp_a<2><13>>.
    Found 1-bit register for signal <bp_a<2><12>>.
    Found 1-bit register for signal <bp_a<2><11>>.
    Found 1-bit register for signal <bp_a<2><10>>.
    Found 1-bit register for signal <bp_a<2><9>>.
    Found 1-bit register for signal <bp_a<2><8>>.
    Found 1-bit register for signal <bp_a<2><7>>.
    Found 1-bit register for signal <bp_a<2><6>>.
    Found 1-bit register for signal <bp_a<2><5>>.
    Found 1-bit register for signal <bp_a<2><4>>.
    Found 1-bit register for signal <bp_a<2><3>>.
    Found 1-bit register for signal <bp_a<2><2>>.
    Found 1-bit register for signal <bp_e<2>>.
    Found 1-bit register for signal <bp_a<3><31>>.
    Found 1-bit register for signal <bp_a<3><30>>.
    Found 1-bit register for signal <bp_a<3><29>>.
    Found 1-bit register for signal <bp_a<3><28>>.
    Found 1-bit register for signal <bp_a<3><27>>.
    Found 1-bit register for signal <bp_a<3><26>>.
    Found 1-bit register for signal <bp_a<3><25>>.
    Found 1-bit register for signal <bp_a<3><24>>.
    Found 1-bit register for signal <bp_a<3><23>>.
    Found 1-bit register for signal <bp_a<3><22>>.
    Found 1-bit register for signal <bp_a<3><21>>.
    Found 1-bit register for signal <bp_a<3><20>>.
    Found 1-bit register for signal <bp_a<3><19>>.
    Found 1-bit register for signal <bp_a<3><18>>.
    Found 1-bit register for signal <bp_a<3><17>>.
    Found 1-bit register for signal <bp_a<3><16>>.
    Found 1-bit register for signal <bp_a<3><15>>.
    Found 1-bit register for signal <bp_a<3><14>>.
    Found 1-bit register for signal <bp_a<3><13>>.
    Found 1-bit register for signal <bp_a<3><12>>.
    Found 1-bit register for signal <bp_a<3><11>>.
    Found 1-bit register for signal <bp_a<3><10>>.
    Found 1-bit register for signal <bp_a<3><9>>.
    Found 1-bit register for signal <bp_a<3><8>>.
    Found 1-bit register for signal <bp_a<3><7>>.
    Found 1-bit register for signal <bp_a<3><6>>.
    Found 1-bit register for signal <bp_a<3><5>>.
    Found 1-bit register for signal <bp_a<3><4>>.
    Found 1-bit register for signal <bp_a<3><3>>.
    Found 1-bit register for signal <bp_a<3><2>>.
    Found 1-bit register for signal <bp_e<3>>.
    Found 1-bit register for signal <wp<0><31>>.
    Found 1-bit register for signal <wp<0><30>>.
    Found 1-bit register for signal <wp<0><29>>.
    Found 1-bit register for signal <wp<0><28>>.
    Found 1-bit register for signal <wp<0><27>>.
    Found 1-bit register for signal <wp<0><26>>.
    Found 1-bit register for signal <wp<0><25>>.
    Found 1-bit register for signal <wp<0><24>>.
    Found 1-bit register for signal <wp<0><23>>.
    Found 1-bit register for signal <wp<0><22>>.
    Found 1-bit register for signal <wp<0><21>>.
    Found 1-bit register for signal <wp<0><20>>.
    Found 1-bit register for signal <wp<0><19>>.
    Found 1-bit register for signal <wp<0><18>>.
    Found 1-bit register for signal <wp<0><17>>.
    Found 1-bit register for signal <wp<0><16>>.
    Found 1-bit register for signal <wp<0><15>>.
    Found 1-bit register for signal <wp<0><14>>.
    Found 1-bit register for signal <wp<0><13>>.
    Found 1-bit register for signal <wp<0><12>>.
    Found 1-bit register for signal <wp<0><11>>.
    Found 1-bit register for signal <wp<0><10>>.
    Found 1-bit register for signal <wp<0><9>>.
    Found 1-bit register for signal <wp<0><8>>.
    Found 1-bit register for signal <wp<0><7>>.
    Found 1-bit register for signal <wp<0><6>>.
    Found 1-bit register for signal <wp<0><5>>.
    Found 1-bit register for signal <wp<0><4>>.
    Found 1-bit register for signal <wp<0><3>>.
    Found 1-bit register for signal <wp<0><2>>.
    Found 1-bit register for signal <wp<0><1>>.
    Found 1-bit register for signal <wp<0><0>>.
    Found 1-bit register for signal <wpc_c<0><1>>.
    Found 1-bit register for signal <wpc_c<0><0>>.
    Found 1-bit register for signal <wp<1><31>>.
    Found 1-bit register for signal <wp<1><30>>.
    Found 1-bit register for signal <wp<1><29>>.
    Found 1-bit register for signal <wp<1><28>>.
    Found 1-bit register for signal <wp<1><27>>.
    Found 1-bit register for signal <wp<1><26>>.
    Found 1-bit register for signal <wp<1><25>>.
    Found 1-bit register for signal <wp<1><24>>.
    Found 1-bit register for signal <wp<1><23>>.
    Found 1-bit register for signal <wp<1><22>>.
    Found 1-bit register for signal <wp<1><21>>.
    Found 1-bit register for signal <wp<1><20>>.
    Found 1-bit register for signal <wp<1><19>>.
    Found 1-bit register for signal <wp<1><18>>.
    Found 1-bit register for signal <wp<1><17>>.
    Found 1-bit register for signal <wp<1><16>>.
    Found 1-bit register for signal <wp<1><15>>.
    Found 1-bit register for signal <wp<1><14>>.
    Found 1-bit register for signal <wp<1><13>>.
    Found 1-bit register for signal <wp<1><12>>.
    Found 1-bit register for signal <wp<1><11>>.
    Found 1-bit register for signal <wp<1><10>>.
    Found 1-bit register for signal <wp<1><9>>.
    Found 1-bit register for signal <wp<1><8>>.
    Found 1-bit register for signal <wp<1><7>>.
    Found 1-bit register for signal <wp<1><6>>.
    Found 1-bit register for signal <wp<1><5>>.
    Found 1-bit register for signal <wp<1><4>>.
    Found 1-bit register for signal <wp<1><3>>.
    Found 1-bit register for signal <wp<1><2>>.
    Found 1-bit register for signal <wp<1><1>>.
    Found 1-bit register for signal <wp<1><0>>.
    Found 1-bit register for signal <wpc_c<1><1>>.
    Found 1-bit register for signal <wpc_c<1><0>>.
    Found 1-bit register for signal <wp<2><31>>.
    Found 1-bit register for signal <wp<2><30>>.
    Found 1-bit register for signal <wp<2><29>>.
    Found 1-bit register for signal <wp<2><28>>.
    Found 1-bit register for signal <wp<2><27>>.
    Found 1-bit register for signal <wp<2><26>>.
    Found 1-bit register for signal <wp<2><25>>.
    Found 1-bit register for signal <wp<2><24>>.
    Found 1-bit register for signal <wp<2><23>>.
    Found 1-bit register for signal <wp<2><22>>.
    Found 1-bit register for signal <wp<2><21>>.
    Found 1-bit register for signal <wp<2><20>>.
    Found 1-bit register for signal <wp<2><19>>.
    Found 1-bit register for signal <wp<2><18>>.
    Found 1-bit register for signal <wp<2><17>>.
    Found 1-bit register for signal <wp<2><16>>.
    Found 1-bit register for signal <wp<2><15>>.
    Found 1-bit register for signal <wp<2><14>>.
    Found 1-bit register for signal <wp<2><13>>.
    Found 1-bit register for signal <wp<2><12>>.
    Found 1-bit register for signal <wp<2><11>>.
    Found 1-bit register for signal <wp<2><10>>.
    Found 1-bit register for signal <wp<2><9>>.
    Found 1-bit register for signal <wp<2><8>>.
    Found 1-bit register for signal <wp<2><7>>.
    Found 1-bit register for signal <wp<2><6>>.
    Found 1-bit register for signal <wp<2><5>>.
    Found 1-bit register for signal <wp<2><4>>.
    Found 1-bit register for signal <wp<2><3>>.
    Found 1-bit register for signal <wp<2><2>>.
    Found 1-bit register for signal <wp<2><1>>.
    Found 1-bit register for signal <wp<2><0>>.
    Found 1-bit register for signal <wpc_c<2><1>>.
    Found 1-bit register for signal <wpc_c<2><0>>.
    Found 1-bit register for signal <wp<3><31>>.
    Found 1-bit register for signal <wp<3><30>>.
    Found 1-bit register for signal <wp<3><29>>.
    Found 1-bit register for signal <wp<3><28>>.
    Found 1-bit register for signal <wp<3><27>>.
    Found 1-bit register for signal <wp<3><26>>.
    Found 1-bit register for signal <wp<3><25>>.
    Found 1-bit register for signal <wp<3><24>>.
    Found 1-bit register for signal <wp<3><23>>.
    Found 1-bit register for signal <wp<3><22>>.
    Found 1-bit register for signal <wp<3><21>>.
    Found 1-bit register for signal <wp<3><20>>.
    Found 1-bit register for signal <wp<3><19>>.
    Found 1-bit register for signal <wp<3><18>>.
    Found 1-bit register for signal <wp<3><17>>.
    Found 1-bit register for signal <wp<3><16>>.
    Found 1-bit register for signal <wp<3><15>>.
    Found 1-bit register for signal <wp<3><14>>.
    Found 1-bit register for signal <wp<3><13>>.
    Found 1-bit register for signal <wp<3><12>>.
    Found 1-bit register for signal <wp<3><11>>.
    Found 1-bit register for signal <wp<3><10>>.
    Found 1-bit register for signal <wp<3><9>>.
    Found 1-bit register for signal <wp<3><8>>.
    Found 1-bit register for signal <wp<3><7>>.
    Found 1-bit register for signal <wp<3><6>>.
    Found 1-bit register for signal <wp<3><5>>.
    Found 1-bit register for signal <wp<3><4>>.
    Found 1-bit register for signal <wp<3><3>>.
    Found 1-bit register for signal <wp<3><2>>.
    Found 1-bit register for signal <wp<3><1>>.
    Found 1-bit register for signal <wp<3><0>>.
    Found 1-bit register for signal <wpc_c<3><1>>.
    Found 1-bit register for signal <wpc_c<3><0>>.
    Found 1-bit register for signal <dc_re>.
    Found 32-bit register for signal <state>.
    Found 1-bit register for signal <dc_ss>.
    Found 1-bit register for signal <bp_a<0><31>>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 38                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit comparator equal for signal <bp_a[0][31]_pc_x[31]_equal_1_o> created at line 194
    Found 30-bit comparator equal for signal <bp_a[1][31]_pc_x[31]_equal_3_o> created at line 194
    Found 30-bit comparator equal for signal <bp_a[2][31]_pc_x[31]_equal_5_o> created at line 194
    Found 30-bit comparator equal for signal <bp_a[3][31]_pc_x[31]_equal_7_o> created at line 194
    Found 32-bit comparator equal for signal <wp[0][31]_load_store_address_x[31]_equal_11_o> created at line 215
    Found 32-bit comparator equal for signal <wp[1][31]_load_store_address_x[31]_equal_12_o> created at line 215
    Found 32-bit comparator equal for signal <wp[2][31]_load_store_address_x[31]_equal_13_o> created at line 215
    Found 32-bit comparator equal for signal <wp[3][31]_load_store_address_x[31]_equal_14_o> created at line 215
    Summary:
	inferred 262 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_debug> synthesized.

Synthesizing Unit <lm32_ram_3>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/lm32/rtl/lm32_ram.v".
        data_width = 32
        address_width = 5
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 5-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <lm32_ram_3> synthesized.

Synthesizing Unit <norflash16>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/norflash16/rtl/norflash16.v".
        adr_width = 24
        rd_timing = 4'b1100
        wr_timing = 4'b0110
WARNING:Xst:647 - Input <wb_adr_i<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <flash_we_n>.
    Found 24-bit register for signal <flash_adr_r>.
    Found 16-bit register for signal <flash_do>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <lsb>.
    Found 4-bit register for signal <counter>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <flash_oe_n>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_35_o_add_28_OUT> created at line 117.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <norflash16> synthesized.

Synthesizing Unit <inout_switch>.
    Related source file is "/home/matt/Desktop/milkymist-various/boards/digilent-nexys3/rtl/inout_switch.v".
        data_width = 16
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m0_di<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <m1_di<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_do<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  48 Latch(s).
	inferred  16 Multiplexer(s).
Unit <inout_switch> synthesized.

Synthesizing Unit <psram_ctrlr>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/psram/rtl/psram_ctrlr.v".
        s_startup = 0
        s_write_bcr1 = 1
        s_write_bcr2 = 2
        s_write_bcr3 = 3
        s_idle = 4
        s_write1 = 5
        s_write2 = 6
        s_write3 = 7
        s_write4 = 8
        s_write5 = 9
        s_write6 = 10
        s_write7 = 11
        s_write8 = 12
        s_write9 = 13
        s_write10 = 14
        s_write11 = 15
        s_read1 = 16
        s_read2 = 17
        s_read3 = 18
        s_read4 = 19
        s_read5 = 29
        s_read6 = 21
        s_read7 = 22
        s_read8 = 23
        s_read9 = 24
        s_read10 = 25
        s_read11 = 26
        s_read12 = 27
WARNING:Xst:647 - Input <mem_wait_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 23-bit register for signal <addr>.
    Found 64-bit register for signal <data>.
    Found 8-bit register for signal <be>.
    Found 12-bit register for signal <state>.
    Found 15-bit register for signal <cntr>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 60                                             |
    | Inputs             | 4                                              |
    | Outputs            | 37                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000000                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit subtractor for signal <cntr[14]_GND_102_o_sub_3_OUT> created at line 80.
WARNING:Xst:737 - Found 1-bit latch for signal <fml_do<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fml_do<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fml_do<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fml_do<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <psram_ctrlr> synthesized.

Synthesizing Unit <monitor>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/monitor/rtl/monitor.v".
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 32-bit register for signal <wb_dat_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  33 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <monitor> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/uart/rtl/uart.v".
        csr_addr = 4'b0000
        clk_freq = 80000000
        baud = 115200
        break_en_default = 1'b1
WARNING:Xst:647 - Input <csr_a<9:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <csr_di<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <csr_do>.
    Found 1-bit register for signal <thru_en>.
    Found 1-bit register for signal <break_en>.
    Found 1-bit register for signal <rx_irq_en>.
    Found 1-bit register for signal <tx_irq_en>.
    Found 1-bit register for signal <tx_event>.
    Found 1-bit register for signal <rx_event>.
    Found 1-bit register for signal <thre>.
    Found 16-bit register for signal <divisor>.
    Found 32-bit 7-to-1 multiplexer for signal <csr_a[2]_GND_170_o_wide_mux_4_OUT> created at line 112.
    Summary:
	inferred  55 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <uart_transceiver>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/uart/rtl/uart_transceiver.v".
    Found 1-bit register for signal <uart_rx1>.
    Found 1-bit register for signal <uart_rx2>.
    Found 1-bit register for signal <rx_done>.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_count16>.
    Found 4-bit register for signal <rx_bitcount>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <uart_rx_r>.
    Found 8-bit register for signal <rx_data>.
    Found 8-bit register for signal <rx_reg>.
    Found 1-bit register for signal <tx_done>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <uart_tx>.
    Found 8-bit register for signal <tx_reg>.
    Found 4-bit register for signal <tx_bitcount>.
    Found 4-bit register for signal <tx_count16>.
    Found 16-bit register for signal <enable16_counter>.
    Found 16-bit subtractor for signal <enable16_counter[15]_GND_171_o_sub_4_OUT> created at line 50.
    Found 16-bit subtractor for signal <divisor[15]_GND_171_o_sub_5_OUT> created at line 52.
    Found 4-bit adder for signal <rx_count16[3]_GND_171_o_add_12_OUT> created at line 97.
    Found 4-bit adder for signal <rx_bitcount[3]_GND_171_o_add_14_OUT> created at line 100.
    Found 4-bit adder for signal <tx_count16[3]_GND_171_o_add_43_OUT> created at line 145.
    Found 4-bit adder for signal <tx_bitcount[3]_GND_171_o_add_45_OUT> created at line 148.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <uart_transceiver> synthesized.

Synthesizing Unit <sysctl>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/sysctl/rtl/sysctl.v".
        csr_addr = 4'b0001
        ninputs = 3
        noutputs = 8
        clk_freq = 80000000
        systemid = 32'b00010011000000000100110100110001
WARNING:Xst:647 - Input <csr_a<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <gpio_in>.
    Found 3-bit register for signal <gpio_inbefore>.
    Found 1-bit register for signal <gpio_irq>.
    Found 32-bit register for signal <csr_do>.
    Found 1-bit register for signal <timer0_irq>.
    Found 1-bit register for signal <timer1_irq>.
    Found 8-bit register for signal <gpio_outputs>.
    Found 3-bit register for signal <gpio_irqen>.
    Found 1-bit register for signal <en0>.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <ar0>.
    Found 1-bit register for signal <ar1>.
    Found 32-bit register for signal <counter0>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit register for signal <compare0>.
    Found 32-bit register for signal <compare1>.
    Found 1-bit register for signal <hard_reset>.
    Found 8-bit register for signal <debug_scratchpad>.
    Found 1-bit register for signal <debug_write_lock>.
    Found 1-bit register for signal <bus_errors_en>.
    Found 3-bit register for signal <gpio_in0>.
    Found 32-bit adder for signal <counter0[31]_GND_172_o_add_14_OUT> created at line 146.
    Found 32-bit adder for signal <counter1[31]_GND_172_o_add_17_OUT> created at line 152.
    Found 32-bit comparator equal for signal <match0> created at line 83
    Found 32-bit comparator equal for signal <match1> created at line 84
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 198 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <sysctl> synthesized.

Synthesizing Unit <sysctl_icap>.
    Related source file is "/home/matt/Desktop/milkymist-various/cores/sysctl/rtl/sysctl_icap.v".
        IDLE = 3'b000
        C1 = 3'b001
        C2 = 3'b010
        C3 = 3'b011
        C4 = 3'b100
        C5 = 3'b101
    Found 1-bit register for signal <ce_r>.
    Found 1-bit register for signal <write_r>.
    Found 1-bit register for signal <icap_clk_r>.
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <d_r>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sysctl_icap> synthesized.

Synthesizing Unit <gen_capabilities>.
    Related source file is "/home/matt/Desktop/milkymist-various/boards/gen_capabilities.v".
    Summary:
	no macro.
Unit <gen_capabilities> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 25
 1024x32-bit dual-port RAM                             : 2
 2048x32-bit single-port RAM                           : 1
 2048x8-bit dual-port RAM                              : 16
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 512x15-bit dual-port RAM                              : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 27
 15-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 2-bit adder                                           : 5
 20-bit subtractor                                     : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 33-bit subtractor                                     : 3
 4-bit adder                                           : 5
 6-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Registers                                            : 289
 1-bit register                                        : 173
 10-bit register                                       : 2
 11-bit register                                       : 2
 13-bit register                                       : 1
 14-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 4
 2-bit register                                        : 6
 20-bit register                                       : 1
 23-bit register                                       : 3
 24-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 6
 30-bit register                                       : 14
 32-bit register                                       : 42
 4-bit register                                        : 8
 5-bit register                                        : 6
 6-bit register                                        : 3
 64-bit register                                       : 1
 8-bit register                                        : 11
 9-bit register                                        : 2
# Latches                                              : 52
 1-bit latch                                           : 52
# Comparators                                          : 24
 1-bit comparator equal                                : 1
 13-bit comparator equal                               : 1
 21-bit comparator equal                               : 2
 30-bit comparator equal                               : 4
 32-bit comparator equal                               : 7
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 8
# Multiplexers                                         : 322
 1-bit 2-to-1 multiplexer                              : 159
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 10
 2-bit 4-to-1 multiplexer                              : 1
 23-bit 2-to-1 multiplexer                             : 2
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 61
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 74-bit 2-to-1 multiplexer                             : 1
 74-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 15
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 11
# Xors                                                 : 2
 1-bit xor2                                            : 1
 3-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fmlbrg_datamem>.
INFO:Xst:3227 - The RAM <Mram_ram0>, combined with <Mram_ram01>, will be implemented as a BLOCK RAM, absorbing the following register(s): <a_r> <a2_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we<0>>         | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di<7:0>>       |          |
    |     doA            | connected to signal <ram0do>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <ram0do2>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_ram1>, combined with <Mram_ram11>, will be implemented as a BLOCK RAM, absorbing the following register(s): <a_r> <a2_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we<1>>         | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di<15:8>>      |          |
    |     doA            | connected to signal <ram1do>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <ram1do2>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_ram2>, combined with <Mram_ram21>, will be implemented as a BLOCK RAM, absorbing the following register(s): <a_r> <a2_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we<2>>         | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di<23:16>>     |          |
    |     doA            | connected to signal <ram2do>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <ram2do2>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_ram3>, combined with <Mram_ram31>, will be implemented as a BLOCK RAM, absorbing the following register(s): <a_r> <a2_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we<3>>         | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di<31:24>>     |          |
    |     doA            | connected to signal <ram3do>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <ram3do2>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_ram4>, combined with <Mram_ram41>, will be implemented as a BLOCK RAM, absorbing the following register(s): <a_r> <a2_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we<4>>         | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di<39:32>>     |          |
    |     doA            | connected to signal <ram4do>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <ram4do2>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_ram5>, combined with <Mram_ram51>, will be implemented as a BLOCK RAM, absorbing the following register(s): <a_r> <a2_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we<5>>         | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di<47:40>>     |          |
    |     doA            | connected to signal <ram5do>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <ram5do2>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_ram6>, combined with <Mram_ram61>, will be implemented as a BLOCK RAM, absorbing the following register(s): <a_r> <a2_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we<6>>         | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di<55:48>>     |          |
    |     doA            | connected to signal <ram6do>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <ram6do2>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_ram7>, combined with <Mram_ram71>, will be implemented as a BLOCK RAM, absorbing the following register(s): <a_r> <a2_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we<7>>         | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di<63:56>>     |          |
    |     doA            | connected to signal <ram7do>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <ram7do2>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <fmlbrg_datamem> synthesized (advanced).

Synthesizing (advanced) Unit <fmlbrg_tagmem>.
INFO:Xst:3227 - The RAM <Mram_tags>, combined with <Mram_tags1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <a_r> <a2_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 15-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to signal <do>            |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 15-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <do2>           |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <fmlbrg_tagmem> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
INFO:Xst:3226 - The RAM <reg_0/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_0/ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <instruction_f<25:21>> |          |
    |     doB            | connected to signal <regfile_data_0> |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <reg_1/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_1/ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <instruction_f<20:16>> |          |
    |     doB            | connected to signal <regfile_data_1> |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
INFO:Xst:3226 - The RAM <memories[0].data_memories.way_0_data_ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memories[0].data_memories.way_0_data_ram/ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dmem_write_address> |          |
    |     diA            | connected to signal <dmem_write_data> |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <address_x>     |          |
    |     doB            | connected to signal <way_data<0>>   |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
INFO:Xst:3226 - The RAM <memories[0].way_0_data_ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memories[0].way_0_data_ram/ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <way_mem_we>    | high     |
    |     addrA          | connected to signal <(refill_address<11:4>,refill_offset)> |          |
    |     diA            | connected to signal <refill_data>   |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <address_a>     |          |
    |     doB            | connected to signal <way_data<0>>   |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <monitor>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wb_dat_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <wb_dat_i>      |          |
    |     doA            | connected to signal <wb_dat_o>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <monitor> synthesized (advanced).

Synthesizing (advanced) Unit <norflash16>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <norflash16> synthesized (advanced).

Synthesizing (advanced) Unit <psram_ctrlr>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <psram_ctrlr> synthesized (advanced).

Synthesizing (advanced) Unit <system>.
The following registers are absorbed into counter <flash_rstcounter>: 1 register on signal <flash_rstcounter>.
The following registers are absorbed into counter <rst_debounce>: 1 register on signal <rst_debounce>.
Unit <system> synthesized (advanced).

Synthesizing (advanced) Unit <uart_transceiver>.
The following registers are absorbed into counter <rx_count16>: 1 register on signal <rx_count16>.
The following registers are absorbed into counter <rx_bitcount>: 1 register on signal <rx_bitcount>.
The following registers are absorbed into counter <tx_bitcount>: 1 register on signal <tx_bitcount>.
The following registers are absorbed into counter <tx_count16>: 1 register on signal <tx_count16>.
Unit <uart_transceiver> synthesized (advanced).
WARNING:Xst:2677 - Node <wmaster_0> of sequential type is unconnected in block <fmlarb>.
WARNING:Xst:2677 - Node <wmaster_1> of sequential type is unconnected in block <fmlarb>.
WARNING:Xst:2677 - Node <slave_sel_r_2> of sequential type is unconnected in block <conbus5x6>.
WARNING:Xst:2677 - Node <slave_sel_r_3> of sequential type is unconnected in block <conbus5x6>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 1024x32-bit dual-port block RAM                       : 2
 2048x32-bit single-port block RAM                     : 1
 2048x8-bit dual-port block RAM                        : 8
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port block RAM                         : 2
 512x15-bit dual-port block RAM                        : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 14
 16-bit subtractor                                     : 2
 2-bit adder                                           : 5
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
# Counters                                             : 11
 15-bit down counter                                   : 1
 20-bit down counter                                   : 1
 4-bit up counter                                      : 5
 6-bit down counter                                    : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
# Registers                                            : 2303
 Flip-Flops                                            : 2303
# Comparators                                          : 24
 1-bit comparator equal                                : 1
 13-bit comparator equal                               : 1
 21-bit comparator equal                               : 2
 30-bit comparator equal                               : 4
 32-bit comparator equal                               : 7
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 8
# Multiplexers                                         : 648
 1-bit 2-to-1 multiplexer                              : 502
 1-bit 4-to-1 multiplexer                              : 34
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 10
 23-bit 2-to-1 multiplexer                             : 2
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 53
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 1
 74-bit 2-to-1 multiplexer                             : 1
 74-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 11
# Xors                                                 : 2
 1-bit xor2                                            : 1
 3-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <fml_do_31> (without init value) has a constant value of 0 in block <psram_ctrlr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fml_do_15> (without init value) has a constant value of 0 in block <psram_ctrlr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fml_do_47> (without init value) has a constant value of 0 in block <psram_ctrlr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fml_do_63> (without init value) has a constant value of 0 in block <psram_ctrlr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fml_adr_0> (without init value) has a constant value of 0 in block <fmlbrg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fml_adr_1> (without init value) has a constant value of 0 in block <fmlbrg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fml_adr_2> (without init value) has a constant value of 0 in block <fmlbrg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fml_adr_3> (without init value) has a constant value of 0 in block <fmlbrg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fml_adr_4> (without init value) has a constant value of 0 in block <fmlbrg>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <data_0> in Unit <psram_ctrlr> is equivalent to the following 63 FFs/Latches, which will be removed : <data_1> <data_2> <data_3> <data_4> <data_5> <data_6> <data_7> <data_8> <data_9> <data_10> <data_11> <data_12> <data_13> <data_14> <data_15> <data_16> <data_17> <data_18> <data_19> <data_20> <data_21> <data_22> <data_23> <data_24> <data_25> <data_26> <data_27> <data_28> <data_29> <data_30> <data_31> <data_32> <data_33> <data_34> <data_35> <data_36> <data_37> <data_38> <data_39> <data_40> <data_41> <data_42> <data_43> <data_44> <data_45> <data_46> <data_47> <data_48> <data_49> <data_50> <data_51> <data_52> <data_53> <data_54> <data_55> <data_56> <data_57> <data_58> <data_59> <data_60> <data_61> <data_62> <data_63> 
WARNING:Xst:1710 - FF/Latch <data_0> (without init value) has a constant value of 0 in block <psram_ctrlr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1_di_15> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_14> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_13> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_12> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_11> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_10> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_9> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_8> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_7> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_6> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_5> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_4> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_3> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_2> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_1> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1_di_0> (without init value) has a constant value of 0 in block <inout_switch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <m0_di_15> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_14> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_13> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_12> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_11> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_10> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_9> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_8> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_7> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_6> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_5> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_4> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_3> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_2> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_1> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <m0_di_0> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_14> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_13> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_12> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_11> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_10> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_9> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_8> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_7> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_6> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_5> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_4> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_3> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_2> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_1> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_0> is equivalent to a wire in block <inout_switch>.
WARNING:Xst:1294 - Latch <slv_do_15> is equivalent to a wire in block <inout_switch>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <psram/FSM_9> on signal <state[1:28]> with one-hot encoding.
----------------------------------------------
 State        | Encoding
----------------------------------------------
 000000000000 | 0000000000000000000000000001
 000000000001 | 0000000000000000000000000010
 000000000010 | 0000000000000000000000000100
 000000000011 | 0000000000000000000000001000
 000000000100 | 0000000000000000000000010000
 000000010000 | 0000000000000000000000100000
 000000000101 | 0000000000000000000001000000
 000000000110 | 0000000000000000000010000000
 000000000111 | 0000000000000000000100000000
 000000001000 | 0000000000000000001000000000
 000000001001 | 0000000000000000010000000000
 000000001010 | 0000000000000000100000000000
 000000001011 | 0000000000000001000000000000
 000000001100 | 0000000000000010000000000000
 000000001101 | 0000000000000100000000000000
 000000001110 | 0000000000001000000000000000
 000000001111 | 0000000000010000000000000000
 000000010001 | 0000000000100000000000000000
 000000010010 | 0000000001000000000000000000
 000000010011 | 0000000010000000000000000000
 000000011101 | 0000000100000000000000000000
 000000010110 | 0000001000000000000000000000
 000000010111 | 0000010000000000000000000000
 000000011000 | 0000100000000000000000000000
 000000011001 | 0001000000000000000000000000
 000000011010 | 0010000000000000000000000000
 000000011011 | 0100000000000000000000000000
 000000010101 | 1000000000000000000000000000
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fmlarb/FSM_1> on signal <master[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cpu/cpu/instruction_unit/icache/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cpu/cpu/load_store_unit/dcache/FSM_5> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cpu/cpu/mc_arithmetic/FSM_6> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cpu/cpu/hw_debug/FSM_7> on signal <state[1:3]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 000
 00000000000000000000000000000001 | 001
 00000000000000000000000000000010 | 010
 00000000000000000000000000000011 | 011
 00000000000000000000000000000100 | 100
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sysctl/icap/FSM_10> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fmlbrg/FSM_3> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1101  | 1101
 0111  | 0111
 0011  | 0011
 0010  | 0010
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1110  | 1110
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <csrbrg/FSM_2> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <wbswitch/FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 010
 010   | 011
 001   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <norflash/FSM_8> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <csr_do_16> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_17> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_18> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_19> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_20> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_21> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_22> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_23> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_24> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_25> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_26> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_27> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_28> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_29> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_30> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <csr_do_31> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arb/state_FSM_FFd3> (without init value) has a constant value of 0 in block <conbus5x6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arb/state_FSM_FFd2> (without init value) has a constant value of 0 in block <conbus5x6>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance clkgen600 in unit clkgen600 of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance clkgen720 in unit clkgen720 of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <fmlbrg_datamem> ...

Optimizing unit <system> ...

Optimizing unit <psram_ctrlr> ...

Optimizing unit <uart> ...

Optimizing unit <uart_transceiver> ...

Optimizing unit <fmlarb> ...

Optimizing unit <fmlarb_dack> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_debug> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <sysctl> ...

Optimizing unit <sysctl_icap> ...

Optimizing unit <fmlbrg> ...

Optimizing unit <csrbrg> ...

Optimizing unit <conbus5x6> ...

Optimizing unit <monitor> ...

Optimizing unit <norflash16> ...
WARNING:Xst:1710 - FF/Latch <psram/be_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psram/be_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psram/be_5> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psram/be_4> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psram/be_3> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psram/be_2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psram/be_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psram/be_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fmlarb/master_FSM_FFd1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmlarb/wmaster_2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cpu/cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <cpu/cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <cpu/cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <cpu/cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <cpu/cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <fmlbrg/fml_adr_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <fmlbrg/fml_adr_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <fmlbrg/fml_adr_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <fmlbrg/fml_adr_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <fmlbrg/dcb_can_hit> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <csrbrg/csr_a_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <csrbrg/csr_a_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <csrbrg/csr_a_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <csrbrg/csr_a_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <csrbrg/csr_a_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <norflash/flash_oe_n> of sequential type is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack5/ack_read2> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack5/ack_read1> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack5/ack_read0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack5/ack0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack5/ack> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack5/mask> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack4/ack_read2> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack4/ack_read1> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack4/ack_read0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack4/ack0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack4/ack> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack4/mask> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack3/ack_read2> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack3/ack_read1> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack3/ack_read0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack3/ack0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack3/ack> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack3/mask> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack2/ack_read2> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack2/ack_read1> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack2/ack_read0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack2/ack0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack2/ack> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack2/mask> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack0/ack_read2> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack0/ack_read1> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack0/ack_read0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack0/ack0> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack0/ack> is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <fmlarb/dack0/mask> is unconnected in block <system>.
WARNING:Xst:1710 - FF/Latch <fmlarb/master_FSM_FFd2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psram/cntr_14> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cpu/cpu/condition_x_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <cpu/cpu/logic_op_x_0> <cpu/cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/condition_x_1> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <cpu/cpu/logic_op_x_1> <cpu/cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/condition_x_2> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <cpu/cpu/logic_op_x_2> <cpu/cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <fmlbrg/fml_adr_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <csrbrg/csr_a_3> 
INFO:Xst:2261 - The FF/Latch <fmlbrg/fml_adr_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <csrbrg/csr_a_4> 
INFO:Xst:2261 - The FF/Latch <fmlbrg/fml_adr_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <_i000038/inst_LPM_FF_1> 
INFO:Xst:2261 - The FF/Latch <fmlbrg/fml_adr_12> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <csrbrg/csr_a_10> <_i000038/inst_LPM_FF_0> 
INFO:Xst:2261 - The FF/Latch <fmlbrg/fml_adr_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <csrbrg/csr_a_11> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/direction_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <fmlbrg/tag_r_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <csrbrg/csr_a_12> 
INFO:Xst:2261 - The FF/Latch <fmlbrg/tag_r_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <csrbrg/csr_a_13> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/load_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <cpu/cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <cpu/cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 48.
FlipFlop flash_rstcounter_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sysctl/gpio_outputs_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sysctl/gpio_outputs_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sysctl/gpio_outputs_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sysctl/gpio_outputs_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sysctl/gpio_outputs_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sysctl/gpio_outputs_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sysctl/gpio_outputs_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sysctl/gpio_outputs_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <system> :
	Found 2-bit shift register for signal <uart/transceiver/uart_rx2>.
	Found 2-bit shift register for signal <sysctl/gpio_in_2>.
	Found 2-bit shift register for signal <sysctl/gpio_in_1>.
	Found 2-bit shift register for signal <sysctl/gpio_in_0>.
Unit <system> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2185
 Flip-Flops                                            : 2185
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3581
#      GND                         : 1
#      INV                         : 88
#      LUT1                        : 104
#      LUT2                        : 303
#      LUT3                        : 495
#      LUT4                        : 209
#      LUT5                        : 507
#      LUT6                        : 1119
#      MUXCY                       : 435
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 312
# FlipFlops/Latches                : 2190
#      FD                          : 142
#      FDC                         : 33
#      FDCE                        : 12
#      FDE                         : 536
#      FDP                         : 9
#      FDPE                        : 11
#      FDR                         : 316
#      FDRE                        : 1024
#      FDS                         : 5
#      FDSE                        : 101
#      ODDR2                       : 1
# RAMS                             : 21
#      RAMB16BWER                  : 16
#      RAMB8BWER                   : 5
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 10
#      BUFG                        : 10
# IO Buffers                       : 68
#      BUFIO2                      : 1
#      IBUF                        : 4
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 46
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 3
#      ICAP_SPARTAN6               : 1
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2142  out of  18224    11%  
 Number of Slice LUTs:                 2829  out of   9112    31%  
    Number used as Logic:              2825  out of   9112    31%  
    Number used as Memory:                4  out of   2176     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3288
   Number with an unused Flip Flop:    1146  out of   3288    34%  
   Number with an unused LUT:           459  out of   3288    13%  
   Number of fully used LUT-FF pairs:  1683  out of   3288    51%  
   Number of unique control sets:        65

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  66  out of    232    28%  
    IOB Flip Flops/Latches:              48

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of     32    59%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:               10  out of     16    62%  
 Number of DSP48A1s:                      3  out of     32     9%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkgen720/CLKOUT0                  | BUFG                   | 1     |
clkgen720/CLKOUT1                  | BUFG                   | 2218  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.139ns (Maximum Frequency: 70.725MHz)
   Minimum input arrival time before clock: 2.575ns
   Maximum output required time after clock: 7.473ns
   Maximum combinational path delay: 5.194ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkgen720/CLKOUT1'
  Clock period: 14.139ns (frequency: 70.725MHz)
  Total number of paths / destination ports: 1707353 / 6241
-------------------------------------------------------------------------
Delay:               14.139ns (Levels of Logic = 11)
  Source:            cpu/cpu/instruction_unit/i_cyc_o (FF)
  Destination:       cpu/cpu/instruction_unit/icache/refill_address_31 (FF)
  Source Clock:      clkgen720/CLKOUT1 rising
  Destination Clock: clkgen720/CLKOUT1 rising

  Data Path: cpu/cpu/instruction_unit/i_cyc_o to cpu/cpu/instruction_unit/icache/refill_address_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             44   0.447   1.567  cpu/cpu/instruction_unit/i_cyc_o (cpu/cpu/instruction_unit/i_cyc_o)
     LUT3:I1->O            1   0.203   0.580  cpu/cpu/stall_m1 (cpu/cpu/stall_m1)
     LUT6:I5->O            4   0.205   0.684  cpu/cpu/stall_m2 (cpu/cpu/stall_m2)
     LUT5:I4->O           31   0.205   1.278  cpu/cpu/stall_m4 (cpu/cpu/stall_m)
     LUT4:I3->O            2   0.205   0.617  cpu/cpu/write_enable_q_x1 (cpu/cpu/write_enable_q_x)
     LUT6:I5->O           33   0.205   1.410  cpu/cpu/raw_x_0 (cpu/cpu/raw_x_0)
     LUT6:I4->O            2   0.203   0.617  cpu/cpu/stall_a2 (cpu/cpu/stall_a2)
     LUT6:I5->O           27   0.205   1.221  cpu/cpu/stall_a6 (cpu/cpu/stall_a)
     LUT4:I3->O            1   0.205   0.580  cpu/cpu/iflush_SW0 (N64)
     LUT6:I5->O            3   0.205   0.651  cpu/cpu/iflush (cpu/cpu/iflush)
     LUT6:I5->O            3   0.205   0.651  cpu/cpu/instruction_unit/icache/_n0130_inv21 (cpu/cpu/instruction_unit/icache/_n0130_inv_bdd0)
     LUT3:I2->O           30   0.205   1.263  cpu/cpu/instruction_unit/icache/_n0130_inv11 (cpu/cpu/instruction_unit/icache/_n0130_inv)
     FDE:CE                    0.322          cpu/cpu/instruction_unit/icache/refill_address_2
    ----------------------------------------
    Total                     14.139ns (3.020ns logic, 11.119ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkgen720/CLKOUT1'
  Total number of paths / destination ports: 71 / 37
-------------------------------------------------------------------------
Offset:              2.575ns (Levels of Logic = 2)
  Source:            mem_d<15> (PAD)
  Destination:       norflash/wb_dat_o_31 (FF)
  Destination Clock: clkgen720/CLKOUT1 rising

  Data Path: mem_d<15> to norflash/wb_dat_o_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           4   1.222   1.048  mem_d_15_IOBUF (N184)
     LUT6:I0->O            1   0.203   0.000  norflash/wb_sel_i[3]_flash_di[7]_select_18_OUT<17>1 (norflash/wb_sel_i[3]_flash_di[7]_select_18_OUT<15>)
     FDE:D                     0.102          norflash/wb_dat_o_15
    ----------------------------------------
    Total                      2.575ns (1.527ns logic, 1.048ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkgen720/CLKOUT1'
  Total number of paths / destination ports: 85 / 72
-------------------------------------------------------------------------
Offset:              7.473ns (Levels of Logic = 3)
  Source:            wbswitch/arb/state_FSM_FFd1 (FF)
  Destination:       mem_adr<0> (PAD)
  Source Clock:      clkgen720/CLKOUT1 rising

  Data Path: wbswitch/arb/state_FSM_FFd1 to mem_adr<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            152   0.447   2.011  wbswitch/arb/state_FSM_FFd1 (wbswitch/arb/state_FSM_FFd1)
     LUT2:I1->O           21   0.205   1.458  wbswitch/Mmux_i_bus_m291 (brg_sel<0>)
     LUT6:I1->O            1   0.203   0.579  norflash/Mmux_flash_adr<0>11 (mem_adr_0_OBUF)
     OBUF:I->O                 2.571          mem_adr_0_OBUF (mem_adr<0>)
    ----------------------------------------
    Total                      7.473ns (3.426ns logic, 4.047ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.194ns (Levels of Logic = 3)
  Source:            uart_rx (PAD)
  Destination:       uart_tx (PAD)

  Data Path: uart_rx to uart_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  uart_rx_IBUF (uart_rx_IBUF)
     LUT3:I2->O            1   0.205   0.579  uart/Mmux_uart_tx11 (uart_tx_OBUF)
     OBUF:I->O                 2.571          uart_tx_OBUF (uart_tx)
    ----------------------------------------
    Total                      5.194ns (3.998ns logic, 1.196ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkgen720/CLKOUT1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clkgen720/CLKOUT1|   14.139|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 24.66 secs
 
--> 


Total memory usage is 444208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  393 (   0 filtered)
Number of infos    :  106 (   0 filtered)

