{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 752, "design__instance__area": 5660.43, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0008768943371251225, "power__switching__total": 0.0009251430747099221, "power__leakage__total": 5.876596098630671e-09, "power__total": 0.0018020432908087969, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25546962490780983, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2548592242716076, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.34055853545591697, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.6437858206530134, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.340559, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25795280530606685, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2573725472258357, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9369971730390324, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.009577228170488962, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.009577228170488962, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.009577228170488962, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.936997, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2545219385071874, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25390015808466093, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11413692536381177, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.042127746927763, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.114137, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.25386016229906766, "clock__skew__worst_setup": 0.2534899861766127, "timing__hold__ws": 0.11189760545981053, "timing__setup__ws": -0.0797886224119174, "timing__hold__tns": 0, "timing__setup__tns": -0.0797886224119174, "timing__hold__wns": 0, "timing__setup__wns": -0.0797886224119174, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.111898, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 2, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 101.14 111.86", "design__core__bbox": "5.52 10.88 95.22 100.64", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 127, "design__die__area": 11313.5, "design__core__area": 8051.47, "design__instance__count__stdcell": 752, "design__instance__area__stdcell": 5660.43, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.70303, "design__instance__utilization__stdcell": 0.70303, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 125, "design__io__hpwl": 4080263, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 13919.8, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 35, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 726, "route__net__special": 2, "route__drc_errors__iter:1": 494, "route__wirelength__iter:1": 15821, "route__drc_errors__iter:2": 278, "route__wirelength__iter:2": 15872, "route__drc_errors__iter:3": 224, "route__wirelength__iter:3": 15731, "route__drc_errors__iter:4": 4, "route__wirelength__iter:4": 15704, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 15702, "route__drc_errors": 0, "route__wirelength": 15702, "route__vias": 4934, "route__vias__singlecut": 4934, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 172.955, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25471095398247556, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2543482996212252, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3372869856655771, "timing__setup__ws__corner:min_tt_025C_1v80": 3.681768327756498, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.337287, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25676092534427186, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2564179774422659, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9314747015137558, "timing__setup__ws__corner:min_ss_100C_1v60": 0.05715605928102621, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.931475, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25386016229906766, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2534899861766127, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11189760545981053, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.068300589339705, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111898, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25681693609744827, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25531685821530087, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3439914561674501, "timing__setup__ws__corner:max_tt_025C_1v80": 3.601282485265397, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.343991, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2592283405751333, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25779332176406894, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9427314751233985, "timing__setup__ws__corner:max_ss_100C_1v60": -0.0797886224119174, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.0797886224119174, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.0797886224119174, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.942731, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2557820139201987, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25425895442079166, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11655937656090423, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.013001267097573, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.116559, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 3, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7991, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79969, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000896721, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000917369, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000291721, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000917369, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000307, "ir__drop__worst": 0.000897, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}