Item(by='jleahy', descendants=None, kids=None, score=None, time=1609155507, title=None, item_type='comment', url=None, parent=25557877, text='Right, but the OP and most of HN seem to believe that RISC-V is some magic thing that is going to beat M1&#x2F;Zen&#x2F;whatever one day while also providing amazingly low power for tiny 32-bit cores.<p>Also, RISC-V is also essentially split into two incompatible instruction sets (32-bit and 64-bit, even if you forget the huge amount of extensions). It would have been better just to design two completely separate instruction sets (32-bit for low power, 64-bit for high performance), but at core it&#x27;s a teaching instruction set like MIPS before it, so they went for simplicity not optimality.')