

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s'
================================================================
* Date:           Tue Nov 28 14:13:43 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.616 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       24| 0.230 us | 0.240 us |   23|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |        4|        4|         2|          1|          1|     4|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_24_V = alloca i32"   --->   Operation 6 'alloca' 'data_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_25_V = alloca i32"   --->   Operation 7 'alloca' 'data_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_26_V = alloca i32"   --->   Operation 8 'alloca' 'data_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_27_V = alloca i32"   --->   Operation 9 'alloca' 'data_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_28_V = alloca i32"   --->   Operation 10 'alloca' 'data_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_29_V = alloca i32"   --->   Operation 11 'alloca' 'data_29_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_30_V = alloca i32"   --->   Operation 12 'alloca' 'data_30_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_31_V = alloca i32"   --->   Operation 13 'alloca' 'data_31_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_24_V_1 = alloca i32"   --->   Operation 14 'alloca' 'data_24_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_25_V_1 = alloca i32"   --->   Operation 15 'alloca' 'data_25_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_26_V_1 = alloca i32"   --->   Operation 16 'alloca' 'data_26_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_27_V_1 = alloca i32"   --->   Operation 17 'alloca' 'data_27_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_28_V_1 = alloca i32"   --->   Operation 18 'alloca' 'data_28_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_29_V_1 = alloca i32"   --->   Operation 19 'alloca' 'data_29_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_30_V_1 = alloca i32"   --->   Operation 20 'alloca' 'data_30_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_31_V_1 = alloca i32"   --->   Operation 21 'alloca' 'data_31_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_24_V_2 = alloca i32"   --->   Operation 22 'alloca' 'data_24_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_25_V_2 = alloca i32"   --->   Operation 23 'alloca' 'data_25_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_26_V_2 = alloca i32"   --->   Operation 24 'alloca' 'data_26_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_27_V_2 = alloca i32"   --->   Operation 25 'alloca' 'data_27_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_28_V_2 = alloca i32"   --->   Operation 26 'alloca' 'data_28_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_29_V_2 = alloca i32"   --->   Operation 27 'alloca' 'data_29_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_30_V_2 = alloca i32"   --->   Operation 28 'alloca' 'data_30_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_31_V_2 = alloca i32"   --->   Operation 29 'alloca' 'data_31_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_24_V_3 = alloca i32"   --->   Operation 30 'alloca' 'data_24_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_25_V_3 = alloca i32"   --->   Operation 31 'alloca' 'data_25_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_26_V_3 = alloca i32"   --->   Operation 32 'alloca' 'data_26_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_27_V_3 = alloca i32"   --->   Operation 33 'alloca' 'data_27_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_28_V_3 = alloca i32"   --->   Operation 34 'alloca' 'data_28_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_29_V_3 = alloca i32"   --->   Operation 35 'alloca' 'data_29_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_30_V_3 = alloca i32"   --->   Operation 36 'alloca' 'data_30_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_31_V_3 = alloca i32"   --->   Operation 37 'alloca' 'data_31_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str491, i32 0, i32 0, [1 x i8]* @p_str492, [1 x i8]* @p_str493, [1 x i8]* @p_str494, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str495, [1 x i8]* @p_str496)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str484, i32 0, i32 0, [1 x i8]* @p_str485, [1 x i8]* @p_str486, [1 x i8]* @p_str487, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str488, [1 x i8]* @p_str489)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str477, i32 0, i32 0, [1 x i8]* @p_str478, [1 x i8]* @p_str479, [1 x i8]* @p_str480, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str481, [1 x i8]* @p_str482)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str470, i32 0, i32 0, [1 x i8]* @p_str471, [1 x i8]* @p_str472, [1 x i8]* @p_str473, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str474, [1 x i8]* @p_str475)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str463, i32 0, i32 0, [1 x i8]* @p_str464, [1 x i8]* @p_str465, [1 x i8]* @p_str466, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str467, [1 x i8]* @p_str468)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str456, i32 0, i32 0, [1 x i8]* @p_str457, [1 x i8]* @p_str458, [1 x i8]* @p_str459, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str460, [1 x i8]* @p_str461)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str449, i32 0, i32 0, [1 x i8]* @p_str450, [1 x i8]* @p_str451, [1 x i8]* @p_str452, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str453, [1 x i8]* @p_str454)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str442, i32 0, i32 0, [1 x i8]* @p_str443, [1 x i8]* @p_str444, [1 x i8]* @p_str445, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str446, [1 x i8]* @p_str447)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str435, i32 0, i32 0, [1 x i8]* @p_str436, [1 x i8]* @p_str437, [1 x i8]* @p_str438, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str439, [1 x i8]* @p_str440)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str428, i32 0, i32 0, [1 x i8]* @p_str429, [1 x i8]* @p_str430, [1 x i8]* @p_str431, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str432, [1 x i8]* @p_str433)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str421, i32 0, i32 0, [1 x i8]* @p_str422, [1 x i8]* @p_str423, [1 x i8]* @p_str424, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str425, [1 x i8]* @p_str426)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str414, i32 0, i32 0, [1 x i8]* @p_str415, [1 x i8]* @p_str416, [1 x i8]* @p_str417, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str418, [1 x i8]* @p_str419)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str407, i32 0, i32 0, [1 x i8]* @p_str408, [1 x i8]* @p_str409, [1 x i8]* @p_str410, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str411, [1 x i8]* @p_str412)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str400, i32 0, i32 0, [1 x i8]* @p_str401, [1 x i8]* @p_str402, [1 x i8]* @p_str403, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str404, [1 x i8]* @p_str405)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str393, i32 0, i32 0, [1 x i8]* @p_str394, [1 x i8]* @p_str395, [1 x i8]* @p_str396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str397, [1 x i8]* @p_str398)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str386, i32 0, i32 0, [1 x i8]* @p_str387, [1 x i8]* @p_str388, [1 x i8]* @p_str389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str390, [1 x i8]* @p_str391)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str379, i32 0, i32 0, [1 x i8]* @p_str380, [1 x i8]* @p_str381, [1 x i8]* @p_str382, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str383, [1 x i8]* @p_str384)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str372, i32 0, i32 0, [1 x i8]* @p_str373, [1 x i8]* @p_str374, [1 x i8]* @p_str375, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str376, [1 x i8]* @p_str377)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.60ns)   --->   "br label %branch7" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%i_in_0 = phi i3 [ 0, %0 ], [ %i_in, %branch7.backedge ]"   --->   Operation 57 'phi' 'i_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.49ns)   --->   "%icmp_ln36 = icmp eq i3 %i_in_0, -4" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 58 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.57ns)   --->   "%i_in = add i3 %i_in_0, 1" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 60 'add' 'i_in' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.critedge, label %hls_label_16" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i3 %i_in_0 to i2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 62 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln203, label %branch248 [
    i2 0, label %hls_label_16.branch224_crit_edge
    i2 1, label %branch232
    i2 -2, label %branch240
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 63 'switch' <Predicate = (!icmp_ln36)> <Delay = 0.65>
ST_2 : Operation 64 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln203, label %branch217 [
    i2 0, label %branch224.branch193_crit_edge
    i2 1, label %branch201
    i2 -2, label %branch209
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 64 'switch' <Predicate = (!icmp_ln36)> <Delay = 0.65>
ST_2 : Operation 65 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln203, label %branch186 [
    i2 0, label %branch193.branch162_crit_edge
    i2 1, label %branch170
    i2 -2, label %branch178
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 65 'switch' <Predicate = (!icmp_ln36)> <Delay = 0.65>
ST_2 : Operation 66 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln203, label %branch155 [
    i2 0, label %branch162.branch131_crit_edge
    i2 1, label %branch139
    i2 -2, label %branch147
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 66 'switch' <Predicate = (!icmp_ln36)> <Delay = 0.65>
ST_2 : Operation 67 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln203, label %branch124 [
    i2 0, label %branch131.branch100_crit_edge
    i2 1, label %branch108
    i2 -2, label %branch116
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 67 'switch' <Predicate = (!icmp_ln36)> <Delay = 0.65>
ST_2 : Operation 68 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln203, label %branch93 [
    i2 0, label %branch100.branch69_crit_edge
    i2 1, label %branch77
    i2 -2, label %branch85
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 68 'switch' <Predicate = (!icmp_ln36)> <Delay = 0.65>
ST_2 : Operation 69 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln203, label %branch62 [
    i2 0, label %branch69.branch38_crit_edge
    i2 1, label %branch46
    i2 -2, label %branch54
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 69 'switch' <Predicate = (!icmp_ln36)> <Delay = 0.65>
ST_2 : Operation 70 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln203, label %branch31 [
    i2 0, label %branch38.branch7.backedge_crit_edge
    i2 1, label %branch15
    i2 -2, label %branch23
  ]" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 70 'switch' <Predicate = (!icmp_ln36)> <Delay = 0.65>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br label %branch7"   --->   Operation 71 'br' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str21) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [firmware/nnet_utils/nnet_dense_stream.h:37]   --->   Operation 73 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 74 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp)" [firmware/nnet_utils/nnet_dense_stream.h:39]   --->   Operation 75 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.45ns)   --->   "%empty_72 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %data_stream_V_data_0_V, i32* %data_stream_V_data_1_V, i32* %data_stream_V_data_2_V, i32* %data_stream_V_data_3_V, i32* %data_stream_V_data_4_V, i32* %data_stream_V_data_5_V, i32* %data_stream_V_data_6_V, i32* %data_stream_V_data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 76 'read' 'empty_72' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_72, 0" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 77 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_72, 1" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 78 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_72, 2" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 79 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_72, 3" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 80 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_72, 4" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 81 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_72, 5" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 82 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_72, 6" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 83 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_72, 7" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 84 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %data_0_V, i32* %data_24_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 85 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %branch224" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 86 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %data_0_V, i32* %data_24_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 87 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %branch224" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 88 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "store i32 %data_0_V, i32* %data_24_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 89 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %branch224" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 90 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "store i32 %data_0_V, i32* %data_24_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 91 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "br label %branch224" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 92 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "store i32 %data_1_V, i32* %data_25_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 93 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br label %branch193" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 94 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "store i32 %data_1_V, i32* %data_25_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 95 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br label %branch193" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 96 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "store i32 %data_1_V, i32* %data_25_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 97 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "br label %branch193" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 98 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "store i32 %data_1_V, i32* %data_25_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 99 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br label %branch193" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 100 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "store i32 %data_2_V, i32* %data_26_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 101 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %branch162" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 102 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "store i32 %data_2_V, i32* %data_26_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 103 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br label %branch162" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 104 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "store i32 %data_2_V, i32* %data_26_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 105 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %branch162" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 106 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "store i32 %data_2_V, i32* %data_26_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 107 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %branch162" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 108 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "store i32 %data_3_V, i32* %data_27_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 109 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %branch131" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 110 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "store i32 %data_3_V, i32* %data_27_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 111 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %branch131" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 112 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "store i32 %data_3_V, i32* %data_27_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 113 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br label %branch131" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 114 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "store i32 %data_3_V, i32* %data_27_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 115 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br label %branch131" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 116 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "store i32 %data_4_V, i32* %data_28_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 117 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 118 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "store i32 %data_4_V, i32* %data_28_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 119 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 120 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "store i32 %data_4_V, i32* %data_28_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 121 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 122 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "store i32 %data_4_V, i32* %data_28_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 123 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br label %branch100" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 124 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %data_5_V, i32* %data_29_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 125 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br label %branch69" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 126 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "store i32 %data_5_V, i32* %data_29_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 127 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br label %branch69" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 128 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "store i32 %data_5_V, i32* %data_29_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 129 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br label %branch69" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 130 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "store i32 %data_5_V, i32* %data_29_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 131 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br label %branch69" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 132 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "store i32 %data_6_V, i32* %data_30_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 133 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br label %branch38" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 134 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "store i32 %data_6_V, i32* %data_30_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 135 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %branch38" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 136 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "store i32 %data_6_V, i32* %data_30_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 137 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "br label %branch38" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 138 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "store i32 %data_6_V, i32* %data_30_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 139 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "br label %branch38" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 140 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "store i32 %data_7_V, i32* %data_31_V_2" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 141 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "br label %branch7.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 142 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "store i32 %data_7_V, i32* %data_31_V_1" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 143 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br label %branch7.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 144 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "store i32 %data_7_V, i32* %data_31_V" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 145 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "br label %branch7.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 146 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "store i32 %data_7_V, i32* %data_31_V_3" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 147 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "br label %branch7.backedge" [firmware/nnet_utils/nnet_dense_stream.h:44]   --->   Operation 148 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%data_24_V_load = load i32* %data_24_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 149 'load' 'data_24_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%data_25_V_load = load i32* %data_25_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 150 'load' 'data_25_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%data_26_V_load = load i32* %data_26_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 151 'load' 'data_26_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%data_27_V_load = load i32* %data_27_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 152 'load' 'data_27_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%data_28_V_load = load i32* %data_28_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 153 'load' 'data_28_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%data_29_V_load = load i32* %data_29_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 154 'load' 'data_29_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%data_30_V_load = load i32* %data_30_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 155 'load' 'data_30_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%data_31_V_load = load i32* %data_31_V" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 156 'load' 'data_31_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%data_24_V_1_load = load i32* %data_24_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 157 'load' 'data_24_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%data_25_V_1_load = load i32* %data_25_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 158 'load' 'data_25_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%data_26_V_1_load = load i32* %data_26_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 159 'load' 'data_26_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%data_27_V_1_load = load i32* %data_27_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 160 'load' 'data_27_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%data_28_V_1_load = load i32* %data_28_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 161 'load' 'data_28_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%data_29_V_1_load = load i32* %data_29_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 162 'load' 'data_29_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%data_30_V_1_load = load i32* %data_30_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 163 'load' 'data_30_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%data_31_V_1_load = load i32* %data_31_V_1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 164 'load' 'data_31_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%data_24_V_2_load = load i32* %data_24_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 165 'load' 'data_24_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%data_25_V_2_load = load i32* %data_25_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 166 'load' 'data_25_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%data_26_V_2_load = load i32* %data_26_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 167 'load' 'data_26_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%data_27_V_2_load = load i32* %data_27_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 168 'load' 'data_27_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%data_28_V_2_load = load i32* %data_28_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 169 'load' 'data_28_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%data_29_V_2_load = load i32* %data_29_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 170 'load' 'data_29_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%data_30_V_2_load = load i32* %data_30_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 171 'load' 'data_30_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%data_31_V_2_load = load i32* %data_31_V_2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 172 'load' 'data_31_V_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%data_24_V_3_load = load i32* %data_24_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 173 'load' 'data_24_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%data_25_V_3_load = load i32* %data_25_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 174 'load' 'data_25_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%data_26_V_3_load = load i32* %data_26_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 175 'load' 'data_26_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%data_27_V_3_load = load i32* %data_27_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 176 'load' 'data_27_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%data_28_V_3_load = load i32* %data_28_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 177 'load' 'data_28_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%data_29_V_3_load = load i32* %data_29_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 178 'load' 'data_29_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%data_30_V_3_load = load i32* %data_30_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 179 'load' 'data_30_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%data_31_V_3_load = load i32* %data_31_V_3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 180 'load' 'data_31_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [2/2] (0.60ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_wrapper<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config9>"(i32 %data_24_V_load, i32 %data_25_V_load, i32 %data_26_V_load, i32 %data_27_V_load, i32 %data_28_V_load, i32 %data_29_V_load, i32 %data_30_V_load, i32 %data_31_V_load, i32 %data_24_V_1_load, i32 %data_25_V_1_load, i32 %data_26_V_1_load, i32 %data_27_V_1_load, i32 %data_28_V_1_load, i32 %data_29_V_1_load, i32 %data_30_V_1_load, i32 %data_31_V_1_load, i32 %data_24_V_2_load, i32 %data_25_V_2_load, i32 %data_26_V_2_load, i32 %data_27_V_2_load, i32 %data_28_V_2_load, i32 %data_29_V_2_load, i32 %data_30_V_2_load, i32 %data_31_V_2_load, i32 %data_24_V_3_load, i32 %data_25_V_3_load, i32 %data_26_V_3_load, i32 %data_27_V_3_load, i32 %data_28_V_3_load, i32 %data_29_V_3_load, i32 %data_30_V_3_load, i32 %data_31_V_3_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 181 'call' 'call_ret' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 6.61>
ST_5 : Operation 182 [1/2] (5.15ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_wrapper<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config9>"(i32 %data_24_V_load, i32 %data_25_V_load, i32 %data_26_V_load, i32 %data_27_V_load, i32 %data_28_V_load, i32 %data_29_V_load, i32 %data_30_V_load, i32 %data_31_V_load, i32 %data_24_V_1_load, i32 %data_25_V_1_load, i32 %data_26_V_1_load, i32 %data_27_V_1_load, i32 %data_28_V_1_load, i32 %data_29_V_1_load, i32 %data_30_V_1_load, i32 %data_31_V_1_load, i32 %data_24_V_2_load, i32 %data_25_V_2_load, i32 %data_26_V_2_load, i32 %data_27_V_2_load, i32 %data_28_V_2_load, i32 %data_29_V_2_load, i32 %data_30_V_2_load, i32 %data_31_V_2_load, i32 %data_24_V_3_load, i32 %data_25_V_3_load, i32 %data_26_V_3_load, i32 %data_27_V_3_load, i32 %data_28_V_3_load, i32 %data_29_V_3_load, i32 %data_30_V_3_load, i32 %data_31_V_3_load)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 182 'call' 'call_ret' <Predicate = true> <Delay = 5.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 183 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 184 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 185 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 186 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 187 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 188 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 189 'extractvalue' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 190 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 191 'extractvalue' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 192 'extractvalue' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:51]   --->   Operation 193 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %res_stream_V_data_0_V, i32* %res_stream_V_data_1_V, i32* %res_stream_V_data_2_V, i32* %res_stream_V_data_3_V, i32* %res_stream_V_data_4_V, i32* %res_stream_V_data_5_V, i32* %res_stream_V_data_6_V, i32* %res_stream_V_data_7_V, i32* %res_stream_V_data_8_V, i32* %res_stream_V_data_9_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V, i32 %tmp_data_4_V, i32 %tmp_data_5_V, i32 %tmp_data_6_V, i32 %tmp_data_7_V, i32 %tmp_data_8_V, i32 %tmp_data_9_V)" [firmware/nnet_utils/nnet_dense_stream.h:62]   --->   Operation 194 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 195 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_in') with incoming values : ('i_in', firmware/nnet_utils/nnet_dense_stream.h:36) [73]  (0.603 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('i_in') with incoming values : ('i_in', firmware/nnet_utils/nnet_dense_stream.h:36) [73]  (0 ns)
	blocking operation 0.656 ns on control path)

 <State 3>: 1.46ns
The critical path consists of the following:
	fifo read on port 'data_stream_V_data_0_V' (firmware/nnet_utils/nnet_dense_stream.h:40) [83]  (1.46 ns)
	'store' operation ('store_ln44', firmware/nnet_utils/nnet_dense_stream.h:44) of variable 'data[6].V', firmware/nnet_utils/nnet_dense_stream.h:40 on local variable 'data[30].V' [188]  (0 ns)

 <State 4>: 0.603ns
The critical path consists of the following:
	'load' operation ('data_24_V_load', firmware/nnet_utils/nnet_dense_stream.h:48) on local variable 'data[24].V' [207]  (0 ns)
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config9>' [239]  (0.603 ns)

 <State 5>: 6.62ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config9>' [239]  (5.16 ns)
	fifo write on port 'res_stream_V_data_0_V' (firmware/nnet_utils/nnet_dense_stream.h:62) [251]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
