// Seed: 2769529977
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    input wor id_7,
    input wand id_8,
    output wire id_9,
    input wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    output wor id_14,
    input wor id_15,
    output uwire id_16,
    output uwire id_17,
    output tri1 id_18,
    output tri id_19,
    input wand id_20,
    input supply1 id_21,
    input wand id_22,
    input wire id_23,
    output wand id_24
);
  wire id_26 = !id_15;
  wire id_27;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2
);
  assign id_4 = id_0;
  wire id_5;
  module_0(
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4,
      id_0,
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_2,
      id_4,
      id_4
  );
endmodule
