// Seed: 175374707
module module_0 (
    output wire  id_0,
    output tri   id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  uwire id_4,
    input  tri   id_5
);
  wire id_7;
  assign id_1 = id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd93
) (
    input tri1 id_0,
    output tri id_1,
    input uwire id_2,
    output supply0 _id_3
);
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_4 = 0;
  always @(1) begin : LABEL_0
    $clog2(id_3);
    ;
  end
  logic [id_3  ^  1 'b0 : -1] id_5;
  ;
endmodule : SymbolIdentifier
