{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 17:21:58 2013 " "Info: Processing started: Fri Jun 21 17:21:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ba22 -c ba22 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ba22 -c ba22" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BA22_PIC_INTS ba22_top_qmem.v(168) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at ba22_top_qmem.v(168): text macro \"BA22_PIC_INTS\" is undefined" {  } { { "src/ba22_top_qmem.v" "" { Text "C:/Dropbox/Bolsista Eduardo/ba22/projetoQuartus/src/ba22_top_qmem.v" 168 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ba22_top_qmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ba22_top_qmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ba22_top_qmem " "Info: Found entity 1: ba22_top_qmem" {  } { { "src/ba22_top_qmem.v" "" { Text "C:/Dropbox/Bolsista Eduardo/ba22/projetoQuartus/src/ba22_top_qmem.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ben_le_sel ba22_top_qmem.v(357) " "Warning (10236): Verilog HDL Implicit Net warning at ba22_top_qmem.v(357): created implicit net for \"ben_le_sel\"" {  } { { "src/ba22_top_qmem.v" "" { Text "C:/Dropbox/Bolsista Eduardo/ba22/projetoQuartus/src/ba22_top_qmem.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "ba22 " "Error: Top-level design entity \"ba22\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Error: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 21 17:22:15 2013 " "Error: Processing ended: Fri Jun 21 17:22:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Error: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
