Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 07:10:02 2024
| Host         : YeYeTheLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    72          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (160)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clock_divider/clkDiv_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: uart_inst/baud_generator/baud_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vga_display/vga_c/r_25MHz_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vga_display/vga_c/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (160)
--------------------------------------------------
 There are 160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.815        0.000                      0                  152        0.179        0.000                      0                  152        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.815        0.000                      0                  128        0.179        0.000                      0                  128        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.665        0.000                      0                   24        0.510        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 2.506ns (43.806%)  route 3.215ns (56.194%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          1.100    10.805    uart_inst/baud_generator/clear
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.443    14.784    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.620    uart_inst/baud_generator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 2.506ns (43.806%)  route 3.215ns (56.194%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          1.100    10.805    uart_inst/baud_generator/clear
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.443    14.784    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.620    uart_inst/baud_generator/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 2.506ns (43.806%)  route 3.215ns (56.194%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          1.100    10.805    uart_inst/baud_generator/clear
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.443    14.784    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[2]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.620    uart_inst/baud_generator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 2.506ns (43.806%)  route 3.215ns (56.194%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          1.100    10.805    uart_inst/baud_generator/clear
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.443    14.784    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[3]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.620    uart_inst/baud_generator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 2.506ns (44.912%)  route 3.074ns (55.088%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          0.960    10.664    uart_inst/baud_generator/clear
    SLICE_X35Y43         FDRE                                         r  uart_inst/baud_generator/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.444    14.785    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y43         FDRE                                         r  uart_inst/baud_generator/count_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart_inst/baud_generator/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 2.506ns (44.912%)  route 3.074ns (55.088%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          0.960    10.664    uart_inst/baud_generator/clear
    SLICE_X35Y43         FDRE                                         r  uart_inst/baud_generator/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.444    14.785    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y43         FDRE                                         r  uart_inst/baud_generator/count_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart_inst/baud_generator/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 2.506ns (44.912%)  route 3.074ns (55.088%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          0.960    10.664    uart_inst/baud_generator/clear
    SLICE_X35Y43         FDRE                                         r  uart_inst/baud_generator/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.444    14.785    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y43         FDRE                                         r  uart_inst/baud_generator/count_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart_inst/baud_generator/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 2.506ns (44.912%)  route 3.074ns (55.088%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          0.960    10.664    uart_inst/baud_generator/clear
    SLICE_X35Y43         FDRE                                         r  uart_inst/baud_generator/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.444    14.785    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y43         FDRE                                         r  uart_inst/baud_generator/count_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart_inst/baud_generator/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.506ns (44.964%)  route 3.067ns (55.036%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          0.953    10.658    uart_inst/baud_generator/clear
    SLICE_X35Y49         FDRE                                         r  uart_inst/baud_generator/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.445    14.786    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y49         FDRE                                         r  uart_inst/baud_generator/count_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart_inst/baud_generator/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 uart_inst/baud_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.506ns (44.964%)  route 3.067ns (55.036%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart_inst/baud_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_inst/baud_generator/count_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    uart_inst/baud_generator/count_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  uart_inst/baud_generator/count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    uart_inst/baud_generator/count_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  uart_inst/baud_generator/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    uart_inst/baud_generator/count_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  uart_inst/baud_generator/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    uart_inst/baud_generator/count_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  uart_inst/baud_generator/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    uart_inst/baud_generator/count_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  uart_inst/baud_generator/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    uart_inst/baud_generator/count_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  uart_inst/baud_generator/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    uart_inst/baud_generator/count_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  uart_inst/baud_generator/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    uart_inst/baud_generator/count_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  uart_inst/baud_generator/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    uart_inst/baud_generator/count_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  uart_inst/baud_generator/count[0]_i_7/O
                         net (fo=1, routed)           0.604     9.581    uart_inst/baud_generator/count[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  uart_inst/baud_generator/count[0]_i_1__1/O
                         net (fo=33, routed)          0.953    10.658    uart_inst/baud_generator/clear
    SLICE_X35Y49         FDRE                                         r  uart_inst/baud_generator/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.445    14.786    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y49         FDRE                                         r  uart_inst/baud_generator/count_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart_inst/baud_generator/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  3.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debounce_btnC/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnC/DFF2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.742%)  route 0.353ns (68.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.553     1.436    debounce_btnC/DFF1/Q_reg_0
    SLICE_X34Y20         FDRE                                         r  debounce_btnC/DFF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  debounce_btnC/DFF1/Q_reg/Q
                         net (fo=2, routed)           0.353     1.953    debounce_btnC/DFF2/D
    SLICE_X36Y20         FDRE                                         r  debounce_btnC/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.948    debounce_btnC/DFF2/Q_reg_1
    SLICE_X36Y20         FDRE                                         r  debounce_btnC/DFF2/Q_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.075     1.774    debounce_btnC/DFF2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debounce_btnU/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnU/DFF2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/DFF1/Q_reg_1
    SLICE_X36Y40         FDRE                                         r  debounce_btnU/DFF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounce_btnU/DFF1/Q_reg/Q
                         net (fo=2, routed)           0.130     1.717    debounce_btnU/DFF2/Q_reg_1
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.831     1.958    debounce_btnU/DFF2/Q_reg_2
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/DFF2/Q_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.075     1.536    debounce_btnU/DFF2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 debounce_btnC/DFF2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnC/signal_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    debounce_btnC/DFF2/Q_reg_1
    SLICE_X36Y20         FDRE                                         r  debounce_btnC/DFF2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  debounce_btnC/DFF2/Q_reg/Q
                         net (fo=1, routed)           0.062     1.627    debounce_btnC/DFF2/Q
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.099     1.726 r  debounce_btnC/DFF2/signal_out_i_1/O
                         net (fo=1, routed)           0.000     1.726    debounce_btnC/DFF2_n_0
    SLICE_X36Y20         FDRE                                         r  debounce_btnC/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.948    debounce_btnC/Q_reg
    SLICE_X36Y20         FDRE                                         r  debounce_btnC/signal_out_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.091     1.528    debounce_btnC/signal_out_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 debounce_btnU/DFF2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnU/signal_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/DFF2/Q_reg_2
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/DFF2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  debounce_btnU/DFF2/Q_reg/Q
                         net (fo=1, routed)           0.062     1.635    debounce_btnU/DFF2/Q_reg_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.099     1.734 r  debounce_btnU/DFF2/signal_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.734    debounce_btnU/DFF2_n_0
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.831     1.958    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.091     1.536    debounce_btnU/signal_out_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.441    clock_divider/clkDiv_reg_0
    SLICE_X52Y19         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  clock_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.780    clock_divider/counter[0]
    SLICE_X52Y19         LUT1 (Prop_lut1_I0_O)        0.043     1.823 r  clock_divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    clock_divider/p_1_in[0]
    SLICE_X52Y19         FDRE                                         r  clock_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     1.954    clock_divider/clkDiv_reg_0
    SLICE_X52Y19         FDRE                                         r  clock_divider/counter_reg[0]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.133     1.574    clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_display/vga_c/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.610%)  route 0.174ns (48.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X43Y44         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_display/vga_c/h_count_reg_reg[6]/Q
                         net (fo=16, routed)          0.174     1.762    vga_display/vga_c/h_count_reg_reg[8]_1[6]
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  vga_display/vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga_display/vga_c/h_sync_next
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/h_sync_reg_reg/C
                         clock pessimism             -0.498     1.462    
    SLICE_X40Y44         FDCE (Hold_fdce_C_D)         0.091     1.553    vga_display/vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.557     1.440    clock_divider/clkDiv_reg_0
    SLICE_X53Y20         FDRE                                         r  clock_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clock_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.698    clock_divider/counter[12]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clock_divider/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.806    clock_divider/p_1_in[12]
    SLICE_X53Y20         FDRE                                         r  clock_divider/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.826     1.953    clock_divider/clkDiv_reg_0
    SLICE_X53Y20         FDRE                                         r  clock_divider/counter_reg[12]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    clock_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.559     1.442    clock_divider/clkDiv_reg_0
    SLICE_X53Y18         FDRE                                         r  clock_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clock_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.700    clock_divider/counter[4]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  clock_divider/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.808    clock_divider/p_1_in[4]
    SLICE_X53Y18         FDRE                                         r  clock_divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.828     1.955    clock_divider/clkDiv_reg_0
    SLICE_X53Y18         FDRE                                         r  clock_divider/counter_reg[4]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X53Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_inst/baud_generator/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y44         FDRE                                         r  uart_inst/baud_generator/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_inst/baud_generator/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    uart_inst/baud_generator/count_reg[11]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart_inst/baud_generator/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart_inst/baud_generator/count_reg[8]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  uart_inst/baud_generator/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.831     1.958    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y44         FDRE                                         r  uart_inst/baud_generator/count_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    uart_inst/baud_generator/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_inst/baud_generator/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_generator/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y45         FDRE                                         r  uart_inst/baud_generator/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_inst/baud_generator/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    uart_inst/baud_generator/count_reg[15]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart_inst/baud_generator/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart_inst/baud_generator/count_reg[12]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  uart_inst/baud_generator/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.831     1.958    uart_inst/baud_generator/baud_reg_0
    SLICE_X35Y45         FDRE                                         r  uart_inst/baud_generator/count_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    uart_inst/baud_generator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y23   clock_divider/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y19   clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y20   clock_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y20   clock_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y20   clock_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   clock_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   clock_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   clock_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   clock_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   clock_divider/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   clock_divider/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   clock_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   clock_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   clock_divider/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   clock_divider/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   clock_divider/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.541%)  route 1.402ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.402     6.943    vga_display/vga_c/AR[0]
    SLICE_X43Y44         FDCE                                         f  vga_display/vga_c/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447    14.788    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X43Y44         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    vga_display/vga_c/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.541%)  route 1.402ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.402     6.943    vga_display/vga_c/AR[0]
    SLICE_X43Y44         FDCE                                         f  vga_display/vga_c/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447    14.788    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X43Y44         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    vga_display/vga_c/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.541%)  route 1.402ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.402     6.943    vga_display/vga_c/AR[0]
    SLICE_X43Y44         FDCE                                         f  vga_display/vga_c/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447    14.788    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X43Y44         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    vga_display/vga_c/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.541%)  route 1.402ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.402     6.943    vga_display/vga_c/AR[0]
    SLICE_X43Y44         FDCE                                         f  vga_display/vga_c/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447    14.788    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X43Y44         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[7]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    vga_display/vga_c/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.456ns (24.577%)  route 1.399ns (75.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.399     6.941    vga_display/vga_c/AR[0]
    SLICE_X36Y45         FDCE                                         f  vga_display/vga_c/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.445    14.786    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X36Y45         FDCE                                         r  vga_display/vga_c/r_25MHz_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    vga_display/vga_c/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.456ns (24.577%)  route 1.399ns (75.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.399     6.941    vga_display/vga_c/AR[0]
    SLICE_X36Y45         FDCE                                         f  vga_display/vga_c/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.445    14.786    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X36Y45         FDCE                                         r  vga_display/vga_c/r_25MHz_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    vga_display/vga_c/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.541%)  route 1.402ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.402     6.943    vga_display/vga_c/AR[0]
    SLICE_X42Y44         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447    14.788    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y44         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    vga_display/vga_c/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.541%)  route 1.402ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.402     6.943    vga_display/vga_c/AR[0]
    SLICE_X42Y44         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447    14.788    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y44         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    vga_display/vga_c/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.541%)  route 1.402ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.402     6.943    vga_display/vga_c/AR[0]
    SLICE_X42Y44         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447    14.788    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[7]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y44         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    vga_display/vga_c/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.541%)  route 1.402ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.564     5.085    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          1.402     6.943    vga_display/vga_c/AR[0]
    SLICE_X42Y44         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447    14.788    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[8]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y44         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    vga_display/vga_c/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  7.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.050%)  route 0.313ns (68.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.313     1.899    vga_display/vga_c/AR[0]
    SLICE_X41Y42         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X41Y42         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[9]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X41Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    vga_display/vga_c/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.787%)  route 0.332ns (70.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.332     1.918    vga_display/vga_c/AR[0]
    SLICE_X39Y42         FDCE                                         f  vga_display/vga_c/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.831     1.958    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X39Y42         FDCE                                         r  vga_display/vga_c/v_sync_reg_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X39Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    vga_display/vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.916%)  route 0.403ns (74.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.403     1.989    vga_display/vga_c/AR[0]
    SLICE_X39Y43         FDCE                                         f  vga_display/vga_c/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X39Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[8]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X39Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    vga_display/vga_c/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.916%)  route 0.403ns (74.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.403     1.989    vga_display/vga_c/AR[0]
    SLICE_X39Y43         FDCE                                         f  vga_display/vga_c/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X39Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[9]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X39Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    vga_display/vga_c/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.506%)  route 0.459ns (76.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.459     2.045    vga_display/vga_c/AR[0]
    SLICE_X40Y44         FDCE                                         f  vga_display/vga_c/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/h_sync_reg_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    vga_display/vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.506%)  route 0.459ns (76.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.459     2.045    vga_display/vga_c/AR[0]
    SLICE_X40Y44         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[0]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    vga_display/vga_c/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.506%)  route 0.459ns (76.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.459     2.045    vga_display/vga_c/AR[0]
    SLICE_X40Y44         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[1]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    vga_display/vga_c/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.506%)  route 0.459ns (76.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.459     2.045    vga_display/vga_c/AR[0]
    SLICE_X40Y44         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    vga_display/vga_c/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.506%)  route 0.459ns (76.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.459     2.045    vga_display/vga_c/AR[0]
    SLICE_X40Y44         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    vga_display/vga_c/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.936%)  route 0.474ns (77.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.474     2.060    vga_display/vga_c/AR[0]
    SLICE_X38Y44         FDCE                                         f  vga_display/vga_c/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X38Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[2]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    vga_display/vga_c/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.665    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.559ns  (logic 5.461ns (43.486%)  route 7.098ns (56.514%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           3.255     4.706    uart_inst/temp_reg[7][4]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.830 r  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.308     6.137    uart_inst/sel0[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I2_O)        0.152     6.289 r  uart_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.535     8.824    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    12.559 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.559    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.339ns  (logic 5.456ns (44.220%)  route 6.882ns (55.780%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           3.255     4.706    uart_inst/temp_reg[7][4]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.830 r  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.316     6.145    uart_inst/sel0[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I1_O)        0.146     6.291 r  uart_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.312     8.603    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735    12.339 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.339    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.112ns  (logic 5.234ns (43.214%)  route 6.878ns (56.786%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           3.255     4.706    uart_inst/temp_reg[7][4]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.830 f  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.316     6.145    uart_inst/sel0[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  uart_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.307     8.576    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.112 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.112    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.064ns  (logic 5.464ns (45.295%)  route 6.599ns (54.705%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           3.255     4.706    uart_inst/temp_reg[7][4]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.830 r  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.035     5.864    uart_inst/sel0[0]
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.150     6.014 r  uart_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.310     8.324    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    12.064 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.064    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.825ns  (logic 5.228ns (44.212%)  route 6.597ns (55.788%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           3.255     4.706    uart_inst/temp_reg[7][4]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.830 r  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.035     5.864    uart_inst/sel0[0]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     5.988 r  uart_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.307     8.295    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.825 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.825    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.741ns  (logic 5.203ns (44.316%)  route 6.538ns (55.684%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           3.255     4.706    uart_inst/temp_reg[7][4]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.830 r  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.308     6.137    uart_inst/sel0[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.261 r  uart_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.975     8.237    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.741 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.741    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.523ns  (logic 5.218ns (45.282%)  route 6.305ns (54.718%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           3.222     4.672    uart_inst/temp_reg[7][6]
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.796 r  uart_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.972     5.768    uart_inst/sel0[2]
    SLICE_X52Y17         LUT4 (Prop_lut4_I2_O)        0.124     5.892 r  uart_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.111     8.003    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.523 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.523    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 3.961ns (45.064%)  route 4.829ns (54.936%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE                         0.000     0.000 r  uart_inst/transmitter/bit_out_reg/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_inst/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           4.829     5.285    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     8.790 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.790    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JB[0]
                            (input port)
  Destination:            uart_inst/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.222ns  (logic 1.589ns (19.327%)  route 6.633ns (80.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  JB[0] (IN)
                         net (fo=0)                   0.000     0.000    JB[0]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  JB_IBUF[0]_inst/O
                         net (fo=11, routed)          6.633     8.098    uart_inst/receiver/D[0]
    SLICE_X49Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.222 r  uart_inst/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     8.222    uart_inst/receiver/receiving_i_1_n_0
    SLICE_X49Y19         FDRE                                         r  uart_inst/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JB[0]
                            (input port)
  Destination:            uart_inst/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 1.589ns (19.900%)  route 6.396ns (80.100%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  JB[0] (IN)
                         net (fo=0)                   0.000     0.000    JB[0]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  JB_IBUF[0]_inst/O
                         net (fo=11, routed)          6.396     7.861    uart_inst/receiver/D[0]
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.985 r  uart_inst/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     7.985    uart_inst/receiver/received_i_1_n_0
    SLICE_X49Y19         FDRE                                         r  uart_inst/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE                         0.000     0.000 r  uart_inst/receiver/last_bit_reg/C
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_inst/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart_inst/receiver/last_bit
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart_inst/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart_inst/receiver/receiving_i_1_n_0
    SLICE_X49Y19         FDRE                                         r  uart_inst/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE                         0.000     0.000 r  uart_inst/receiver/last_bit_reg/C
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart_inst/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart_inst/receiver/last_bit
    SLICE_X49Y19         LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart_inst/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart_inst/receiver/received_i_1_n_0
    SLICE_X49Y19         FDRE                                         r  uart_inst/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  uart_inst/transmitter/count_reg[1]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    uart_inst/transmitter/count_reg[1]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  uart_inst/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.306    uart_inst/transmitter/p_0_in__0[2]
    SLICE_X38Y17         FDRE                                         r  uart_inst/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  uart_inst/transmitter/count_reg[1]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.124     0.265    uart_inst/transmitter/count_reg[1]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.310 r  uart_inst/transmitter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    uart_inst/transmitter/p_0_in__0[3]
    SLICE_X38Y17         FDRE                                         r  uart_inst/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/transmitter/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  uart_inst/transmitter/count_reg[1]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.124     0.265    uart_inst/transmitter/count_reg[1]
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.048     0.313 r  uart_inst/transmitter/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.313    uart_inst/transmitter/count[4]_i_1__0_n_0
    SLICE_X38Y17         FDRE                                         r  uart_inst/transmitter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/transmitter/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE                         0.000     0.000 r  uart_inst/transmitter/count_reg[6]/C
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart_inst/transmitter/count_reg[6]/Q
                         net (fo=8, routed)           0.089     0.237    uart_inst/transmitter/count_reg[6]
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.098     0.335 r  uart_inst/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.335    uart_inst/transmitter/p_0_in__0[7]
    SLICE_X38Y18         FDRE                                         r  uart_inst/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.226ns (64.701%)  route 0.123ns (35.299%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  uart_inst/receiver/count_reg[0]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_inst/receiver/count_reg[0]/Q
                         net (fo=11, routed)          0.123     0.251    uart_inst/receiver/count_reg[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.098     0.349 r  uart_inst/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.349    uart_inst/receiver/p_0_in[5]
    SLICE_X48Y21         FDRE                                         r  uart_inst/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.209ns (58.628%)  route 0.147ns (41.372%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE                         0.000     0.000 r  uart_inst/transmitter/count_reg[0]/C
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_inst/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.147     0.311    uart_inst/transmitter/count_reg[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.045     0.356 r  uart_inst/transmitter/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.356    uart_inst/transmitter/count[5]_i_1__0_n_0
    SLICE_X38Y17         FDRE                                         r  uart_inst/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE                         0.000     0.000 r  uart_inst/transmitter/count_reg[7]/C
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uart_inst/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.166     0.330    uart_inst/transmitter/count_reg[7]
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.375 r  uart_inst/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.375    uart_inst/transmitter/sending_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  uart_inst/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/receiver/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/receiver/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.184ns (48.444%)  route 0.196ns (51.556%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  uart_inst/receiver/count_reg[1]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/receiver/count_reg[1]/Q
                         net (fo=16, routed)          0.196     0.337    uart_inst/receiver/count_reg[1]
    SLICE_X48Y21         LUT5 (Prop_lut5_I4_O)        0.043     0.380 r  uart_inst/receiver/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.380    uart_inst/receiver/p_0_in[4]
    SLICE_X48Y21         FDRE                                         r  uart_inst/receiver/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 3.051ns (29.136%)  route 7.420ns (70.864%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.087    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  vga_display/vga_c/v_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.478     7.021    vga_display/vga_c/Q[1]
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.145 r  vga_display/vga_c/rgb_reg3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.145    vga_display/vga_c_n_26
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.678 r  vga_display/rgb_reg3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.678    vga_display/rgb_reg3_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.795    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.118 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.289     9.408    vga_display/vga_c/O[1]
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.306     9.714 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_1/O
                         net (fo=2, routed)           0.961    10.675    vga_display/vga_c/DI[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.799 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.799    vga_display/vga_c_n_62
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.290 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.990    12.280    vga_display/vga_c/rgb_reg[10]_i_4_0[0]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.329    12.609 r  vga_display/vga_c/rgb_reg[10]_i_12/O
                         net (fo=1, routed)           1.015    13.624    vga_display/vga_c/rgb_reg[10]_i_12_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.748 r  vga_display/vga_c/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.902    14.650    vga_display/vga_c/rgb_reg[10]_i_4_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124    14.774 r  vga_display/vga_c/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.785    15.559    vga_display/vga_c_n_50
    SLICE_X38Y43         FDCE                                         r  vga_display/rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 3.051ns (29.673%)  route 7.231ns (70.327%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.087    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  vga_display/vga_c/v_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.478     7.021    vga_display/vga_c/Q[1]
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.145 r  vga_display/vga_c/rgb_reg3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.145    vga_display/vga_c_n_26
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.678 r  vga_display/rgb_reg3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.678    vga_display/rgb_reg3_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.795    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.118 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.289     9.408    vga_display/vga_c/O[1]
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.306     9.714 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_1/O
                         net (fo=2, routed)           0.961    10.675    vga_display/vga_c/DI[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.799 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.799    vga_display/vga_c_n_62
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.290 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.990    12.280    vga_display/vga_c/rgb_reg[10]_i_4_0[0]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.329    12.609 r  vga_display/vga_c/rgb_reg[10]_i_12/O
                         net (fo=1, routed)           1.015    13.624    vga_display/vga_c/rgb_reg[10]_i_12_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.748 r  vga_display/vga_c/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.902    14.650    vga_display/vga_c/rgb_reg[10]_i_4_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124    14.774 r  vga_display/vga_c/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.596    15.369    vga_display/vga_c_n_50
    SLICE_X38Y43         FDCE                                         r  vga_display/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.715ns  (logic 3.077ns (31.671%)  route 6.638ns (68.329%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.087    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  vga_display/vga_c/v_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.478     7.021    vga_display/vga_c/Q[1]
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.145 r  vga_display/vga_c/rgb_reg3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.145    vga_display/vga_c_n_26
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.678 r  vga_display/rgb_reg3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.678    vga_display/rgb_reg3_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.795    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.118 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.289     9.408    vga_display/vga_c/O[1]
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.306     9.714 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_1/O
                         net (fo=2, routed)           0.961    10.675    vga_display/vga_c/DI[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.799 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.799    vga_display/vga_c_n_62
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.290 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.990    12.280    vga_display/vga_c/rgb_reg[10]_i_4_0[0]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.329    12.609 r  vga_display/vga_c/rgb_reg[10]_i_12/O
                         net (fo=1, routed)           1.015    13.624    vga_display/vga_c/rgb_reg[10]_i_12_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.748 r  vga_display/vga_c/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.905    14.653    vga_display/vga_c/rgb_reg[10]_i_4_n_0
    SLICE_X38Y43         LUT4 (Prop_lut4_I3_O)        0.150    14.803 r  vga_display/vga_c/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.803    vga_display/vga_c_n_47
    SLICE_X38Y43         FDCE                                         r  vga_display/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 3.077ns (31.681%)  route 6.635ns (68.319%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.087    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  vga_display/vga_c/v_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.478     7.021    vga_display/vga_c/Q[1]
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.145 r  vga_display/vga_c/rgb_reg3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.145    vga_display/vga_c_n_26
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.678 r  vga_display/rgb_reg3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.678    vga_display/rgb_reg3_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.795    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.118 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.289     9.408    vga_display/vga_c/O[1]
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.306     9.714 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_1/O
                         net (fo=2, routed)           0.961    10.675    vga_display/vga_c/DI[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.799 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.799    vga_display/vga_c_n_62
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.290 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.990    12.280    vga_display/vga_c/rgb_reg[10]_i_4_0[0]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.329    12.609 r  vga_display/vga_c/rgb_reg[10]_i_12/O
                         net (fo=1, routed)           1.015    13.624    vga_display/vga_c/rgb_reg[10]_i_12_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.748 f  vga_display/vga_c/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.902    14.650    vga_display/vga_c/rgb_reg[10]_i_4_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.150    14.800 r  vga_display/vga_c/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.800    vga_display/vga_c_n_53
    SLICE_X38Y43         FDCE                                         r  vga_display/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.689ns  (logic 3.051ns (31.488%)  route 6.638ns (68.512%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.566     5.087    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  vga_display/vga_c/v_count_reg_reg[1]/Q
                         net (fo=15, routed)          1.478     7.021    vga_display/vga_c/Q[1]
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.145 r  vga_display/vga_c/rgb_reg3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.145    vga_display/vga_c_n_26
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.678 r  vga_display/rgb_reg3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.678    vga_display/rgb_reg3_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.795    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.118 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.289     9.408    vga_display/vga_c/O[1]
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.306     9.714 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_1/O
                         net (fo=2, routed)           0.961    10.675    vga_display/vga_c/DI[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.799 r  vga_display/vga_c/rgb_reg3__23_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.799    vga_display/vga_c_n_62
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.290 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.990    12.280    vga_display/vga_c/rgb_reg[10]_i_4_0[0]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.329    12.609 r  vga_display/vga_c/rgb_reg[10]_i_12/O
                         net (fo=1, routed)           1.015    13.624    vga_display/vga_c/rgb_reg[10]_i_12_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.748 f  vga_display/vga_c/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.905    14.653    vga_display/vga_c/rgb_reg[10]_i_4_n_0
    SLICE_X38Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.777 r  vga_display/vga_c/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.777    vga_display/vga_c_n_54
    SLICE_X38Y43         FDCE                                         r  vga_display/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 4.467ns (49.044%)  route 4.641ns (50.956%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.559     5.080    uart_inst/baud_reg
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  uart_inst/char_reg[0]/Q
                         net (fo=1, routed)           0.798     6.334    uart_inst/data_receive[0]
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.458 r  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.308     7.766    uart_inst/sel0[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I2_O)        0.152     7.918 r  uart_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.535    10.453    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    14.188 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.188    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 4.461ns (50.201%)  route 4.426ns (49.799%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.559     5.080    uart_inst/baud_reg
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  uart_inst/char_reg[0]/Q
                         net (fo=1, routed)           0.798     6.334    uart_inst/data_receive[0]
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.458 r  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.316     7.774    uart_inst/sel0[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I1_O)        0.146     7.920 r  uart_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.312    10.232    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735    13.967 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.967    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 4.239ns (48.950%)  route 4.421ns (51.050%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.559     5.080    uart_inst/baud_reg
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  uart_inst/char_reg[0]/Q
                         net (fo=1, routed)           0.798     6.334    uart_inst/data_receive[0]
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.458 f  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.316     7.774    uart_inst/sel0[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I1_O)        0.124     7.898 r  uart_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.307    10.205    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.740 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.740    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.612ns  (logic 4.470ns (51.898%)  route 4.143ns (48.102%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.559     5.080    uart_inst/baud_reg
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  uart_inst/char_reg[0]/Q
                         net (fo=1, routed)           0.798     6.334    uart_inst/data_receive[0]
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.458 r  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.035     7.493    uart_inst/sel0[0]
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.150     7.643 r  uart_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.310     9.953    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    13.693 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.693    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 4.233ns (50.556%)  route 4.140ns (49.444%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.559     5.080    uart_inst/baud_reg
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  uart_inst/char_reg[0]/Q
                         net (fo=1, routed)           0.798     6.334    uart_inst/data_receive[0]
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.458 r  uart_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.035     7.493    uart_inst/sel0[0]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  uart_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.307     9.924    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.453 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.453    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btnC/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.798%)  route 0.126ns (47.202%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    debounce_btnC/Q_reg
    SLICE_X36Y20         FDRE                                         r  debounce_btnC/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  debounce_btnC/signal_out_reg/Q
                         net (fo=3, routed)           0.126     1.704    uart_inst/transmitter/btnC_debounced
    SLICE_X38Y19         FDRE                                         r  uart_inst/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.209ns (59.587%)  route 0.142ns (40.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X38Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  vga_display/vga_c/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.142     1.752    vga_display/vga_c/Q[2]
    SLICE_X39Y44         LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  vga_display/vga_c/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga_display/vga_c/v_count_next[0]_i_1_n_0
    SLICE_X39Y44         FDCE                                         r  vga_display/vga_c/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.418%)  route 0.143ns (40.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X38Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga_display/vga_c/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.143     1.753    vga_display/vga_c/Q[2]
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.045     1.798 r  vga_display/vga_c/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga_display/vga_c/v_count_next[2]_i_1_n_0
    SLICE_X39Y44         FDCE                                         r  vga_display/vga_c/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.213ns (59.874%)  route 0.143ns (40.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X38Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga_display/vga_c/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.143     1.753    vga_display/vga_c/Q[2]
    SLICE_X39Y44         LUT5 (Prop_lut5_I1_O)        0.049     1.802 r  vga_display/vga_c/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga_display/vga_c/v_count_next[3]_i_1_n_0
    SLICE_X39Y44         FDCE                                         r  vga_display/vga_c/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.450%)  route 0.198ns (51.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X39Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_display/vga_c/h_count_reg_reg[9]/Q
                         net (fo=14, routed)          0.198     1.785    vga_display/vga_c/x[9]
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  vga_display/vga_c/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga_display/vga_c/h_count_next[9]
    SLICE_X40Y43         FDCE                                         r  vga_display/vga_c/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.209ns (53.934%)  route 0.179ns (46.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga_display/vga_c/v_count_reg_reg[6]/Q
                         net (fo=16, routed)          0.179     1.789    vga_display/vga_c/Q[6]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  vga_display/vga_c/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    vga_display/vga_c/v_count_next[6]_i_1_n_0
    SLICE_X41Y44         FDCE                                         r  vga_display/vga_c/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.209ns (53.796%)  route 0.180ns (46.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga_display/vga_c/v_count_reg_reg[6]/Q
                         net (fo=16, routed)          0.180     1.790    vga_display/vga_c/Q[6]
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.835 r  vga_display/vga_c/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga_display/vga_c/v_count_next[7]_i_1_n_0
    SLICE_X41Y44         FDCE                                         r  vga_display/vga_c/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.213ns (54.266%)  route 0.180ns (45.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga_display/vga_c/v_count_reg_reg[6]/Q
                         net (fo=16, routed)          0.180     1.790    vga_display/vga_c/Q[6]
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.049     1.839 r  vga_display/vga_c/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.839    vga_display/vga_c/v_count_next[8]_i_1_n_0
    SLICE_X41Y44         FDCE                                         r  vga_display/vga_c/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (47.009%)  route 0.210ns (52.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_display/vga_c/v_count_reg_reg[3]/Q
                         net (fo=17, routed)          0.210     1.797    vga_display/vga_c/Q[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  vga_display/vga_c/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.842    vga_display/vga_c/v_count_next[5]_i_1_n_0
    SLICE_X41Y44         FDCE                                         r  vga_display/vga_c/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btnU/signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[11]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.141ns (35.233%)  route 0.259ns (64.767%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    debounce_btnU/Q_reg
    SLICE_X36Y41         FDRE                                         r  debounce_btnU/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  debounce_btnU/signal_out_reg/Q
                         net (fo=57, routed)          0.259     1.845    vga_display/AR[0]
    SLICE_X39Y41         FDPE                                         f  vga_display/rgb_reg_reg[11]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            debounce_btnU/DFF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.950ns  (logic 1.454ns (36.806%)  route 2.496ns (63.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.496     3.950    debounce_btnU/DFF1/btnU_IBUF
    SLICE_X36Y40         FDRE                                         r  debounce_btnU/DFF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.443     4.784    debounce_btnU/DFF1/Q_reg_1
    SLICE_X36Y40         FDRE                                         r  debounce_btnU/DFF1/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce_btnC/DFF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.413ns  (logic 1.441ns (42.235%)  route 1.971ns (57.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.971     3.413    debounce_btnC/DFF1/btnC_IBUF
    SLICE_X34Y20         FDRE                                         r  debounce_btnC/DFF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.433     4.774    debounce_btnC/DFF1/Q_reg_0
    SLICE_X34Y20         FDRE                                         r  debounce_btnC/DFF1/Q_reg/C

Slack:                    inf
  Source:                 uart_inst/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.988ns  (logic 0.828ns (27.715%)  route 2.160ns (72.285%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart_inst/receiver/data_out_reg[3]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_inst/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.990     1.446    uart_inst/receiver/Q[3]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  uart_inst/receiver/char[7]_i_3/O
                         net (fo=1, routed)           0.165     1.735    uart_inst/receiver/char[7]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.859 r  uart_inst/receiver/char[7]_i_2/O
                         net (fo=1, routed)           0.286     2.145    uart_inst/receiver/char[7]_i_2_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.269 r  uart_inst/receiver/char[7]_i_1/O
                         net (fo=8, routed)           0.718     2.988    uart_inst/receiver_n_9
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441     4.782    uart_inst/baud_reg
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[0]/C

Slack:                    inf
  Source:                 uart_inst/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/char_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.988ns  (logic 0.828ns (27.715%)  route 2.160ns (72.285%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart_inst/receiver/data_out_reg[3]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_inst/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.990     1.446    uart_inst/receiver/Q[3]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  uart_inst/receiver/char[7]_i_3/O
                         net (fo=1, routed)           0.165     1.735    uart_inst/receiver/char[7]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.859 r  uart_inst/receiver/char[7]_i_2/O
                         net (fo=1, routed)           0.286     2.145    uart_inst/receiver/char[7]_i_2_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.269 r  uart_inst/receiver/char[7]_i_1/O
                         net (fo=8, routed)           0.718     2.988    uart_inst/receiver_n_9
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441     4.782    uart_inst/baud_reg
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[1]/C

Slack:                    inf
  Source:                 uart_inst/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/char_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.988ns  (logic 0.828ns (27.715%)  route 2.160ns (72.285%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart_inst/receiver/data_out_reg[3]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_inst/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.990     1.446    uart_inst/receiver/Q[3]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  uart_inst/receiver/char[7]_i_3/O
                         net (fo=1, routed)           0.165     1.735    uart_inst/receiver/char[7]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.859 r  uart_inst/receiver/char[7]_i_2/O
                         net (fo=1, routed)           0.286     2.145    uart_inst/receiver/char[7]_i_2_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.269 r  uart_inst/receiver/char[7]_i_1/O
                         net (fo=8, routed)           0.718     2.988    uart_inst/receiver_n_9
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441     4.782    uart_inst/baud_reg
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[2]/C

Slack:                    inf
  Source:                 uart_inst/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/char_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.988ns  (logic 0.828ns (27.715%)  route 2.160ns (72.285%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart_inst/receiver/data_out_reg[3]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_inst/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.990     1.446    uart_inst/receiver/Q[3]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  uart_inst/receiver/char[7]_i_3/O
                         net (fo=1, routed)           0.165     1.735    uart_inst/receiver/char[7]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.859 r  uart_inst/receiver/char[7]_i_2/O
                         net (fo=1, routed)           0.286     2.145    uart_inst/receiver/char[7]_i_2_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.269 r  uart_inst/receiver/char[7]_i_1/O
                         net (fo=8, routed)           0.718     2.988    uart_inst/receiver_n_9
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441     4.782    uart_inst/baud_reg
    SLICE_X51Y19         FDRE                                         r  uart_inst/char_reg[4]/C

Slack:                    inf
  Source:                 uart_inst/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.828ns (29.590%)  route 1.970ns (70.410%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart_inst/receiver/data_out_reg[3]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_inst/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.990     1.446    uart_inst/receiver/Q[3]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  uart_inst/receiver/char[7]_i_3/O
                         net (fo=1, routed)           0.165     1.735    uart_inst/receiver/char[7]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.859 r  uart_inst/receiver/char[7]_i_2/O
                         net (fo=1, routed)           0.286     2.145    uart_inst/receiver/char[7]_i_2_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.269 r  uart_inst/receiver/char[7]_i_1/O
                         net (fo=8, routed)           0.529     2.798    uart_inst/receiver_n_9
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441     4.782    uart_inst/baud_reg
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[3]/C

Slack:                    inf
  Source:                 uart_inst/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.828ns (29.590%)  route 1.970ns (70.410%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart_inst/receiver/data_out_reg[3]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_inst/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.990     1.446    uart_inst/receiver/Q[3]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  uart_inst/receiver/char[7]_i_3/O
                         net (fo=1, routed)           0.165     1.735    uart_inst/receiver/char[7]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.859 r  uart_inst/receiver/char[7]_i_2/O
                         net (fo=1, routed)           0.286     2.145    uart_inst/receiver/char[7]_i_2_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.269 r  uart_inst/receiver/char[7]_i_1/O
                         net (fo=8, routed)           0.529     2.798    uart_inst/receiver_n_9
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441     4.782    uart_inst/baud_reg
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[5]/C

Slack:                    inf
  Source:                 uart_inst/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/char_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.828ns (29.590%)  route 1.970ns (70.410%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart_inst/receiver/data_out_reg[3]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_inst/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.990     1.446    uart_inst/receiver/Q[3]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  uart_inst/receiver/char[7]_i_3/O
                         net (fo=1, routed)           0.165     1.735    uart_inst/receiver/char[7]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.859 r  uart_inst/receiver/char[7]_i_2/O
                         net (fo=1, routed)           0.286     2.145    uart_inst/receiver/char[7]_i_2_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.269 r  uart_inst/receiver/char[7]_i_1/O
                         net (fo=8, routed)           0.529     2.798    uart_inst/receiver_n_9
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441     4.782    uart_inst/baud_reg
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[6]/C

Slack:                    inf
  Source:                 uart_inst/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/char_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.828ns (29.590%)  route 1.970ns (70.410%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart_inst/receiver/data_out_reg[3]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_inst/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.990     1.446    uart_inst/receiver/Q[3]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  uart_inst/receiver/char[7]_i_3/O
                         net (fo=1, routed)           0.165     1.735    uart_inst/receiver/char[7]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.859 r  uart_inst/receiver/char[7]_i_2/O
                         net (fo=1, routed)           0.286     2.145    uart_inst/receiver/char[7]_i_2_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.269 r  uart_inst/receiver/char[7]_i_1/O
                         net (fo=8, routed)           0.529     2.798    uart_inst/receiver_n_9
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441     4.782    uart_inst/baud_reg
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.906%)  route 0.119ns (48.094%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[1]/C
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_display/vga_c/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    vga_display/vga_c/v_count_next_reg_n_0_[1]
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[9]/C
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.251    vga_display/vga_c/v_count_next_reg_n_0_[9]
    SLICE_X41Y42         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X41Y42         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.154%)  route 0.119ns (45.846%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE                         0.000     0.000 r  vga_display/vga_c/h_count_next_reg[8]/C
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.119     0.260    vga_display/vga_c/h_count_next_reg_n_0_[8]
    SLICE_X39Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X39Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE                         0.000     0.000 r  vga_display/vga_c/h_count_next_reg[1]/C
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_display/vga_c/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.113     0.261    vga_display/vga_c/h_count_next_reg_n_0_[1]
    SLICE_X42Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 uart_inst/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.065%)  route 0.130ns (47.935%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart_inst/receiver/data_out_reg[3]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/receiver/data_out_reg[3]/Q
                         net (fo=2, routed)           0.130     0.271    uart_inst/data_out[3]
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     1.954    uart_inst/baud_reg
    SLICE_X50Y19         FDRE                                         r  uart_inst/char_reg[3]/C

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE                         0.000     0.000 r  vga_display/vga_c/h_count_next_reg[0]/C
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_display/vga_c/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.112     0.276    vga_display/vga_c/h_count_next_reg_n_0_[0]
    SLICE_X42Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.820%)  route 0.171ns (57.180%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[8]/C
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_display/vga_c/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.171     0.299    vga_display/vga_c/v_count_next_reg_n_0_[8]
    SLICE_X42Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X42Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.693%)  route 0.179ns (58.307%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[3]/C
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_display/vga_c/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.179     0.307    vga_display/vga_c/v_count_next_reg_n_0_[3]
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X40Y44         FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE                         0.000     0.000 r  vga_display/vga_c/h_count_next_reg[4]/C
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.167     0.308    vga_display/vga_c/h_count_next_reg_n_0_[4]
    SLICE_X44Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.834     1.961    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X44Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE                         0.000     0.000 r  vga_display/vga_c/h_count_next_reg[5]/C
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.169     0.310    vga_display/vga_c/h_count_next_reg_n_0_[5]
    SLICE_X44Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.834     1.961    vga_display/vga_c/v_sync_reg_reg_0
    SLICE_X44Y43         FDCE                                         r  vga_display/vga_c/h_count_reg_reg[5]/C





