OpenROAD v2.0-7328-g3dc4848b3 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments:  -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 78526 78526 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     50727
Number of terminals:      264
Number of snets:          2
Number of nets:           19499

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 362.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 449493.
[INFO DRT-0033] V1 shape region query size = 612300.
[INFO DRT-0033] M2 shape region query size = 22029.
[INFO DRT-0033] V2 shape region query size = 5796.
[INFO DRT-0033] M3 shape region query size = 11592.
[INFO DRT-0033] V3 shape region query size = 3864.
[INFO DRT-0033] M4 shape region query size = 9779.
[INFO DRT-0033] V4 shape region query size = 3864.
[INFO DRT-0033] M5 shape region query size = 4121.
[INFO DRT-0033] V5 shape region query size = 196.
[INFO DRT-0033] M6 shape region query size = 112.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1250 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 325 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 18669 groups.
#scanned instances     = 50727
#unique  instances     = 345
#stdCellGenAp          = 11571
#stdCellValidPlanarAp  = 138
#stdCellValidViaAp     = 9464
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 64071
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:07:07, elapsed time = 00:00:29, memory = 452.64 (MB), peak = 452.64 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     187558

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 145 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 145 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 56292.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 53039.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 33015.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 6210.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1834.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 413.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 85.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 91226 vertical wires in 3 frboxes and 59662 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 8619 vertical wires in 3 frboxes and 11620 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 1158.08 (MB), peak = 1158.08 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.08 (MB), peak = 1158.08 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 2661.50 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:15, memory = 3795.76 (MB).
    Completing 30% with 1674 violations.
    elapsed time = 00:00:21, memory = 4324.04 (MB).
    Completing 40% with 1674 violations.
    elapsed time = 00:00:32, memory = 4380.78 (MB).
    Completing 50% with 1674 violations.
    elapsed time = 00:00:39, memory = 4542.65 (MB).
    Completing 60% with 3276 violations.
    elapsed time = 00:00:53, memory = 4938.85 (MB).
    Completing 70% with 3276 violations.
    elapsed time = 00:01:05, memory = 5016.77 (MB).
    Completing 80% with 5191 violations.
    elapsed time = 00:01:19, memory = 5238.10 (MB).
    Completing 90% with 5191 violations.
    elapsed time = 00:01:34, memory = 5286.33 (MB).
    Completing 100% with 7132 violations.
    elapsed time = 00:01:49, memory = 4804.46 (MB).
[INFO DRT-0199]   Number of violations = 16464.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7
Corner Spacing       0      0      0      1      0      0      0      0      0      0      0      0
Cut Spacing          0      0     23      0      0      0      0      0      0      0      0      0
CutSpcTbl            0      0   3945      0     88      0     30      0      2      0      1      0
EOL                  0    245      0      8      0      4      0      0      0      0      0      1
Metal Spacing      191     87      0     81      0     21      0      6      0      0      0      1
NS Metal            24      0      0      0      0      3      0      0      0      0      0      0
Recheck              1   5178      0   3369      0    714      0     70      0      0      0      0
Rect Only            0      7      0      0      0     52      0      0      0      0      0      0
Short                1    242      7     38      3      8     13     17      0      2      0      0
eolKeepOut           0   1850      0     71      0     44      0     12      0      0      0      3
[INFO DRT-0267] cpu time = 00:25:24, elapsed time = 00:01:51, memory = 5112.55 (MB), peak = 5468.60 (MB)
Total wire length = 89443 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 21416 um.
Total wire length on LAYER M3 = 35681 um.
Total wire length on LAYER M4 = 18947 um.
Total wire length on LAYER M5 = 8842 um.
Total wire length on LAYER M6 = 3375 um.
Total wire length on LAYER M7 = 1179 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 185627.
Up-via summary (total 185627):.

-----------------
 Active         0
     M1     60816
     M2    102907
     M3     17546
     M4      3466
     M5       700
     M6       192
     M7         0
     M8         0
     M9         0
-----------------
           185627


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 16464 violations.
    elapsed time = 00:00:12, memory = 5923.46 (MB).
    Completing 20% with 16464 violations.
    elapsed time = 00:00:24, memory = 6059.68 (MB).
    Completing 30% with 12202 violations.
    elapsed time = 00:00:32, memory = 6256.86 (MB).
    Completing 40% with 12202 violations.
    elapsed time = 00:00:49, memory = 6326.24 (MB).
    Completing 50% with 12202 violations.
    elapsed time = 00:00:59, memory = 6147.09 (MB).
    Completing 60% with 9123 violations.
    elapsed time = 00:01:13, memory = 6481.48 (MB).
    Completing 70% with 9123 violations.
    elapsed time = 00:01:28, memory = 6647.16 (MB).
    Completing 80% with 5691 violations.
    elapsed time = 00:01:41, memory = 6724.53 (MB).
    Completing 90% with 5691 violations.
    elapsed time = 00:01:54, memory = 6783.94 (MB).
    Completing 100% with 3127 violations.
    elapsed time = 00:02:08, memory = 6252.39 (MB).
[INFO DRT-0199]   Number of violations = 3623.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     M7
CutSpcTbl            0      0   2468      0     16      0      8      0      2      0      0
EOL                  0     56      0      1      0      0      0      0      0      0      0
Metal Spacing        7     21      0     25      0      1      0      0      0      0      0
Recheck              0    188      0     25      0    228      0     49      0      4      2
Short                0     48      0      6      0      0      0      0      0      0      0
eolKeepOut           0    465      0      3      0      0      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:31:19, elapsed time = 00:02:09, memory = 6306.27 (MB), peak = 6899.34 (MB)
Total wire length = 88935 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 21136 um.
Total wire length on LAYER M3 = 35382 um.
Total wire length on LAYER M4 = 19024 um.
Total wire length on LAYER M5 = 8834 um.
Total wire length on LAYER M6 = 3377 um.
Total wire length on LAYER M7 = 1179 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 182745.
Up-via summary (total 182745):.

-----------------
 Active         0
     M1     60814
     M2    100201
     M3     17380
     M4      3457
     M5       709
     M6       184
     M7         0
     M8         0
     M9         0
-----------------
           182745


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3623 violations.
    elapsed time = 00:00:12, memory = 6993.17 (MB).
    Completing 20% with 3623 violations.
    elapsed time = 00:00:26, memory = 7019.79 (MB).
    Completing 30% with 3363 violations.
    elapsed time = 00:00:38, memory = 7060.65 (MB).
    Completing 40% with 3363 violations.
    elapsed time = 00:00:53, memory = 7136.14 (MB).
    Completing 50% with 3363 violations.
    elapsed time = 00:01:04, memory = 6513.78 (MB).
    Completing 60% with 3091 violations.
    elapsed time = 00:01:19, memory = 7127.66 (MB).
    Completing 70% with 3091 violations.
    elapsed time = 00:01:32, memory = 7258.23 (MB).
    Completing 80% with 3079 violations.
    elapsed time = 00:01:45, memory = 7311.09 (MB).
    Completing 90% with 3079 violations.
    elapsed time = 00:01:58, memory = 7415.07 (MB).
    Completing 100% with 2969 violations.
    elapsed time = 00:02:09, memory = 6898.32 (MB).
[INFO DRT-0199]   Number of violations = 3445.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     M6
CutSpcTbl            0      0   2294      0     16      0      2      0      0
EOL                  0     54      0      2      0      1      0      0      0
Metal Spacing       18     23      0     39      0      0      0      0      0
Recheck              0    202      0     14      0    198      0     61      4
Short                0     45      0      4      0      0      0      0      0
eolKeepOut           0    456      0      9      0      3      0      0      0
[INFO DRT-0267] cpu time = 00:30:58, elapsed time = 00:02:10, memory = 6965.61 (MB), peak = 7581.13 (MB)
Total wire length = 88732 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 21086 um.
Total wire length on LAYER M3 = 35270 um.
Total wire length on LAYER M4 = 18967 um.
Total wire length on LAYER M5 = 8861 um.
Total wire length on LAYER M6 = 3369 um.
Total wire length on LAYER M7 = 1177 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 182057.
Up-via summary (total 182057):.

-----------------
 Active         0
     M1     60814
     M2     99751
     M3     17119
     M4      3485
     M5       702
     M6       186
     M7         0
     M8         0
     M9         0
-----------------
           182057


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3445 violations.
    elapsed time = 00:00:07, memory = 7676.03 (MB).
    Completing 20% with 3445 violations.
    elapsed time = 00:00:13, memory = 7819.83 (MB).
    Completing 30% with 2735 violations.
    elapsed time = 00:00:19, memory = 7805.64 (MB).
    Completing 40% with 2735 violations.
    elapsed time = 00:00:26, memory = 7970.38 (MB).
    Completing 50% with 2735 violations.
    elapsed time = 00:00:31, memory = 7897.52 (MB).
    Completing 60% with 2042 violations.
    elapsed time = 00:00:41, memory = 8087.87 (MB).
    Completing 70% with 2042 violations.
    elapsed time = 00:00:48, memory = 8181.68 (MB).
    Completing 80% with 1099 violations.
    elapsed time = 00:00:57, memory = 8308.41 (MB).
    Completing 90% with 1099 violations.
    elapsed time = 00:01:05, memory = 8372.28 (MB).
    Completing 100% with 274 violations.
    elapsed time = 00:01:13, memory = 7832.18 (MB).
[INFO DRT-0199]   Number of violations = 283.
Viol/Layer          M2     V2     M3     M4
CutSpcTbl            0    217      0      0
EOL                  2      0      0      0
Metal Spacing        4      0      4      0
Recheck              0      0      6      3
Short                7      0      1      0
eolKeepOut          39      0      0      0
[INFO DRT-0267] cpu time = 00:16:05, elapsed time = 00:01:14, memory = 7841.97 (MB), peak = 8514.90 (MB)
Total wire length = 88604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18913 um.
Total wire length on LAYER M3 = 34992 um.
Total wire length on LAYER M4 = 21199 um.
Total wire length on LAYER M5 = 8963 um.
Total wire length on LAYER M6 = 3363 um.
Total wire length on LAYER M7 = 1171 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 181217.
Up-via summary (total 181217):.

-----------------
 Active         0
     M1     60819
     M2     94694
     M3     21047
     M4      3761
     M5       711
     M6       185
     M7         0
     M8         0
     M9         0
-----------------
           181217


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 283 violations.
    elapsed time = 00:00:02, memory = 8439.27 (MB).
    Completing 20% with 283 violations.
    elapsed time = 00:00:06, memory = 8524.07 (MB).
    Completing 30% with 214 violations.
    elapsed time = 00:00:09, memory = 7842.21 (MB).
    Completing 40% with 214 violations.
    elapsed time = 00:00:11, memory = 8527.94 (MB).
    Completing 50% with 214 violations.
    elapsed time = 00:00:13, memory = 8333.00 (MB).
    Completing 60% with 165 violations.
    elapsed time = 00:00:15, memory = 7868.45 (MB).
    Completing 70% with 165 violations.
    elapsed time = 00:00:20, memory = 8611.41 (MB).
    Completing 80% with 82 violations.
    elapsed time = 00:00:25, memory = 7868.45 (MB).
    Completing 90% with 82 violations.
    elapsed time = 00:00:28, memory = 8581.51 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:32, memory = 7868.45 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer          M2     V2     M3
CutSpcTbl            0     23      0
Recheck              0      0      2
Short                1      0      0
eolKeepOut           3      0      0
[INFO DRT-0267] cpu time = 00:05:56, elapsed time = 00:00:33, memory = 7877.48 (MB), peak = 8664.78 (MB)
Total wire length = 88602 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18787 um.
Total wire length on LAYER M3 = 34968 um.
Total wire length on LAYER M4 = 21333 um.
Total wire length on LAYER M5 = 8974 um.
Total wire length on LAYER M6 = 3366 um.
Total wire length on LAYER M7 = 1171 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 181082.
Up-via summary (total 181082):.

-----------------
 Active         0
     M1     60820
     M2     94361
     M3     21206
     M4      3797
     M5       713
     M6       185
     M7         0
     M8         0
     M9         0
-----------------
           181082


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 7877.48 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 7877.48 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:02, memory = 7877.58 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:02, memory = 7877.58 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:02, memory = 7877.58 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:05, memory = 7877.58 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:05, memory = 7877.58 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:07, memory = 7877.58 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:07, memory = 7877.58 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:10, memory = 7877.58 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer          M2     V2
CutSpcTbl            0      6
Short                1      0
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:10, memory = 7878.10 (MB), peak = 8664.78 (MB)
Total wire length = 88604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18780 um.
Total wire length on LAYER M3 = 34971 um.
Total wire length on LAYER M4 = 21338 um.
Total wire length on LAYER M5 = 8975 um.
Total wire length on LAYER M6 = 3367 um.
Total wire length on LAYER M7 = 1171 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 181075.
Up-via summary (total 181075):.

-----------------
 Active         0
     M1     60820
     M2     94343
     M3     21215
     M4      3798
     M5       714
     M6       185
     M7         0
     M8         0
     M9         0
-----------------
           181075


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 7878.10 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 7878.10 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:01, memory = 7878.10 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:01, memory = 7878.10 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:03, memory = 7878.10 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:03, memory = 7878.10 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:03, memory = 7878.10 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:05, memory = 7878.10 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:05, memory = 7878.10 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:07, memory = 7878.10 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:07, memory = 7880.93 (MB), peak = 8664.78 (MB)
Total wire length = 88604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18776 um.
Total wire length on LAYER M3 = 34971 um.
Total wire length on LAYER M4 = 21342 um.
Total wire length on LAYER M5 = 8975 um.
Total wire length on LAYER M6 = 3366 um.
Total wire length on LAYER M7 = 1171 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 181074.
Up-via summary (total 181074):.

-----------------
 Active         0
     M1     60820
     M2     94337
     M3     21220
     M4      3798
     M5       714
     M6       185
     M7         0
     M8         0
     M9         0
-----------------
           181074


[INFO DRT-0198] Complete detail routing.
Total wire length = 88604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18776 um.
Total wire length on LAYER M3 = 34971 um.
Total wire length on LAYER M4 = 21342 um.
Total wire length on LAYER M5 = 8975 um.
Total wire length on LAYER M6 = 3366 um.
Total wire length on LAYER M7 = 1171 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 181074.
Up-via summary (total 181074):.

-----------------
 Active         0
     M1     60820
     M2     94337
     M3     21220
     M4      3798
     M5       714
     M6       185
     M7         0
     M8         0
     M9         0
-----------------
           181074


[INFO DRT-0267] cpu time = 01:50:54, elapsed time = 00:08:17, memory = 7880.93 (MB), peak = 8664.78 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 8:55.10[h:]min:sec. CPU time: user 6953.16 sys 143.36 (1326%). Peak memory: 8872732KB.
