\t (00:00:02) allegro 16.6-2015 S066 (v16-6-112FJ) Windows 32
\t (00:00:02)     Journal start - Tue Feb 09 21:08:07 2021
\t (00:00:02)         Host=DESKTOP-MRJ3IVS User=xiado Pid=6292 CPUs=2
\t (00:00:02) CmdLine= C:\Cadence\Cadence\Cadence_SPB_16.6-2015\tools\pcb\bin\allegro.exe -ORCAD
\t (00:00:02) 
\t (00:00:05) Opening existing design...
\d (00:00:05) Design opened: D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/SchematicPCB/PCB/Beamforming_PCB_Ver1_0_0.brd
\i (00:00:05) trapsize 66
\i (00:00:05) trapsize 64
\i (00:00:05) trapsize 66
\i (00:00:06) trapsize 55
\i (00:00:06) trapsize 55
\i (00:00:07) generaledit 
\i (00:00:09) exit 
\t (00:00:09)     Journal end - Tue Feb 09 21:08:15 2021
