// Seed: 3893384362
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri id_5,
    input uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output wire id_11,
    output wire id_12
);
  assign id_9 = 1;
  always assign id_11 = 1;
  assign id_1 = 1;
  wor id_14 = 1 ? id_7 : (1'd0) ? 1 : id_2 ? 1'b0 : (id_7);
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output wire id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_1, id_2, id_2, id_1, id_1, id_1, id_2, id_0, id_1, id_0, id_2
  );
endmodule
