.include "macros.inc"


.section .text0, "ax"  # 0x10000000 - 0x105B9458

.global "__dt__6SimLogFv"
"__dt__6SimLogFv":
/* 1012F5A0 0012F5A0  93 E1 FF FC */	stw r31, -4(r1)
/* 1012F5A4 0012F5A4  7C 08 02 A6 */	mflr r0
/* 1012F5A8 0012F5A8  3B E4 00 00 */	addi r31, r4, 0
/* 1012F5AC 0012F5AC  93 C1 FF F8 */	stw r30, -8(r1)
/* 1012F5B0 0012F5B0  7C 7E 1B 79 */	or. r30, r3, r3
/* 1012F5B4 0012F5B4  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 1012F5B8 0012F5B8  93 81 FF F0 */	stw r28, -0x10(r1)
/* 1012F5BC 0012F5BC  90 01 00 08 */	stw r0, 8(r1)
/* 1012F5C0 0012F5C0  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 1012F5C4 0012F5C4  41 82 00 E0 */	beq lbl_1012F6A4
/* 1012F5C8 0012F5C8  34 1E 00 10 */	addic. r0, r30, 0x10
/* 1012F5CC 0012F5CC  41 82 00 2C */	beq lbl_1012F5F8
/* 1012F5D0 0012F5D0  34 1E 00 10 */	addic. r0, r30, 0x10
/* 1012F5D4 0012F5D4  41 82 00 24 */	beq lbl_1012F5F8
/* 1012F5D8 0012F5D8  34 1E 00 10 */	addic. r0, r30, 0x10
/* 1012F5DC 0012F5DC  41 82 00 1C */	beq lbl_1012F5F8
/* 1012F5E0 0012F5E0  38 00 00 00 */	li r0, 0
/* 1012F5E4 0012F5E4  90 1E 00 14 */	stw r0, 0x14(r30)
/* 1012F5E8 0012F5E8  80 7E 00 18 */	lwz r3, 0x18(r30)
/* 1012F5EC 0012F5EC  28 03 00 00 */	cmplwi r3, 0
/* 1012F5F0 0012F5F0  41 82 00 08 */	beq lbl_1012F5F8
/* 1012F5F4 0012F5F4  48 45 90 9D */	bl func_10588690
lbl_1012F5F8:
/* 1012F5F8 0012F5F8  34 1E 00 04 */	addic. r0, r30, 4
/* 1012F5FC 0012F5FC  41 82 00 98 */	beq lbl_1012F694
/* 1012F600 0012F600  34 1E 00 04 */	addic. r0, r30, 4
/* 1012F604 0012F604  41 82 00 90 */	beq lbl_1012F694
/* 1012F608 0012F608  34 1E 00 04 */	addic. r0, r30, 4
/* 1012F60C 0012F60C  41 82 00 88 */	beq lbl_1012F694
/* 1012F610 0012F610  80 1E 00 08 */	lwz r0, 8(r30)
/* 1012F614 0012F614  83 9E 00 0C */	lwz r28, 0xc(r30)
/* 1012F618 0012F618  1C 00 00 1C */	mulli r0, r0, 0x1c
/* 1012F61C 0012F61C  7F BC 02 14 */	add r29, r28, r0
/* 1012F620 0012F620  48 00 00 54 */	b lbl_1012F674
lbl_1012F624:
/* 1012F624 0012F624  37 BD FF E4 */	addic. r29, r29, -28
/* 1012F628 0012F628  41 82 00 4C */	beq lbl_1012F674
/* 1012F62C 0012F62C  34 1D 00 10 */	addic. r0, r29, 0x10
/* 1012F630 0012F630  41 82 00 2C */	beq lbl_1012F65C
/* 1012F634 0012F634  34 1D 00 10 */	addic. r0, r29, 0x10
/* 1012F638 0012F638  41 82 00 24 */	beq lbl_1012F65C
/* 1012F63C 0012F63C  34 1D 00 10 */	addic. r0, r29, 0x10
/* 1012F640 0012F640  41 82 00 1C */	beq lbl_1012F65C
/* 1012F644 0012F644  38 00 00 00 */	li r0, 0
/* 1012F648 0012F648  90 1D 00 14 */	stw r0, 0x14(r29)
/* 1012F64C 0012F64C  80 7D 00 18 */	lwz r3, 0x18(r29)
/* 1012F650 0012F650  28 03 00 00 */	cmplwi r3, 0
/* 1012F654 0012F654  41 82 00 08 */	beq lbl_1012F65C
/* 1012F658 0012F658  48 45 90 39 */	bl func_10588690
lbl_1012F65C:
/* 1012F65C 0012F65C  38 7D 00 0C */	addi r3, r29, 0xc
/* 1012F660 0012F660  38 80 FF FF */	li r4, -1
/* 1012F664 0012F664  48 43 90 AD */	bl "__dt__9CTGStringFv"
/* 1012F668 0012F668  38 7D 00 08 */	addi r3, r29, 8
/* 1012F66C 0012F66C  38 80 FF FF */	li r4, -1
/* 1012F670 0012F670  48 43 90 A1 */	bl "__dt__9CTGStringFv"
lbl_1012F674:
/* 1012F674 0012F674  7C 1D E0 40 */	cmplw r29, r28
/* 1012F678 0012F678  41 81 FF AC */	bgt lbl_1012F624
/* 1012F67C 0012F67C  38 00 00 00 */	li r0, 0
/* 1012F680 0012F680  90 1E 00 08 */	stw r0, 8(r30)
/* 1012F684 0012F684  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 1012F688 0012F688  28 03 00 00 */	cmplwi r3, 0
/* 1012F68C 0012F68C  41 82 00 08 */	beq lbl_1012F694
/* 1012F690 0012F690  48 45 90 01 */	bl func_10588690
lbl_1012F694:
/* 1012F694 0012F694  7F E0 07 35 */	extsh. r0, r31
/* 1012F698 0012F698  40 81 00 0C */	ble lbl_1012F6A4
/* 1012F69C 0012F69C  7F C3 F3 78 */	mr r3, r30
/* 1012F6A0 0012F6A0  48 45 8F F1 */	bl func_10588690
lbl_1012F6A4:
/* 1012F6A4 0012F6A4  7F C3 F3 78 */	mr r3, r30
/* 1012F6A8 0012F6A8  80 01 00 58 */	lwz r0, 0x58(r1)
/* 1012F6AC 0012F6AC  38 21 00 50 */	addi r1, r1, 0x50
/* 1012F6B0 0012F6B0  7C 08 03 A6 */	mtlr r0
/* 1012F6B4 0012F6B4  83 E1 FF FC */	lwz r31, -4(r1)
/* 1012F6B8 0012F6B8  83 C1 FF F8 */	lwz r30, -8(r1)
/* 1012F6BC 0012F6BC  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 1012F6C0 0012F6C0  83 81 FF F0 */	lwz r28, -0x10(r1)
/* 1012F6C4 0012F6C4  4E 80 00 20 */	blr 

.global "ExecuteTransforms__10cSimulatorFv"
"ExecuteTransforms__10cSimulatorFv":
/* 1012F6F0 0012F6F0  93 E1 FF FC */	stw r31, -4(r1)
/* 1012F6F4 0012F6F4  7C 08 02 A6 */	mflr r0
/* 1012F6F8 0012F6F8  83 E2 88 74 */	lwz r31, lbl_105B9CD4-_R2_BASE_(r2)
/* 1012F6FC 0012F6FC  93 C1 FF F8 */	stw r30, -8(r1)
/* 1012F700 0012F700  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 1012F704 0012F704  93 81 FF F0 */	stw r28, -0x10(r1)
/* 1012F708 0012F708  7C 7C 1B 78 */	mr r28, r3
/* 1012F70C 0012F70C  3B DC 01 A8 */	addi r30, r28, 0x1a8
/* 1012F710 0012F710  90 01 00 08 */	stw r0, 8(r1)
/* 1012F714 0012F714  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 1012F718 0012F718  83 A3 01 AC */	lwz r29, 0x1ac(r3)
/* 1012F71C 0012F71C  48 00 00 C4 */	b lbl_1012F7E0
lbl_1012F720:
/* 1012F720 0012F720  80 1D 00 14 */	lwz r0, 0x14(r29)
/* 1012F724 0012F724  2C 00 00 00 */	cmpwi r0, 0
/* 1012F728 0012F728  40 82 00 B4 */	bne lbl_1012F7DC
/* 1012F72C 0012F72C  80 1D 00 10 */	lwz r0, 0x10(r29)
/* 1012F730 0012F730  2C 00 00 01 */	cmpwi r0, 1
/* 1012F734 0012F734  41 82 00 60 */	beq lbl_1012F794
/* 1012F738 0012F738  40 80 00 A4 */	bge lbl_1012F7DC
/* 1012F73C 0012F73C  2C 00 00 00 */	cmpwi r0, 0
/* 1012F740 0012F740  40 80 00 08 */	bge lbl_1012F748
/* 1012F744 0012F744  48 00 00 98 */	b lbl_1012F7DC
lbl_1012F748:
/* 1012F748 0012F748  80 7F 00 00 */	lwz r3, 0(r31)
/* 1012F74C 0012F74C  80 63 00 24 */	lwz r3, 0x24(r3)
/* 1012F750 0012F750  28 03 00 00 */	cmplwi r3, 0
/* 1012F754 0012F754  41 82 00 88 */	beq lbl_1012F7DC
/* 1012F758 0012F758  38 9D 00 0A */	addi r4, r29, 0xa
/* 1012F75C 0012F75C  38 BD 00 0C */	addi r5, r29, 0xc
/* 1012F760 0012F760  4B F6 F0 31 */	bl "ChildToAdult__12NeighborhoodFRsRs"
/* 1012F764 0012F764  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 1012F768 0012F768  41 82 00 20 */	beq lbl_1012F788
/* 1012F76C 0012F76C  80 7F 00 00 */	lwz r3, 0(r31)
/* 1012F770 0012F770  38 80 00 01 */	li r4, 1
/* 1012F774 0012F774  38 00 00 02 */	li r0, 2
/* 1012F778 0012F778  80 63 00 1C */	lwz r3, 0x1c(r3)
/* 1012F77C 0012F77C  98 83 00 E0 */	stb r4, 0xe0(r3)
/* 1012F780 0012F780  90 1D 00 14 */	stw r0, 0x14(r29)
/* 1012F784 0012F784  48 00 00 58 */	b lbl_1012F7DC
lbl_1012F788:
/* 1012F788 0012F788  38 00 00 03 */	li r0, 3
/* 1012F78C 0012F78C  90 1D 00 14 */	stw r0, 0x14(r29)
/* 1012F790 0012F790  48 00 00 4C */	b lbl_1012F7DC
lbl_1012F794:
/* 1012F794 0012F794  80 7F 00 00 */	lwz r3, 0(r31)
/* 1012F798 0012F798  80 63 00 24 */	lwz r3, 0x24(r3)
/* 1012F79C 0012F79C  28 03 00 00 */	cmplwi r3, 0
/* 1012F7A0 0012F7A0  41 82 00 3C */	beq lbl_1012F7DC
/* 1012F7A4 0012F7A4  38 9D 00 0A */	addi r4, r29, 0xa
/* 1012F7A8 0012F7A8  38 BD 00 0C */	addi r5, r29, 0xc
/* 1012F7AC 0012F7AC  4B F6 EE 65 */	bl "AnyoneToAdult__12NeighborhoodFRsRs"
/* 1012F7B0 0012F7B0  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 1012F7B4 0012F7B4  41 82 00 20 */	beq lbl_1012F7D4
/* 1012F7B8 0012F7B8  80 7F 00 00 */	lwz r3, 0(r31)
/* 1012F7BC 0012F7BC  38 80 00 01 */	li r4, 1
/* 1012F7C0 0012F7C0  38 00 00 02 */	li r0, 2
/* 1012F7C4 0012F7C4  80 63 00 1C */	lwz r3, 0x1c(r3)
/* 1012F7C8 0012F7C8  98 83 00 E0 */	stb r4, 0xe0(r3)
/* 1012F7CC 0012F7CC  90 1D 00 14 */	stw r0, 0x14(r29)
/* 1012F7D0 0012F7D0  48 00 00 0C */	b lbl_1012F7DC
lbl_1012F7D4:
/* 1012F7D4 0012F7D4  38 00 00 03 */	li r0, 3
/* 1012F7D8 0012F7D8  90 1D 00 14 */	stw r0, 0x14(r29)
lbl_1012F7DC:
/* 1012F7DC 0012F7DC  83 BD 00 04 */	lwz r29, 4(r29)
lbl_1012F7E0:
/* 1012F7E0 0012F7E0  7C 1D F0 40 */	cmplw r29, r30
/* 1012F7E4 0012F7E4  40 82 FF 3C */	bne lbl_1012F720
/* 1012F7E8 0012F7E8  83 BE 00 04 */	lwz r29, 4(r30)
/* 1012F7EC 0012F7EC  48 00 00 40 */	b lbl_1012F82C
lbl_1012F7F0:
/* 1012F7F0 0012F7F0  A8 7D 00 18 */	lha r3, 0x18(r29)
/* 1012F7F4 0012F7F4  38 63 00 01 */	addi r3, r3, 1
/* 1012F7F8 0012F7F8  7C 60 07 34 */	extsh r0, r3
/* 1012F7FC 0012F7FC  B0 7D 00 18 */	sth r3, 0x18(r29)
/* 1012F800 0012F800  2C 00 00 64 */	cmpwi r0, 0x64
/* 1012F804 0012F804  41 80 00 24 */	blt lbl_1012F828
/* 1012F808 0012F808  7F A0 EB 78 */	mr r0, r29
/* 1012F80C 0012F80C  83 BD 00 04 */	lwz r29, 4(r29)
/* 1012F810 0012F810  38 61 00 40 */	addi r3, r1, 0x40
/* 1012F814 0012F814  38 9C 01 A4 */	addi r4, r28, 0x1a4
/* 1012F818 0012F818  90 01 00 44 */	stw r0, 0x44(r1)
/* 1012F81C 0012F81C  38 A1 00 44 */	addi r5, r1, 0x44
/* 1012F820 0012F820  48 00 21 71 */	bl "erase__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>"
/* 1012F824 0012F824  48 00 00 08 */	b lbl_1012F82C
lbl_1012F828:
/* 1012F828 0012F828  83 BD 00 04 */	lwz r29, 4(r29)
lbl_1012F82C:
/* 1012F82C 0012F82C  7C 1D F0 40 */	cmplw r29, r30
/* 1012F830 0012F830  40 82 FF C0 */	bne lbl_1012F7F0
/* 1012F834 0012F834  80 01 00 68 */	lwz r0, 0x68(r1)
/* 1012F838 0012F838  38 21 00 60 */	addi r1, r1, 0x60
/* 1012F83C 0012F83C  83 E1 FF FC */	lwz r31, -4(r1)
/* 1012F840 0012F840  83 C1 FF F8 */	lwz r30, -8(r1)
/* 1012F844 0012F844  7C 08 03 A6 */	mtlr r0
/* 1012F848 0012F848  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 1012F84C 0012F84C  83 81 FF F0 */	lwz r28, -0x10(r1)
/* 1012F850 0012F850  4E 80 00 20 */	blr 

.global "RetrieveDoneTransform__10cSimulatorFsR13TransformInfo"
"RetrieveDoneTransform__10cSimulatorFsR13TransformInfo":
/* 1012F890 0012F890  7C 08 02 A6 */	mflr r0
/* 1012F894 0012F894  39 03 00 00 */	addi r8, r3, 0
/* 1012F898 0012F898  90 01 00 08 */	stw r0, 8(r1)
/* 1012F89C 0012F89C  38 C8 01 A8 */	addi r6, r8, 0x1a8
/* 1012F8A0 0012F8A0  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 1012F8A4 0012F8A4  80 E3 01 AC */	lwz r7, 0x1ac(r3)
/* 1012F8A8 0012F8A8  7C 83 07 34 */	extsh r3, r4
/* 1012F8AC 0012F8AC  48 00 00 7C */	b lbl_1012F928
lbl_1012F8B0:
/* 1012F8B0 0012F8B0  A8 07 00 08 */	lha r0, 8(r7)
/* 1012F8B4 0012F8B4  7C 03 00 00 */	cmpw r3, r0
/* 1012F8B8 0012F8B8  40 82 00 6C */	bne lbl_1012F924
/* 1012F8BC 0012F8BC  80 07 00 14 */	lwz r0, 0x14(r7)
/* 1012F8C0 0012F8C0  2C 00 00 02 */	cmpwi r0, 2
/* 1012F8C4 0012F8C4  41 82 00 0C */	beq lbl_1012F8D0
/* 1012F8C8 0012F8C8  2C 00 00 03 */	cmpwi r0, 3
/* 1012F8CC 0012F8CC  40 82 00 50 */	bne lbl_1012F91C
lbl_1012F8D0:
/* 1012F8D0 0012F8D0  A8 07 00 08 */	lha r0, 8(r7)
/* 1012F8D4 0012F8D4  38 61 00 40 */	addi r3, r1, 0x40
/* 1012F8D8 0012F8D8  38 88 01 A4 */	addi r4, r8, 0x1a4
/* 1012F8DC 0012F8DC  B0 05 00 00 */	sth r0, 0(r5)
/* 1012F8E0 0012F8E0  A8 07 00 0A */	lha r0, 0xa(r7)
/* 1012F8E4 0012F8E4  B0 05 00 02 */	sth r0, 2(r5)
/* 1012F8E8 0012F8E8  A8 07 00 0C */	lha r0, 0xc(r7)
/* 1012F8EC 0012F8EC  B0 05 00 04 */	sth r0, 4(r5)
/* 1012F8F0 0012F8F0  80 07 00 10 */	lwz r0, 0x10(r7)
/* 1012F8F4 0012F8F4  90 05 00 08 */	stw r0, 8(r5)
/* 1012F8F8 0012F8F8  80 07 00 14 */	lwz r0, 0x14(r7)
/* 1012F8FC 0012F8FC  90 05 00 0C */	stw r0, 0xc(r5)
/* 1012F900 0012F900  A8 07 00 18 */	lha r0, 0x18(r7)
/* 1012F904 0012F904  B0 05 00 10 */	sth r0, 0x10(r5)
/* 1012F908 0012F908  38 A1 00 44 */	addi r5, r1, 0x44
/* 1012F90C 0012F90C  90 E1 00 44 */	stw r7, 0x44(r1)
/* 1012F910 0012F910  48 00 20 81 */	bl "erase__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>"
/* 1012F914 0012F914  38 60 00 01 */	li r3, 1
/* 1012F918 0012F918  48 00 00 1C */	b lbl_1012F934
lbl_1012F91C:
/* 1012F91C 0012F91C  38 60 00 00 */	li r3, 0
/* 1012F920 0012F920  48 00 00 14 */	b lbl_1012F934
lbl_1012F924:
/* 1012F924 0012F924  80 E7 00 04 */	lwz r7, 4(r7)
lbl_1012F928:
/* 1012F928 0012F928  7C 07 30 40 */	cmplw r7, r6
/* 1012F92C 0012F92C  40 82 FF 84 */	bne lbl_1012F8B0
/* 1012F930 0012F930  38 60 00 00 */	li r3, 0
lbl_1012F934:
/* 1012F934 0012F934  80 01 00 58 */	lwz r0, 0x58(r1)
/* 1012F938 0012F938  38 21 00 50 */	addi r1, r1, 0x50
/* 1012F93C 0012F93C  7C 08 03 A6 */	mtlr r0
/* 1012F940 0012F940  4E 80 00 20 */	blr 

.global "RequestTransform__10cSimulatorFR13TransformInfo"
"RequestTransform__10cSimulatorFR13TransformInfo":
/* 1012F990 0012F990  7C 08 02 A6 */	mflr r0
/* 1012F994 0012F994  38 C0 00 00 */	li r6, 0
/* 1012F998 0012F998  90 01 00 08 */	stw r0, 8(r1)
/* 1012F99C 0012F99C  38 E3 00 00 */	addi r7, r3, 0
/* 1012F9A0 0012F9A0  38 07 01 A8 */	addi r0, r7, 0x1a8
/* 1012F9A4 0012F9A4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 1012F9A8 0012F9A8  90 C4 00 0C */	stw r6, 0xc(r4)
/* 1012F9AC 0012F9AC  38 A1 00 44 */	addi r5, r1, 0x44
/* 1012F9B0 0012F9B0  38 61 00 40 */	addi r3, r1, 0x40
/* 1012F9B4 0012F9B4  B0 C4 00 10 */	sth r6, 0x10(r4)
/* 1012F9B8 0012F9B8  38 C4 00 00 */	addi r6, r4, 0
/* 1012F9BC 0012F9BC  38 87 01 A4 */	addi r4, r7, 0x1a4
/* 1012F9C0 0012F9C0  90 01 00 44 */	stw r0, 0x44(r1)
/* 1012F9C4 0012F9C4  48 00 21 1D */	bl "insert__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>RC13TransformInfo"
/* 1012F9C8 0012F9C8  80 01 00 58 */	lwz r0, 0x58(r1)
/* 1012F9CC 0012F9CC  38 21 00 50 */	addi r1, r1, 0x50
/* 1012F9D0 0012F9D0  7C 08 03 A6 */	mtlr r0
/* 1012F9D4 0012F9D4  4E 80 00 20 */	blr 

.global "GetExpensesHistory__10cSimulatorFP13ExpenseReport"
"GetExpensesHistory__10cSimulatorFP13ExpenseReport":
/* 1012FA20 0012FA20  38 03 00 E4 */	addi r0, r3, 0xe4
/* 1012FA24 0012FA24  38 C3 01 04 */	addi r6, r3, 0x104
/* 1012FA28 0012FA28  38 A3 01 84 */	addi r5, r3, 0x184
/* 1012FA2C 0012FA2C  90 01 FF F0 */	stw r0, -0x10(r1)
/* 1012FA30 0012FA30  38 00 00 02 */	li r0, 2
/* 1012FA34 0012FA34  90 C1 FF F4 */	stw r6, -0xc(r1)
/* 1012FA38 0012FA38  7C 09 03 A6 */	mtctr r0
/* 1012FA3C 0012FA3C  38 60 00 00 */	li r3, 0
/* 1012FA40 0012FA40  90 A1 FF F8 */	stw r5, -8(r1)
lbl_1012FA44:
/* 1012FA44 0012FA44  80 E1 FF F0 */	lwz r7, -0x10(r1)
/* 1012FA48 0012FA48  80 C1 FF F4 */	lwz r6, -0xc(r1)
/* 1012FA4C 0012FA4C  80 A1 FF F8 */	lwz r5, -8(r1)
/* 1012FA50 0012FA50  7D 27 18 2E */	lwzx r9, r7, r3
/* 1012FA54 0012FA54  7D 06 18 2E */	lwzx r8, r6, r3
/* 1012FA58 0012FA58  7C 05 18 2E */	lwzx r0, r5, r3
/* 1012FA5C 0012FA5C  7D 09 42 14 */	add r8, r9, r8
/* 1012FA60 0012FA60  7D 08 02 14 */	add r8, r8, r0
/* 1012FA64 0012FA64  7D 04 19 2E */	stwx r8, r4, r3
/* 1012FA68 0012FA68  38 63 00 04 */	addi r3, r3, 4
/* 1012FA6C 0012FA6C  7D 27 18 2E */	lwzx r9, r7, r3
/* 1012FA70 0012FA70  7D 06 18 2E */	lwzx r8, r6, r3
/* 1012FA74 0012FA74  7C 05 18 2E */	lwzx r0, r5, r3
/* 1012FA78 0012FA78  7D 09 42 14 */	add r8, r9, r8
/* 1012FA7C 0012FA7C  7D 08 02 14 */	add r8, r8, r0
/* 1012FA80 0012FA80  7D 04 19 2E */	stwx r8, r4, r3
/* 1012FA84 0012FA84  38 63 00 04 */	addi r3, r3, 4
/* 1012FA88 0012FA88  7D 27 18 2E */	lwzx r9, r7, r3
/* 1012FA8C 0012FA8C  7D 06 18 2E */	lwzx r8, r6, r3
/* 1012FA90 0012FA90  7C 05 18 2E */	lwzx r0, r5, r3
/* 1012FA94 0012FA94  7D 09 42 14 */	add r8, r9, r8
/* 1012FA98 0012FA98  7D 08 02 14 */	add r8, r8, r0
/* 1012FA9C 0012FA9C  7D 04 19 2E */	stwx r8, r4, r3
/* 1012FAA0 0012FAA0  38 63 00 04 */	addi r3, r3, 4
/* 1012FAA4 0012FAA4  7D 27 18 2E */	lwzx r9, r7, r3
/* 1012FAA8 0012FAA8  7D 06 18 2E */	lwzx r8, r6, r3
/* 1012FAAC 0012FAAC  7C 05 18 2E */	lwzx r0, r5, r3
/* 1012FAB0 0012FAB0  7D 09 42 14 */	add r8, r9, r8
/* 1012FAB4 0012FAB4  7D 08 02 14 */	add r8, r8, r0
/* 1012FAB8 0012FAB8  7D 04 19 2E */	stwx r8, r4, r3
/* 1012FABC 0012FABC  38 63 00 04 */	addi r3, r3, 4
/* 1012FAC0 0012FAC0  42 00 FF 84 */	bdnz lbl_1012FA44
/* 1012FAC4 0012FAC4  4E 80 00 20 */	blr 

.global "GetTodaysExpenses__10cSimulatorFP13ExpenseReport"
"GetTodaysExpenses__10cSimulatorFP13ExpenseReport":
/* 1012FB10 0012FB10  C8 23 01 84 */	lfd f1, 0x184(r3)
/* 1012FB14 0012FB14  C8 03 01 8C */	lfd f0, 0x18c(r3)
/* 1012FB18 0012FB18  D8 24 00 00 */	stfd f1, 0(r4)
/* 1012FB1C 0012FB1C  D8 04 00 08 */	stfd f0, 8(r4)
/* 1012FB20 0012FB20  C8 23 01 94 */	lfd f1, 0x194(r3)
/* 1012FB24 0012FB24  C8 03 01 9C */	lfd f0, 0x19c(r3)
/* 1012FB28 0012FB28  D8 24 00 10 */	stfd f1, 0x10(r4)
/* 1012FB2C 0012FB2C  D8 04 00 18 */	stfd f0, 0x18(r4)
/* 1012FB30 0012FB30  4E 80 00 20 */	blr 

.global "Simulate__10cSimulatorFv"
"Simulate__10cSimulatorFv":
/* 1012FB80 0012FB80  BF 61 FF EC */	stmw r27, -0x14(r1)
/* 1012FB84 0012FB84  7C 08 02 A6 */	mflr r0
/* 1012FB88 0012FB88  80 82 88 74 */	lwz r4, lbl_105B9CD4-_R2_BASE_(r2)
/* 1012FB8C 0012FB8C  7C 7C 1B 78 */	mr r28, r3
/* 1012FB90 0012FB90  83 A2 88 70 */	lwz r29, lbl_105B9CD0-_R2_BASE_(r2)
/* 1012FB94 0012FB94  83 C2 8F D8 */	lwz r30, lbl_105BA438-_R2_BASE_(r2)
/* 1012FB98 0012FB98  83 E2 8D D0 */	lwz r31, lbl_105BA230-_R2_BASE_(r2)
/* 1012FB9C 0012FB9C  90 01 00 08 */	stw r0, 8(r1)
/* 1012FBA0 0012FBA0  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 1012FBA4 0012FBA4  80 64 00 00 */	lwz r3, 0(r4)
/* 1012FBA8 0012FBA8  A8 9C 00 24 */	lha r4, 0x24(r28)
/* 1012FBAC 0012FBAC  80 63 00 24 */	lwz r3, 0x24(r3)
/* 1012FBB0 0012FBB0  4B F7 1F E1 */	bl "GetZoningType__12NeighborhoodFi"
/* 1012FBB4 0012FBB4  20 03 00 01 */	subfic r0, r3, 1
/* 1012FBB8 0012FBB8  7C 00 00 34 */	cntlzw r0, r0
/* 1012FBBC 0012FBBC  54 00 DE 3E */	rlwinm r0, r0, 0x1b, 0x18, 0x1f
/* 1012FBC0 0012FBC0  28 00 00 01 */	cmplwi r0, 1
/* 1012FBC4 0012FBC4  40 82 00 88 */	bne lbl_1012FC4C
/* 1012FBC8 0012FBC8  80 7C 00 B0 */	lwz r3, 0xb0(r28)
/* 1012FBCC 0012FBCC  4B FA C7 05 */	bl "IsFamilyMemberAwakeAndVisible__12ObjectModuleFv"
/* 1012FBD0 0012FBD0  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 1012FBD4 0012FBD4  41 82 00 40 */	beq lbl_1012FC14
/* 1012FBD8 0012FBD8  A8 1C 00 34 */	lha r0, 0x34(r28)
/* 1012FBDC 0012FBDC  2C 00 00 00 */	cmpwi r0, 0
/* 1012FBE0 0012FBE0  41 80 00 6C */	blt lbl_1012FC4C
/* 1012FBE4 0012FBE4  38 00 00 00 */	li r0, 0
/* 1012FBE8 0012FBE8  90 1C 00 BC */	stw r0, 0xbc(r28)
/* 1012FBEC 0012FBEC  7F 83 E3 78 */	mr r3, r28
/* 1012FBF0 0012FBF0  90 1C 00 B8 */	stw r0, 0xb8(r28)
/* 1012FBF4 0012FBF4  A8 9C 00 34 */	lha r4, 0x34(r28)
/* 1012FBF8 0012FBF8  48 00 07 A9 */	bl "SetSpeed__10cSimulatorFi"
/* 1012FBFC 0012FBFC  38 00 FF FF */	li r0, -1
/* 1012FC00 0012FC00  B0 1C 00 34 */	sth r0, 0x34(r28)
/* 1012FC04 0012FC04  38 60 01 09 */	li r3, 0x109
/* 1012FC08 0012FC08  38 80 00 00 */	li r4, 0
/* 1012FC0C 0012FC0C  4B F2 82 05 */	bl "GlobalDispatch__Fsl"
/* 1012FC10 0012FC10  48 00 00 3C */	b lbl_1012FC4C
lbl_1012FC14:
/* 1012FC14 0012FC14  A8 1C 00 34 */	lha r0, 0x34(r28)
/* 1012FC18 0012FC18  2C 00 00 00 */	cmpwi r0, 0
/* 1012FC1C 0012FC1C  40 80 00 30 */	bge lbl_1012FC4C
/* 1012FC20 0012FC20  38 00 00 00 */	li r0, 0
/* 1012FC24 0012FC24  90 1C 00 BC */	stw r0, 0xbc(r28)
/* 1012FC28 0012FC28  38 7C 00 00 */	addi r3, r28, 0
/* 1012FC2C 0012FC2C  38 80 03 E8 */	li r4, 0x3e8
/* 1012FC30 0012FC30  90 1C 00 B8 */	stw r0, 0xb8(r28)
/* 1012FC34 0012FC34  AB 7C 00 30 */	lha r27, 0x30(r28)
/* 1012FC38 0012FC38  48 00 07 69 */	bl "SetSpeed__10cSimulatorFi"
/* 1012FC3C 0012FC3C  B3 7C 00 34 */	sth r27, 0x34(r28)
/* 1012FC40 0012FC40  38 60 01 09 */	li r3, 0x109
/* 1012FC44 0012FC44  38 80 00 01 */	li r4, 1
/* 1012FC48 0012FC48  4B F2 81 C9 */	bl "GlobalDispatch__Fsl"
lbl_1012FC4C:
/* 1012FC4C 0012FC4C  80 1C 00 B8 */	lwz r0, 0xb8(r28)
/* 1012FC50 0012FC50  80 9F 00 00 */	lwz r4, 0(r31)
/* 1012FC54 0012FC54  2C 00 00 00 */	cmpwi r0, 0
/* 1012FC58 0012FC58  41 82 00 18 */	beq lbl_1012FC70
/* 1012FC5C 0012FC5C  80 7C 00 BC */	lwz r3, 0xbc(r28)
/* 1012FC60 0012FC60  7C 00 20 50 */	subf r0, r0, r4
/* 1012FC64 0012FC64  7C 03 02 14 */	add r0, r3, r0
/* 1012FC68 0012FC68  90 1C 00 BC */	stw r0, 0xbc(r28)
/* 1012FC6C 0012FC6C  48 00 00 0C */	b lbl_1012FC78
lbl_1012FC70:
/* 1012FC70 0012FC70  80 1C 00 C0 */	lwz r0, 0xc0(r28)
/* 1012FC74 0012FC74  90 1C 00 BC */	stw r0, 0xbc(r28)
lbl_1012FC78:
/* 1012FC78 0012FC78  90 9C 00 B8 */	stw r4, 0xb8(r28)
/* 1012FC7C 0012FC7C  38 7C 00 C4 */	addi r3, r28, 0xc4
/* 1012FC80 0012FC80  48 01 5F A1 */	bl "AdvanceTime__14PulseGeneratorFUl"
/* 1012FC84 0012FC84  48 00 00 A4 */	b lbl_1012FD28
/* 1012FC88 0012FC88  60 00 00 00 */	nop 
lbl_1012FC8C:
/* 1012FC8C 0012FC8C  80 9C 00 C0 */	lwz r4, 0xc0(r28)
/* 1012FC90 0012FC90  7F 83 E3 78 */	mr r3, r28
/* 1012FC94 0012FC94  80 1C 00 BC */	lwz r0, 0xbc(r28)
/* 1012FC98 0012FC98  7C 04 00 50 */	subf r0, r4, r0
/* 1012FC9C 0012FC9C  90 1C 00 BC */	stw r0, 0xbc(r28)
/* 1012FCA0 0012FCA0  48 00 0A D1 */	bl "SimulateOneTick__10cSimulatorFv"
/* 1012FCA4 0012FCA4  88 1C 00 D4 */	lbz r0, 0xd4(r28)
/* 1012FCA8 0012FCA8  28 00 00 00 */	cmplwi r0, 0
/* 1012FCAC 0012FCAC  41 82 00 24 */	beq lbl_1012FCD0
/* 1012FCB0 0012FCB0  38 61 00 40 */	addi r3, r1, 0x40
/* 1012FCB4 0012FCB4  38 80 00 00 */	li r4, 0
/* 1012FCB8 0012FCB8  38 A0 00 00 */	li r5, 0
/* 1012FCBC 0012FCBC  38 C0 00 00 */	li r6, 0
/* 1012FCC0 0012FCC0  38 E0 00 00 */	li r7, 0
/* 1012FCC4 0012FCC4  4B F0 09 ED */	bl "PeekMessageA"
/* 1012FCC8 0012FCC8  2C 03 00 00 */	cmpwi r3, 0
/* 1012FCCC 0012FCCC  40 82 00 7C */	bne lbl_1012FD48
lbl_1012FCD0:
/* 1012FCD0 0012FCD0  88 1E 00 00 */	lbz r0, 0(r30)
/* 1012FCD4 0012FCD4  28 00 00 00 */	cmplwi r0, 0
/* 1012FCD8 0012FCD8  40 82 00 70 */	bne lbl_1012FD48
/* 1012FCDC 0012FCDC  A8 1C 00 26 */	lha r0, 0x26(r28)
/* 1012FCE0 0012FCE0  2C 00 00 00 */	cmpwi r0, 0
/* 1012FCE4 0012FCE4  41 82 00 14 */	beq lbl_1012FCF8
/* 1012FCE8 0012FCE8  38 00 00 00 */	li r0, 0
/* 1012FCEC 0012FCEC  B0 1C 00 26 */	sth r0, 0x26(r28)
/* 1012FCF0 0012FCF0  48 00 00 58 */	b lbl_1012FD48
/* 1012FCF4 0012FCF4  60 00 00 00 */	nop 
lbl_1012FCF8:
/* 1012FCF8 0012FCF8  7F 83 E3 78 */	mr r3, r28
/* 1012FCFC 0012FCFC  4B FF F9 F5 */	bl "ExecuteTransforms__10cSimulatorFv"
/* 1012FD00 0012FD00  88 1C 00 E0 */	lbz r0, 0xe0(r28)
/* 1012FD04 0012FD04  28 00 00 01 */	cmplwi r0, 1
/* 1012FD08 0012FD08  40 82 00 14 */	bne lbl_1012FD1C
/* 1012FD0C 0012FD0C  80 7D 00 00 */	lwz r3, 0(r29)
/* 1012FD10 0012FD10  48 11 F3 01 */	bl "SaveGame__8cSimsAppFv"
/* 1012FD14 0012FD14  38 00 00 00 */	li r0, 0
/* 1012FD18 0012FD18  98 1C 00 E0 */	stb r0, 0xe0(r28)
lbl_1012FD1C:
/* 1012FD1C 0012FD1C  80 9F 00 00 */	lwz r4, 0(r31)
/* 1012FD20 0012FD20  38 7C 00 C4 */	addi r3, r28, 0xc4
/* 1012FD24 0012FD24  48 01 5E FD */	bl "AdvanceTime__14PulseGeneratorFUl"
lbl_1012FD28:
/* 1012FD28 0012FD28  80 7C 00 BC */	lwz r3, 0xbc(r28)
/* 1012FD2C 0012FD2C  80 1C 00 C0 */	lwz r0, 0xc0(r28)
/* 1012FD30 0012FD30  7C 03 00 00 */	cmpw r3, r0
/* 1012FD34 0012FD34  41 80 00 14 */	blt lbl_1012FD48
/* 1012FD38 0012FD38  38 7C 00 C4 */	addi r3, r28, 0xc4
/* 1012FD3C 0012FD3C  48 01 5E 85 */	bl "ShouldPulse__14PulseGeneratorFv"
/* 1012FD40 0012FD40  2C 03 00 00 */	cmpwi r3, 0
/* 1012FD44 0012FD44  40 82 FF 48 */	bne lbl_1012FC8C
lbl_1012FD48:
/* 1012FD48 0012FD48  80 01 00 98 */	lwz r0, 0x98(r1)
/* 1012FD4C 0012FD4C  38 21 00 90 */	addi r1, r1, 0x90
/* 1012FD50 0012FD50  BB 61 FF EC */	lmw r27, -0x14(r1)
/* 1012FD54 0012FD54  7C 08 03 A6 */	mtlr r0
/* 1012FD58 0012FD58  4E 80 00 20 */	blr 

.global "SetGlobal__10cSimulatorFss"
"SetGlobal__10cSimulatorFss":
/* 1012FD90 0012FD90  7C 80 07 34 */	extsh r0, r4
/* 1012FD94 0012FD94  54 00 08 3C */	slwi r0, r0, 1
/* 1012FD98 0012FD98  7C 63 02 14 */	add r3, r3, r0
/* 1012FD9C 0012FD9C  B0 A3 00 10 */	sth r5, 0x10(r3)
/* 1012FDA0 0012FDA0  4E 80 00 20 */	blr 

.global "GetDaysRunning__10cSimulatorFv"
"GetDaysRunning__10cSimulatorFv":
/* 1012FDE0 0012FDE0  A8 63 00 48 */	lha r3, 0x48(r3)
/* 1012FDE4 0012FDE4  4E 80 00 20 */	blr 

.global "ClearHistory__10cSimulatorFv"
"ClearHistory__10cSimulatorFv":
/* 1012FE20 0012FE20  38 00 00 00 */	li r0, 0
/* 1012FE24 0012FE24  90 01 FF E4 */	stw r0, -0x1c(r1)
/* 1012FE28 0012FE28  90 01 FF E0 */	stw r0, -0x20(r1)
/* 1012FE2C 0012FE2C  C8 61 FF E0 */	lfd f3, -0x20(r1)
/* 1012FE30 0012FE30  90 01 FF EC */	stw r0, -0x14(r1)
/* 1012FE34 0012FE34  90 01 FF E8 */	stw r0, -0x18(r1)
/* 1012FE38 0012FE38  90 01 FF F4 */	stw r0, -0xc(r1)
/* 1012FE3C 0012FE3C  C8 41 FF E8 */	lfd f2, -0x18(r1)
/* 1012FE40 0012FE40  90 01 FF F0 */	stw r0, -0x10(r1)
/* 1012FE44 0012FE44  D8 63 01 84 */	stfd f3, 0x184(r3)
/* 1012FE48 0012FE48  C8 21 FF F0 */	lfd f1, -0x10(r1)
/* 1012FE4C 0012FE4C  D8 43 01 8C */	stfd f2, 0x18c(r3)
/* 1012FE50 0012FE50  90 01 FF FC */	stw r0, -4(r1)
/* 1012FE54 0012FE54  90 01 FF F8 */	stw r0, -8(r1)
/* 1012FE58 0012FE58  D8 23 01 94 */	stfd f1, 0x194(r3)
/* 1012FE5C 0012FE5C  C8 01 FF F8 */	lfd f0, -8(r1)
/* 1012FE60 0012FE60  D8 03 01 9C */	stfd f0, 0x19c(r3)
/* 1012FE64 0012FE64  D8 63 00 E4 */	stfd f3, 0xe4(r3)
/* 1012FE68 0012FE68  D8 43 00 EC */	stfd f2, 0xec(r3)
/* 1012FE6C 0012FE6C  D8 23 00 F4 */	stfd f1, 0xf4(r3)
/* 1012FE70 0012FE70  D8 03 00 FC */	stfd f0, 0xfc(r3)
/* 1012FE74 0012FE74  D8 63 01 04 */	stfd f3, 0x104(r3)
/* 1012FE78 0012FE78  D8 43 01 0C */	stfd f2, 0x10c(r3)
/* 1012FE7C 0012FE7C  D8 23 01 14 */	stfd f1, 0x114(r3)
/* 1012FE80 0012FE80  D8 03 01 1C */	stfd f0, 0x11c(r3)
/* 1012FE84 0012FE84  D8 63 01 24 */	stfd f3, 0x124(r3)
/* 1012FE88 0012FE88  D8 43 01 2C */	stfd f2, 0x12c(r3)
/* 1012FE8C 0012FE8C  D8 23 01 34 */	stfd f1, 0x134(r3)
/* 1012FE90 0012FE90  D8 03 01 3C */	stfd f0, 0x13c(r3)
/* 1012FE94 0012FE94  D8 63 01 44 */	stfd f3, 0x144(r3)
/* 1012FE98 0012FE98  D8 43 01 4C */	stfd f2, 0x14c(r3)
/* 1012FE9C 0012FE9C  D8 23 01 54 */	stfd f1, 0x154(r3)
/* 1012FEA0 0012FEA0  D8 03 01 5C */	stfd f0, 0x15c(r3)
/* 1012FEA4 0012FEA4  D8 63 01 64 */	stfd f3, 0x164(r3)
/* 1012FEA8 0012FEA8  D8 43 01 6C */	stfd f2, 0x16c(r3)
/* 1012FEAC 0012FEAC  D8 23 01 74 */	stfd f1, 0x174(r3)
/* 1012FEB0 0012FEB0  D8 03 01 7C */	stfd f0, 0x17c(r3)
/* 1012FEB4 0012FEB4  B0 03 00 48 */	sth r0, 0x48(r3)
/* 1012FEB8 0012FEB8  4E 80 00 20 */	blr 

.global "Spend__10cSimulatorF11ExpenseTypel"
"Spend__10cSimulatorF11ExpenseTypel":
/* 1012FEF0 0012FEF0  7C 08 02 A6 */	mflr r0
/* 1012FEF4 0012FEF4  7C 67 1B 78 */	mr r7, r3
/* 1012FEF8 0012FEF8  90 01 00 08 */	stw r0, 8(r1)
/* 1012FEFC 0012FEFC  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 1012FF00 0012FF00  A8 03 00 50 */	lha r0, 0x50(r3)
/* 1012FF04 0012FF04  2C 00 00 01 */	cmpwi r0, 1
/* 1012FF08 0012FF08  41 82 00 70 */	beq lbl_1012FF78
/* 1012FF0C 0012FF0C  80 C7 00 90 */	lwz r6, 0x90(r7)
/* 1012FF10 0012FF10  54 80 10 3A */	slwi r0, r4, 2
/* 1012FF14 0012FF14  7C 87 02 14 */	add r4, r7, r0
/* 1012FF18 0012FF18  7C 05 30 50 */	subf r0, r5, r6
/* 1012FF1C 0012FF1C  90 07 00 90 */	stw r0, 0x90(r7)
/* 1012FF20 0012FF20  3C 60 68 DC */	lis r3, 0x68dc
/* 1012FF24 0012FF24  38 C3 8B AD */	addi r6, r3, -29779
/* 1012FF28 0012FF28  80 04 01 84 */	lwz r0, 0x184(r4)
/* 1012FF2C 0012FF2C  38 60 00 DA */	li r3, 0xda
/* 1012FF30 0012FF30  7C 00 2A 14 */	add r0, r0, r5
/* 1012FF34 0012FF34  90 04 01 84 */	stw r0, 0x184(r4)
/* 1012FF38 0012FF38  80 07 00 90 */	lwz r0, 0x90(r7)
/* 1012FF3C 0012FF3C  7C 06 00 96 */	mulhw r0, r6, r0
/* 1012FF40 0012FF40  7C 00 66 70 */	srawi r0, r0, 0xc
/* 1012FF44 0012FF44  54 04 0F FE */	srwi r4, r0, 0x1f
/* 1012FF48 0012FF48  7C 00 22 14 */	add r0, r0, r4
/* 1012FF4C 0012FF4C  B0 07 00 2C */	sth r0, 0x2c(r7)
/* 1012FF50 0012FF50  80 A7 00 90 */	lwz r5, 0x90(r7)
/* 1012FF54 0012FF54  7C 06 28 96 */	mulhw r0, r6, r5
/* 1012FF58 0012FF58  7C 00 66 70 */	srawi r0, r0, 0xc
/* 1012FF5C 0012FF5C  54 04 0F FE */	srwi r4, r0, 0x1f
/* 1012FF60 0012FF60  7C 00 22 14 */	add r0, r0, r4
/* 1012FF64 0012FF64  1C 00 27 10 */	mulli r0, r0, 0x2710
/* 1012FF68 0012FF68  7C 00 28 50 */	subf r0, r0, r5
/* 1012FF6C 0012FF6C  B0 07 00 2A */	sth r0, 0x2a(r7)
/* 1012FF70 0012FF70  80 87 00 90 */	lwz r4, 0x90(r7)
/* 1012FF74 0012FF74  4B F2 7E 9D */	bl "GlobalDispatch__Fsl"
lbl_1012FF78:
/* 1012FF78 0012FF78  80 01 00 48 */	lwz r0, 0x48(r1)
/* 1012FF7C 0012FF7C  38 21 00 40 */	addi r1, r1, 0x40
/* 1012FF80 0012FF80  7C 08 03 A6 */	mtlr r0
/* 1012FF84 0012FF84  4E 80 00 20 */	blr 

.global "SetFunds__10cSimulatorFl"
"SetFunds__10cSimulatorFl":
/* 1012FFC0 0012FFC0  7C 08 02 A6 */	mflr r0
/* 1012FFC4 0012FFC4  90 01 00 08 */	stw r0, 8(r1)
/* 1012FFC8 0012FFC8  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 1012FFCC 0012FFCC  A8 03 00 50 */	lha r0, 0x50(r3)
/* 1012FFD0 0012FFD0  2C 00 00 00 */	cmpwi r0, 0
/* 1012FFD4 0012FFD4  40 82 00 44 */	bne lbl_10130018
/* 1012FFD8 0012FFD8  3C A0 68 DC */	lis r5, 0x68dc
/* 1012FFDC 0012FFDC  90 83 00 90 */	stw r4, 0x90(r3)
/* 1012FFE0 0012FFE0  38 05 8B AD */	addi r0, r5, -29779
/* 1012FFE4 0012FFE4  7C 00 20 96 */	mulhw r0, r0, r4
/* 1012FFE8 0012FFE8  7C 06 66 70 */	srawi r6, r0, 0xc
/* 1012FFEC 0012FFEC  7C 00 66 70 */	srawi r0, r0, 0xc
/* 1012FFF0 0012FFF0  54 05 0F FE */	srwi r5, r0, 0x1f
/* 1012FFF4 0012FFF4  7C 00 2A 14 */	add r0, r0, r5
/* 1012FFF8 0012FFF8  54 C5 0F FE */	srwi r5, r6, 0x1f
/* 1012FFFC 0012FFFC  1C 00 27 10 */	mulli r0, r0, 0x2710
/* 10130000 00130000  7C A6 2A 14 */	add r5, r6, r5
/* 10130004 00130004  B0 A3 00 2C */	sth r5, 0x2c(r3)
/* 10130008 00130008  7C 00 20 50 */	subf r0, r0, r4
/* 1013000C 0013000C  B0 03 00 2A */	sth r0, 0x2a(r3)
/* 10130010 00130010  38 60 00 DA */	li r3, 0xda
/* 10130014 00130014  4B F2 7D FD */	bl "GlobalDispatch__Fsl"
lbl_10130018:
/* 10130018 00130018  80 01 00 48 */	lwz r0, 0x48(r1)
/* 1013001C 0013001C  38 21 00 40 */	addi r1, r1, 0x40
/* 10130020 00130020  7C 08 03 A6 */	mtlr r0
/* 10130024 00130024  4E 80 00 20 */	blr 

.global "GetFunds__10cSimulatorFv"
"GetFunds__10cSimulatorFv":
/* 10130060 00130060  A8 03 00 50 */	lha r0, 0x50(r3)
/* 10130064 00130064  2C 00 00 01 */	cmpwi r0, 1
/* 10130068 00130068  40 82 00 10 */	bne lbl_10130078
/* 1013006C 0013006C  3C 60 00 0F */	lis r3, 0xf
/* 10130070 00130070  38 63 42 3F */	addi r3, r3, 0x423f
/* 10130074 00130074  4E 80 00 20 */	blr 
lbl_10130078:
/* 10130078 00130078  80 63 00 90 */	lwz r3, 0x90(r3)
/* 1013007C 0013007C  4E 80 00 20 */	blr 

.global "SetCurrentHour__10cSimulatorFii"
"SetCurrentHour__10cSimulatorFii":
/* 101300B0 001300B0  93 E1 FF FC */	stw r31, -4(r1)
/* 101300B4 001300B4  7C 08 02 A6 */	mflr r0
/* 101300B8 001300B8  7C 7F 1B 78 */	mr r31, r3
/* 101300BC 001300BC  90 01 00 08 */	stw r0, 8(r1)
/* 101300C0 001300C0  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 101300C4 001300C4  B0 83 00 10 */	sth r4, 0x10(r3)
/* 101300C8 001300C8  38 80 00 00 */	li r4, 0
/* 101300CC 001300CC  B0 A3 00 1A */	sth r5, 0x1a(r3)
/* 101300D0 001300D0  38 60 00 DB */	li r3, 0xdb
/* 101300D4 001300D4  4B F2 7D 3D */	bl "GlobalDispatch__Fsl"
/* 101300D8 001300D8  A8 1F 00 10 */	lha r0, 0x10(r31)
/* 101300DC 001300DC  A8 7F 00 18 */	lha r3, 0x18(r31)
/* 101300E0 001300E0  2C 00 00 06 */	cmpwi r0, 6
/* 101300E4 001300E4  40 80 00 0C */	bge lbl_101300F0
/* 101300E8 001300E8  38 00 00 02 */	li r0, 2
/* 101300EC 001300EC  48 00 00 38 */	b lbl_10130124
lbl_101300F0:
/* 101300F0 001300F0  2C 00 00 07 */	cmpwi r0, 7
/* 101300F4 001300F4  40 80 00 0C */	bge lbl_10130100
/* 101300F8 001300F8  38 00 00 03 */	li r0, 3
/* 101300FC 001300FC  48 00 00 28 */	b lbl_10130124
lbl_10130100:
/* 10130100 00130100  2C 00 00 12 */	cmpwi r0, 0x12
/* 10130104 00130104  40 80 00 0C */	bge lbl_10130110
/* 10130108 00130108  38 00 00 00 */	li r0, 0
/* 1013010C 0013010C  48 00 00 18 */	b lbl_10130124
lbl_10130110:
/* 10130110 00130110  2C 00 00 13 */	cmpwi r0, 0x13
/* 10130114 00130114  40 80 00 0C */	bge lbl_10130120
/* 10130118 00130118  38 00 00 01 */	li r0, 1
/* 1013011C 0013011C  48 00 00 08 */	b lbl_10130124
lbl_10130120:
/* 10130120 00130120  38 00 00 02 */	li r0, 2
lbl_10130124:
/* 10130124 00130124  7C 00 18 00 */	cmpw r0, r3
/* 10130128 00130128  41 82 00 24 */	beq lbl_1013014C
/* 1013012C 0013012C  B0 1F 00 18 */	sth r0, 0x18(r31)
/* 10130130 00130130  80 62 88 74 */	lwz r3, lbl_105B9CD4-_R2_BASE_(r2)
/* 10130134 00130134  80 63 00 00 */	lwz r3, 0(r3)
/* 10130138 00130138  80 63 00 20 */	lwz r3, 0x20(r3)
/* 1013013C 0013013C  48 0B 9C C5 */	bl "SetColor__8cTerrainFv"
/* 10130140 00130140  38 60 00 DD */	li r3, 0xdd
/* 10130144 00130144  38 80 00 00 */	li r4, 0
/* 10130148 00130148  4B F2 7C C9 */	bl "GlobalDispatch__Fsl"
lbl_1013014C:
/* 1013014C 0013014C  80 01 00 58 */	lwz r0, 0x58(r1)
/* 10130150 00130150  38 21 00 50 */	addi r1, r1, 0x50
/* 10130154 00130154  83 E1 FF FC */	lwz r31, -4(r1)
/* 10130158 00130158  7C 08 03 A6 */	mtlr r0
/* 1013015C 0013015C  4E 80 00 20 */	blr 

.global "IsPaused__10cSimulatorFv"
"IsPaused__10cSimulatorFv":
/* 101301A0 001301A0  A8 63 00 32 */	lha r3, 0x32(r3)
/* 101301A4 001301A4  7C 03 00 D0 */	neg r0, r3
/* 101301A8 001301A8  7C 00 1B 78 */	or r0, r0, r3
/* 101301AC 001301AC  54 03 0F FE */	srwi r3, r0, 0x1f
/* 101301B0 001301B0  4E 80 00 20 */	blr 

.global "Resume__10cSimulatorFv"
"Resume__10cSimulatorFv":
/* 101301E0 001301E0  93 E1 FF FC */	stw r31, -4(r1)
/* 101301E4 001301E4  7C 08 02 A6 */	mflr r0
/* 101301E8 001301E8  7C 7F 1B 78 */	mr r31, r3
/* 101301EC 001301EC  90 01 00 08 */	stw r0, 8(r1)
/* 101301F0 001301F0  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 101301F4 001301F4  A8 03 00 32 */	lha r0, 0x32(r3)
/* 101301F8 001301F8  2C 00 00 00 */	cmpwi r0, 0
/* 101301FC 001301FC  41 82 00 24 */	beq lbl_10130220
/* 10130200 00130200  38 00 00 00 */	li r0, 0
/* 10130204 00130204  B0 1F 00 32 */	sth r0, 0x32(r31)
/* 10130208 00130208  38 60 00 C2 */	li r3, 0xc2
/* 1013020C 0013020C  38 80 00 00 */	li r4, 0
/* 10130210 00130210  4B F2 7C 01 */	bl "GlobalDispatch__Fsl"
/* 10130214 00130214  38 00 00 00 */	li r0, 0
/* 10130218 00130218  90 1F 00 BC */	stw r0, 0xbc(r31)
/* 1013021C 0013021C  90 1F 00 B8 */	stw r0, 0xb8(r31)
lbl_10130220:
/* 10130220 00130220  80 01 00 58 */	lwz r0, 0x58(r1)
/* 10130224 00130224  38 21 00 50 */	addi r1, r1, 0x50
/* 10130228 00130228  83 E1 FF FC */	lwz r31, -4(r1)
/* 1013022C 0013022C  7C 08 03 A6 */	mtlr r0
/* 10130230 00130230  4E 80 00 20 */	blr 

.global "Pause__10cSimulatorFv"
"Pause__10cSimulatorFv":
/* 10130260 00130260  7C 08 02 A6 */	mflr r0
/* 10130264 00130264  80 82 88 70 */	lwz r4, lbl_105B9CD0-_R2_BASE_(r2)
/* 10130268 00130268  90 01 00 08 */	stw r0, 8(r1)
/* 1013026C 0013026C  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 10130270 00130270  80 84 00 00 */	lwz r4, 0(r4)
/* 10130274 00130274  80 04 00 78 */	lwz r0, 0x78(r4)
/* 10130278 00130278  28 00 00 00 */	cmplwi r0, 0
/* 1013027C 0013027C  40 82 00 24 */	bne lbl_101302A0
/* 10130280 00130280  A8 03 00 32 */	lha r0, 0x32(r3)
/* 10130284 00130284  2C 00 00 00 */	cmpwi r0, 0
/* 10130288 00130288  40 82 00 18 */	bne lbl_101302A0
/* 1013028C 0013028C  38 00 00 01 */	li r0, 1
/* 10130290 00130290  B0 03 00 32 */	sth r0, 0x32(r3)
/* 10130294 00130294  38 60 00 C2 */	li r3, 0xc2
/* 10130298 00130298  38 80 00 00 */	li r4, 0
/* 1013029C 0013029C  4B F2 7B 75 */	bl "GlobalDispatch__Fsl"
lbl_101302A0:
/* 101302A0 001302A0  80 01 00 48 */	lwz r0, 0x48(r1)
/* 101302A4 001302A4  38 21 00 40 */	addi r1, r1, 0x40
/* 101302A8 001302A8  7C 08 03 A6 */	mtlr r0
/* 101302AC 001302AC  4E 80 00 20 */	blr 

.global "GetSuspendedSpeed__10cSimulatorFv"
"GetSuspendedSpeed__10cSimulatorFv":
/* 101302E0 001302E0  A8 63 00 34 */	lha r3, 0x34(r3)
/* 101302E4 001302E4  4E 80 00 20 */	blr 

.global "IsSuspended__10cSimulatorFv"
"IsSuspended__10cSimulatorFv":
/* 10130320 00130320  A8 03 00 34 */	lha r0, 0x34(r3)
/* 10130324 00130324  54 00 0F FE */	srwi r0, r0, 0x1f
/* 10130328 00130328  68 03 00 01 */	xori r3, r0, 1
/* 1013032C 0013032C  4E 80 00 20 */	blr 

.global "GetSpeed__10cSimulatorFv"
"GetSpeed__10cSimulatorFv":
/* 10130360 00130360  A8 63 00 30 */	lha r3, 0x30(r3)
/* 10130364 00130364  4E 80 00 20 */	blr 

.global "SetSpeed__10cSimulatorFi"
"SetSpeed__10cSimulatorFi":
/* 101303A0 001303A0  93 E1 FF FC */	stw r31, -4(r1)
/* 101303A4 001303A4  7C 08 02 A6 */	mflr r0
/* 101303A8 001303A8  83 E2 A7 E4 */	lwz r31, lbl_105BBC44-_R2_BASE_(r2)
/* 101303AC 001303AC  93 C1 FF F8 */	stw r30, -8(r1)
/* 101303B0 001303B0  7C 9E 23 79 */	or. r30, r4, r4
/* 101303B4 001303B4  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 101303B8 001303B8  3B A3 00 00 */	addi r29, r3, 0
/* 101303BC 001303BC  90 01 00 08 */	stw r0, 8(r1)
/* 101303C0 001303C0  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 101303C4 001303C4  40 80 00 08 */	bge lbl_101303CC
/* 101303C8 001303C8  3B C0 00 00 */	li r30, 0
lbl_101303CC:
/* 101303CC 001303CC  2C 1E 03 E8 */	cmpwi r30, 0x3e8
/* 101303D0 001303D0  40 81 00 08 */	ble lbl_101303D8
/* 101303D4 001303D4  3B C0 03 E8 */	li r30, 0x3e8
lbl_101303D8:
/* 101303D8 001303D8  6F C3 80 00 */	xoris r3, r30, 0x8000
/* 101303DC 001303DC  80 82 A7 E8 */	lwz r4, lbl_105BBC48-_R2_BASE_(r2)
/* 101303E0 001303E0  3C 00 43 30 */	lis r0, 0x4330
/* 101303E4 001303E4  90 61 00 44 */	stw r3, 0x44(r1)
/* 101303E8 001303E8  C8 64 00 08 */	lfd f3, 8(r4)
/* 101303EC 001303EC  90 01 00 40 */	stw r0, 0x40(r1)
/* 101303F0 001303F0  C0 5F 00 04 */	lfs f2, 4(r31)
/* 101303F4 001303F4  C8 01 00 40 */	lfd f0, 0x40(r1)
/* 101303F8 001303F8  C0 3F 00 0C */	lfs f1, 0xc(r31)
/* 101303FC 001303FC  EC 60 18 28 */	fsubs f3, f0, f3
/* 10130400 00130400  C0 1F 00 00 */	lfs f0, 0(r31)
/* 10130404 00130404  C8 84 00 00 */	lfd f4, 0(r4)
/* 10130408 00130408  B3 DD 00 30 */	sth r30, 0x30(r29)
/* 1013040C 0013040C  EC 43 10 24 */	fdivs f2, f3, f2
/* 10130410 00130410  EC 02 00 7C */	fnmsubs f0, f2, f1, f0
/* 10130414 00130414  FC 24 00 2A */	fadd f1, f4, f0
/* 10130418 00130418  48 45 84 79 */	bl func_10588890
/* 1013041C 0013041C  38 83 00 00 */	addi r4, r3, 0
/* 10130420 00130420  38 7D 00 C4 */	addi r3, r29, 0xc4
/* 10130424 00130424  90 9D 00 C0 */	stw r4, 0xc0(r29)
/* 10130428 00130428  38 00 00 00 */	li r0, 0
/* 1013042C 0013042C  90 1D 00 BC */	stw r0, 0xbc(r29)
/* 10130430 00130430  90 1D 00 B8 */	stw r0, 0xb8(r29)
/* 10130434 00130434  48 01 58 7D */	bl "SetAvgPeriod__14PulseGeneratorFUl"
/* 10130438 00130438  80 1D 00 C0 */	lwz r0, 0xc0(r29)
/* 1013043C 0013043C  3C 60 30 C3 */	lis r3, 0x30c3
/* 10130440 00130440  38 63 0C 31 */	addi r3, r3, 0xc31
/* 10130444 00130444  1C 00 00 3C */	mulli r0, r0, 0x3c
/* 10130448 00130448  7C 03 00 96 */	mulhw r0, r3, r0
/* 1013044C 0013044C  7C 00 1E 70 */	srawi r0, r0, 3
/* 10130450 00130450  54 03 0F FE */	srwi r3, r0, 0x1f
/* 10130454 00130454  7C 00 1A 14 */	add r0, r0, r3
/* 10130458 00130458  2C 00 00 3C */	cmpwi r0, 0x3c
/* 1013045C 0013045C  40 81 00 08 */	ble lbl_10130464
/* 10130460 00130460  38 00 00 3C */	li r0, 0x3c
lbl_10130464:
/* 10130464 00130464  2C 00 00 01 */	cmpwi r0, 1
/* 10130468 00130468  40 80 00 08 */	bge lbl_10130470
/* 1013046C 0013046C  38 00 00 01 */	li r0, 1
lbl_10130470:
/* 10130470 00130470  2C 00 00 01 */	cmpwi r0, 1
/* 10130474 00130474  40 80 00 08 */	bge lbl_1013047C
/* 10130478 00130478  38 00 00 01 */	li r0, 1
lbl_1013047C:
/* 1013047C 0013047C  2C 00 00 3C */	cmpwi r0, 0x3c
/* 10130480 00130480  40 81 00 08 */	ble lbl_10130488
/* 10130484 00130484  38 00 00 3C */	li r0, 0x3c
lbl_10130488:
/* 10130488 00130488  90 1D 00 D8 */	stw r0, 0xd8(r29)
/* 1013048C 0013048C  3C 00 43 30 */	lis r0, 0x4330
/* 10130490 00130490  80 62 A7 E8 */	lwz r3, lbl_105BBC48-_R2_BASE_(r2)
/* 10130494 00130494  80 9D 00 C0 */	lwz r4, 0xc0(r29)
/* 10130498 00130498  90 01 00 48 */	stw r0, 0x48(r1)
/* 1013049C 0013049C  6C 80 80 00 */	xoris r0, r4, 0x8000
/* 101304A0 001304A0  C8 23 00 08 */	lfd f1, 8(r3)
/* 101304A4 001304A4  90 01 00 4C */	stw r0, 0x4c(r1)
/* 101304A8 001304A8  C0 5F 00 14 */	lfs f2, 0x14(r31)
/* 101304AC 001304AC  C8 01 00 48 */	lfd f0, 0x48(r1)
/* 101304B0 001304B0  C0 7F 00 10 */	lfs f3, 0x10(r31)
/* 101304B4 001304B4  EC 20 08 28 */	fsubs f1, f0, f1
/* 101304B8 001304B8  C0 1F 00 18 */	lfs f0, 0x18(r31)
/* 101304BC 001304BC  EC 22 00 72 */	fmuls f1, f2, f1
/* 101304C0 001304C0  EC 23 00 72 */	fmuls f1, f3, f1
/* 101304C4 001304C4  EC 01 00 24 */	fdivs f0, f1, f0
/* 101304C8 001304C8  FC 00 00 1E */	fctiwz f0, f0
/* 101304CC 001304CC  D8 01 00 50 */	stfd f0, 0x50(r1)
/* 101304D0 001304D0  80 01 00 54 */	lwz r0, 0x54(r1)
/* 101304D4 001304D4  2C 00 00 5A */	cmpwi r0, 0x5a
/* 101304D8 001304D8  40 81 00 08 */	ble lbl_101304E0
/* 101304DC 001304DC  38 00 00 5A */	li r0, 0x5a
lbl_101304E0:
/* 101304E0 001304E0  2C 00 00 5A */	cmpwi r0, 0x5a
/* 101304E4 001304E4  40 80 00 08 */	bge lbl_101304EC
/* 101304E8 001304E8  38 00 00 5A */	li r0, 0x5a
lbl_101304EC:
/* 101304EC 001304EC  2C 00 00 01 */	cmpwi r0, 1
/* 101304F0 001304F0  40 80 00 08 */	bge lbl_101304F8
/* 101304F4 001304F4  38 00 00 01 */	li r0, 1
lbl_101304F8:
/* 101304F8 001304F8  2C 00 00 5A */	cmpwi r0, 0x5a
/* 101304FC 001304FC  40 81 00 08 */	ble lbl_10130504
/* 10130500 00130500  38 00 00 5A */	li r0, 0x5a
lbl_10130504:
/* 10130504 00130504  90 1D 00 DC */	stw r0, 0xdc(r29)
/* 10130508 00130508  38 60 00 C2 */	li r3, 0xc2
/* 1013050C 0013050C  38 80 00 00 */	li r4, 0
/* 10130510 00130510  4B F2 79 01 */	bl "GlobalDispatch__Fsl"
/* 10130514 00130514  A8 1D 00 34 */	lha r0, 0x34(r29)
/* 10130518 00130518  2C 00 00 00 */	cmpwi r0, 0
/* 1013051C 0013051C  41 80 00 08 */	blt lbl_10130524
/* 10130520 00130520  B3 DD 00 34 */	sth r30, 0x34(r29)
lbl_10130524:
/* 10130524 00130524  80 01 00 78 */	lwz r0, 0x78(r1)
/* 10130528 00130528  38 21 00 70 */	addi r1, r1, 0x70
/* 1013052C 0013052C  83 E1 FF FC */	lwz r31, -4(r1)
/* 10130530 00130530  83 C1 FF F8 */	lwz r30, -8(r1)
/* 10130534 00130534  7C 08 03 A6 */	mtlr r0
/* 10130538 00130538  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 1013053C 0013053C  4E 80 00 20 */	blr 

.global "TickAllObjects__10cSimulatorFv"
"TickAllObjects__10cSimulatorFv":
/* 10130570 00130570  BF 61 FF EC */	stmw r27, -0x14(r1)
/* 10130574 00130574  7C 08 02 A6 */	mflr r0
/* 10130578 00130578  7C 7B 1B 78 */	mr r27, r3
/* 1013057C 0013057C  3B C0 00 01 */	li r30, 1
/* 10130580 00130580  90 01 00 08 */	stw r0, 8(r1)
/* 10130584 00130584  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 10130588 00130588  A8 03 00 32 */	lha r0, 0x32(r3)
/* 1013058C 0013058C  2C 00 00 00 */	cmpwi r0, 0
/* 10130590 00130590  40 82 00 30 */	bne lbl_101305C0
/* 10130594 00130594  A8 1B 00 36 */	lha r0, 0x36(r27)
/* 10130598 00130598  38 60 00 00 */	li r3, 0
/* 1013059C 0013059C  2C 00 00 00 */	cmpwi r0, 0
/* 101305A0 001305A0  41 82 00 14 */	beq lbl_101305B4
/* 101305A4 001305A4  A8 1B 00 24 */	lha r0, 0x24(r27)
/* 101305A8 001305A8  2C 00 00 00 */	cmpwi r0, 0
/* 101305AC 001305AC  41 82 00 08 */	beq lbl_101305B4
/* 101305B0 001305B0  7F C3 F3 78 */	mr r3, r30
lbl_101305B4:
/* 101305B4 001305B4  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 101305B8 001305B8  40 82 00 08 */	bne lbl_101305C0
/* 101305BC 001305BC  3B C0 00 00 */	li r30, 0
lbl_101305C0:
/* 101305C0 001305C0  80 7B 00 B0 */	lwz r3, 0xb0(r27)
/* 101305C4 001305C4  80 1B 01 B0 */	lwz r0, 0x1b0(r27)
/* 101305C8 001305C8  80 63 00 1C */	lwz r3, 0x1c(r3)
/* 101305CC 001305CC  2C 00 00 00 */	cmpwi r0, 0
/* 101305D0 001305D0  3B 83 00 01 */	addi r28, r3, 1
/* 101305D4 001305D4  40 82 00 0C */	bne lbl_101305E0
/* 101305D8 001305D8  38 00 00 01 */	li r0, 1
/* 101305DC 001305DC  90 1B 01 B0 */	stw r0, 0x1b0(r27)
lbl_101305E0:
/* 101305E0 001305E0  83 FB 00 B0 */	lwz r31, 0xb0(r27)
/* 101305E4 001305E4  48 00 01 24 */	b lbl_10130708
lbl_101305E8:
/* 101305E8 001305E8  38 03 FF FF */	addi r0, r3, -1
/* 101305EC 001305EC  80 7F 00 20 */	lwz r3, 0x20(r31)
/* 101305F0 001305F0  54 00 10 3A */	slwi r0, r0, 2
/* 101305F4 001305F4  7F A3 00 2E */	lwzx r29, r3, r0
/* 101305F8 001305F8  28 1D 00 00 */	cmplwi r29, 0
/* 101305FC 001305FC  41 82 01 00 */	beq lbl_101306FC
/* 10130600 00130600  80 7B 00 B0 */	lwz r3, 0xb0(r27)
/* 10130604 00130604  80 63 00 2C */	lwz r3, 0x2c(r3)
/* 10130608 00130608  7C 03 00 2E */	lwzx r0, r3, r0
/* 1013060C 0013060C  54 00 03 5B */	rlwinm. r0, r0, 0, 0xd, 0xd
/* 10130610 00130610  41 82 00 3C */	beq lbl_1013064C
/* 10130614 00130614  7F A3 EB 78 */	mr r3, r29
/* 10130618 00130618  48 01 B3 59 */	bl "GetError__7TreeSimFv"
/* 1013061C 0013061C  7C 60 07 35 */	extsh. r0, r3
/* 10130620 00130620  41 82 00 18 */	beq lbl_10130638
/* 10130624 00130624  7F A3 EB 78 */	mr r3, r29
/* 10130628 00130628  4B F9 91 49 */	bl "HandleError__8cXObjectFv"
/* 1013062C 0013062C  38 60 00 00 */	li r3, 0
/* 10130630 00130630  48 00 00 F8 */	b lbl_10130728
/* 10130634 00130634  60 00 00 00 */	nop 
lbl_10130638:
/* 10130638 00130638  80 7B 00 B0 */	lwz r3, 0xb0(r27)
/* 1013063C 0013063C  38 A0 00 04 */	li r5, 4
/* 10130640 00130640  80 9B 01 B0 */	lwz r4, 0x1b0(r27)
/* 10130644 00130644  38 C0 00 00 */	li r6, 0
/* 10130648 00130648  4B FA 89 D9 */	bl "SetSimFlag__12ObjectModuleFiQ212ObjectModule7SimFlagb"
lbl_1013064C:
/* 1013064C 0013064C  80 FB 00 B0 */	lwz r7, 0xb0(r27)
/* 10130650 00130650  80 7B 01 B0 */	lwz r3, 0x1b0(r27)
/* 10130654 00130654  80 A7 00 2C */	lwz r5, 0x2c(r7)
/* 10130658 00130658  38 03 FF FF */	addi r0, r3, -1
/* 1013065C 0013065C  54 06 10 3A */	slwi r6, r0, 2
/* 10130660 00130660  7C 65 30 2E */	lwzx r3, r5, r6
/* 10130664 00130664  54 60 03 DF */	rlwinm. r0, r3, 0, 0xf, 0xf
/* 10130668 00130668  41 82 00 94 */	beq lbl_101306FC
/* 1013066C 0013066C  57 C0 06 3F */	clrlwi. r0, r30, 0x18
/* 10130670 00130670  41 82 00 0C */	beq lbl_1013067C
/* 10130674 00130674  54 60 03 9D */	rlwinm. r0, r3, 0, 0xe, 0xe
/* 10130678 00130678  41 82 00 84 */	beq lbl_101306FC
lbl_1013067C:
/* 1013067C 0013067C  54 60 04 3E */	clrlwi r0, r3, 0x10
/* 10130680 00130680  7C 04 07 35 */	extsh. r4, r0
/* 10130684 00130684  40 81 00 2C */	ble lbl_101306B0
/* 10130688 00130688  7C 65 30 2E */	lwzx r3, r5, r6
/* 1013068C 0013068C  38 04 FF FF */	addi r0, r4, -1
/* 10130690 00130690  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 10130694 00130694  54 63 00 1E */	rlwinm r3, r3, 0, 0, 0xf
/* 10130698 00130698  7C 65 31 2E */	stwx r3, r5, r6
/* 1013069C 0013069C  80 87 00 2C */	lwz r4, 0x2c(r7)
/* 101306A0 001306A0  7C 64 30 2E */	lwzx r3, r4, r6
/* 101306A4 001306A4  7C 60 03 78 */	or r0, r3, r0
/* 101306A8 001306A8  7C 04 31 2E */	stwx r0, r4, r6
/* 101306AC 001306AC  48 00 00 50 */	b lbl_101306FC
lbl_101306B0:
/* 101306B0 001306B0  7F A3 EB 78 */	mr r3, r29
/* 101306B4 001306B4  80 9B 00 98 */	lwz r4, 0x98(r27)
/* 101306B8 001306B8  81 9D 00 28 */	lwz r12, 0x28(r29)
/* 101306BC 001306BC  81 8C 00 1C */	lwz r12, 0x1c(r12)
/* 101306C0 001306C0  48 46 94 91 */	bl func_10599B50
/* 101306C4 001306C4  80 41 00 14 */	lwz r2, 0x14(r1)
/* 101306C8 001306C8  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 101306CC 001306CC  40 82 00 10 */	bne lbl_101306DC
/* 101306D0 001306D0  38 60 00 00 */	li r3, 0
/* 101306D4 001306D4  48 00 00 54 */	b lbl_10130728
/* 101306D8 001306D8  60 00 00 00 */	nop 
lbl_101306DC:
/* 101306DC 001306DC  7F A3 EB 78 */	mr r3, r29
/* 101306E0 001306E0  48 01 B2 91 */	bl "GetError__7TreeSimFv"
/* 101306E4 001306E4  7C 60 07 35 */	extsh. r0, r3
/* 101306E8 001306E8  41 82 00 14 */	beq lbl_101306FC
/* 101306EC 001306EC  7F A3 EB 78 */	mr r3, r29
/* 101306F0 001306F0  4B F9 90 81 */	bl "HandleError__8cXObjectFv"
/* 101306F4 001306F4  38 60 00 00 */	li r3, 0
/* 101306F8 001306F8  48 00 00 30 */	b lbl_10130728
lbl_101306FC:
/* 101306FC 001306FC  80 7B 01 B0 */	lwz r3, 0x1b0(r27)
/* 10130700 00130700  38 03 00 01 */	addi r0, r3, 1
/* 10130704 00130704  90 1B 01 B0 */	stw r0, 0x1b0(r27)
lbl_10130708:
/* 10130708 00130708  80 7B 01 B0 */	lwz r3, 0x1b0(r27)
/* 1013070C 0013070C  7C 03 E0 00 */	cmpw r3, r28
/* 10130710 00130710  41 80 FE D8 */	blt lbl_101305E8
/* 10130714 00130714  57 C0 06 3E */	clrlwi r0, r30, 0x18
/* 10130718 00130718  38 80 00 00 */	li r4, 0
/* 1013071C 0013071C  7C 00 00 34 */	cntlzw r0, r0
/* 10130720 00130720  90 9B 01 B0 */	stw r4, 0x1b0(r27)
/* 10130724 00130724  54 03 D9 7E */	srwi r3, r0, 5
lbl_10130728:
/* 10130728 00130728  80 01 00 68 */	lwz r0, 0x68(r1)
/* 1013072C 0013072C  38 21 00 60 */	addi r1, r1, 0x60
/* 10130730 00130730  BB 61 FF EC */	lmw r27, -0x14(r1)
/* 10130734 00130734  7C 08 03 A6 */	mtlr r0
/* 10130738 00130738  4E 80 00 20 */	blr 

.global "SimulateOneTick__10cSimulatorFv"
"SimulateOneTick__10cSimulatorFv":
/* 10130770 00130770  BF 61 FF EC */	stmw r27, -0x14(r1)
/* 10130774 00130774  7C 08 02 A6 */	mflr r0
/* 10130778 00130778  83 E2 88 74 */	lwz r31, lbl_105B9CD4-_R2_BASE_(r2)
/* 1013077C 0013077C  7C 7B 1B 78 */	mr r27, r3
/* 10130780 00130780  90 01 00 08 */	stw r0, 8(r1)
/* 10130784 00130784  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 10130788 00130788  48 00 7C 69 */	bl "GetSRandSeed__Fv"
/* 1013078C 0013078C  7C 60 1B 78 */	mr r0, r3
/* 10130790 00130790  80 7B 00 AC */	lwz r3, 0xac(r27)
/* 10130794 00130794  7C 1D 03 78 */	mr r29, r0
/* 10130798 00130798  48 00 7C 29 */	bl "SetSRandSeed__FUl"
/* 1013079C 0013079C  7F 63 DB 78 */	mr r3, r27
/* 101307A0 001307A0  4B FF FD D1 */	bl "TickAllObjects__10cSimulatorFv"
/* 101307A4 001307A4  7C 7C 1B 78 */	mr r28, r3
/* 101307A8 001307A8  48 00 7C 49 */	bl "GetSRandSeed__Fv"
/* 101307AC 001307AC  90 7B 00 AC */	stw r3, 0xac(r27)
/* 101307B0 001307B0  7F A3 EB 78 */	mr r3, r29
/* 101307B4 001307B4  48 00 7C 0D */	bl "SetSRandSeed__FUl"
/* 101307B8 001307B8  57 80 06 3F */	clrlwi. r0, r28, 0x18
/* 101307BC 001307BC  3B A0 00 00 */	li r29, 0
/* 101307C0 001307C0  3B C0 00 00 */	li r30, 0
/* 101307C4 001307C4  41 82 01 C0 */	beq lbl_10130984
/* 101307C8 001307C8  80 7B 00 98 */	lwz r3, 0x98(r27)
/* 101307CC 001307CC  38 03 00 01 */	addi r0, r3, 1
/* 101307D0 001307D0  90 1B 00 98 */	stw r0, 0x98(r27)
/* 101307D4 001307D4  A8 7B 00 1C */	lha r3, 0x1c(r27)
/* 101307D8 001307D8  38 63 00 02 */	addi r3, r3, 2
/* 101307DC 001307DC  7C 60 07 34 */	extsh r0, r3
/* 101307E0 001307E0  B0 7B 00 1C */	sth r3, 0x1c(r27)
/* 101307E4 001307E4  2C 00 00 3C */	cmpwi r0, 0x3c
/* 101307E8 001307E8  41 80 01 9C */	blt lbl_10130984
/* 101307EC 001307EC  A8 7B 00 1C */	lha r3, 0x1c(r27)
/* 101307F0 001307F0  3B A0 00 DB */	li r29, 0xdb
/* 101307F4 001307F4  38 03 FF C4 */	addi r0, r3, -60
/* 101307F8 001307F8  B0 1B 00 1C */	sth r0, 0x1c(r27)
/* 101307FC 001307FC  A8 7B 00 1A */	lha r3, 0x1a(r27)
/* 10130800 00130800  38 63 00 01 */	addi r3, r3, 1
/* 10130804 00130804  7C 60 07 34 */	extsh r0, r3
/* 10130808 00130808  B0 7B 00 1A */	sth r3, 0x1a(r27)
/* 1013080C 0013080C  2C 00 00 3C */	cmpwi r0, 0x3c
/* 10130810 00130810  41 80 01 74 */	blt lbl_10130984
/* 10130814 00130814  A8 7B 00 1A */	lha r3, 0x1a(r27)
/* 10130818 00130818  3B C0 00 01 */	li r30, 1
/* 1013081C 0013081C  38 03 FF C4 */	addi r0, r3, -60
/* 10130820 00130820  B0 1B 00 1A */	sth r0, 0x1a(r27)
/* 10130824 00130824  A8 7B 00 10 */	lha r3, 0x10(r27)
/* 10130828 00130828  38 63 00 01 */	addi r3, r3, 1
/* 1013082C 0013082C  7C 60 07 34 */	extsh r0, r3
/* 10130830 00130830  B0 7B 00 10 */	sth r3, 0x10(r27)
/* 10130834 00130834  2C 00 00 18 */	cmpwi r0, 0x18
/* 10130838 00130838  41 80 01 4C */	blt lbl_10130984
/* 1013083C 0013083C  A8 7B 00 48 */	lha r3, 0x48(r27)
/* 10130840 00130840  3B A0 00 DC */	li r29, 0xdc
/* 10130844 00130844  38 03 00 01 */	addi r0, r3, 1
/* 10130848 00130848  B0 1B 00 48 */	sth r0, 0x48(r27)
/* 1013084C 0013084C  A8 7B 00 10 */	lha r3, 0x10(r27)
/* 10130850 00130850  38 03 FF E8 */	addi r0, r3, -24
/* 10130854 00130854  B0 1B 00 10 */	sth r0, 0x10(r27)
/* 10130858 00130858  A8 7B 00 12 */	lha r3, 0x12(r27)
/* 1013085C 0013085C  38 03 00 01 */	addi r0, r3, 1
/* 10130860 00130860  B0 1B 00 12 */	sth r0, 0x12(r27)
/* 10130864 00130864  80 7B 00 B0 */	lwz r3, 0xb0(r27)
/* 10130868 00130868  4B FA C7 69 */	bl "DayChanged__12ObjectModuleFv"
/* 1013086C 0013086C  80 7F 00 00 */	lwz r3, 0(r31)
/* 10130870 00130870  80 63 00 24 */	lwz r3, 0x24(r3)
/* 10130874 00130874  4B F7 3D CD */	bl "AddFamilyHistoryStat__12NeighborhoodFv"
/* 10130878 00130878  C8 9B 00 E4 */	lfd f4, 0xe4(r27)
/* 1013087C 0013087C  38 00 00 00 */	li r0, 0
/* 10130880 00130880  C8 7B 00 EC */	lfd f3, 0xec(r27)
/* 10130884 00130884  90 01 00 44 */	stw r0, 0x44(r1)
/* 10130888 00130888  D8 9B 01 04 */	stfd f4, 0x104(r27)
/* 1013088C 0013088C  D8 7B 01 0C */	stfd f3, 0x10c(r27)
/* 10130890 00130890  C8 5B 00 F4 */	lfd f2, 0xf4(r27)
/* 10130894 00130894  C8 3B 00 FC */	lfd f1, 0xfc(r27)
/* 10130898 00130898  90 01 00 40 */	stw r0, 0x40(r1)
/* 1013089C 0013089C  D8 5B 01 14 */	stfd f2, 0x114(r27)
/* 101308A0 001308A0  C8 01 00 40 */	lfd f0, 0x40(r1)
/* 101308A4 001308A4  D8 3B 01 1C */	stfd f1, 0x11c(r27)
/* 101308A8 001308A8  D8 9B 01 24 */	stfd f4, 0x124(r27)
/* 101308AC 001308AC  D8 7B 01 2C */	stfd f3, 0x12c(r27)
/* 101308B0 001308B0  D8 5B 01 34 */	stfd f2, 0x134(r27)
/* 101308B4 001308B4  D8 3B 01 3C */	stfd f1, 0x13c(r27)
/* 101308B8 001308B8  D8 9B 01 44 */	stfd f4, 0x144(r27)
/* 101308BC 001308BC  D8 7B 01 4C */	stfd f3, 0x14c(r27)
/* 101308C0 001308C0  D8 5B 01 54 */	stfd f2, 0x154(r27)
/* 101308C4 001308C4  D8 3B 01 5C */	stfd f1, 0x15c(r27)
/* 101308C8 001308C8  D8 9B 01 64 */	stfd f4, 0x164(r27)
/* 101308CC 001308CC  D8 7B 01 6C */	stfd f3, 0x16c(r27)
/* 101308D0 001308D0  D8 5B 01 74 */	stfd f2, 0x174(r27)
/* 101308D4 001308D4  D8 3B 01 7C */	stfd f1, 0x17c(r27)
/* 101308D8 001308D8  C8 5B 01 84 */	lfd f2, 0x184(r27)
/* 101308DC 001308DC  C8 3B 01 8C */	lfd f1, 0x18c(r27)
/* 101308E0 001308E0  90 01 00 4C */	stw r0, 0x4c(r1)
/* 101308E4 001308E4  D8 5B 00 E4 */	stfd f2, 0xe4(r27)
/* 101308E8 001308E8  D8 3B 00 EC */	stfd f1, 0xec(r27)
/* 101308EC 001308EC  90 01 00 48 */	stw r0, 0x48(r1)
/* 101308F0 001308F0  C8 7B 01 94 */	lfd f3, 0x194(r27)
/* 101308F4 001308F4  C8 5B 01 9C */	lfd f2, 0x19c(r27)
/* 101308F8 001308F8  90 01 00 54 */	stw r0, 0x54(r1)
/* 101308FC 001308FC  C8 21 00 48 */	lfd f1, 0x48(r1)
/* 10130900 00130900  D8 7B 00 F4 */	stfd f3, 0xf4(r27)
/* 10130904 00130904  D8 5B 00 FC */	stfd f2, 0xfc(r27)
/* 10130908 00130908  90 01 00 50 */	stw r0, 0x50(r1)
/* 1013090C 0013090C  D8 1B 01 84 */	stfd f0, 0x184(r27)
/* 10130910 00130910  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 10130914 00130914  D8 3B 01 8C */	stfd f1, 0x18c(r27)
/* 10130918 00130918  90 01 00 5C */	stw r0, 0x5c(r1)
/* 1013091C 0013091C  90 01 00 58 */	stw r0, 0x58(r1)
/* 10130920 00130920  D8 1B 01 94 */	stfd f0, 0x194(r27)
/* 10130924 00130924  C8 01 00 58 */	lfd f0, 0x58(r1)
/* 10130928 00130928  D8 1B 01 9C */	stfd f0, 0x19c(r27)
/* 1013092C 0013092C  A8 7B 00 20 */	lha r3, 0x20(r27)
/* 10130930 00130930  A8 9B 00 1E */	lha r4, 0x1e(r27)
/* 10130934 00130934  48 01 57 8D */	bl "CountDaysInMonth__8GameTimeFii"
/* 10130938 00130938  A8 1B 00 12 */	lha r0, 0x12(r27)
/* 1013093C 0013093C  7C 00 18 00 */	cmpw r0, r3
/* 10130940 00130940  40 81 00 44 */	ble lbl_10130984
/* 10130944 00130944  38 80 00 01 */	li r4, 1
/* 10130948 00130948  B0 9B 00 12 */	sth r4, 0x12(r27)
/* 1013094C 0013094C  A8 7B 00 1E */	lha r3, 0x1e(r27)
/* 10130950 00130950  38 63 00 01 */	addi r3, r3, 1
/* 10130954 00130954  7C 60 07 34 */	extsh r0, r3
/* 10130958 00130958  B0 7B 00 1E */	sth r3, 0x1e(r27)
/* 1013095C 0013095C  2C 00 00 0D */	cmpwi r0, 0xd
/* 10130960 00130960  41 80 00 14 */	blt lbl_10130974
/* 10130964 00130964  B0 9B 00 1E */	sth r4, 0x1e(r27)
/* 10130968 00130968  A8 7B 00 20 */	lha r3, 0x20(r27)
/* 1013096C 0013096C  38 03 00 01 */	addi r0, r3, 1
/* 10130970 00130970  B0 1B 00 20 */	sth r0, 0x20(r27)
lbl_10130974:
/* 10130974 00130974  A8 7B 00 20 */	lha r3, 0x20(r27)
/* 10130978 00130978  A8 9B 00 1E */	lha r4, 0x1e(r27)
/* 1013097C 0013097C  48 01 57 45 */	bl "CountDaysInMonth__8GameTimeFii"
/* 10130980 00130980  B0 7B 00 4A */	sth r3, 0x4a(r27)
lbl_10130984:
/* 10130984 00130984  57 80 06 3E */	clrlwi r0, r28, 0x18
/* 10130988 00130988  80 7B 00 B0 */	lwz r3, 0xb0(r27)
/* 1013098C 0013098C  7C 00 00 34 */	cntlzw r0, r0
/* 10130990 00130990  54 04 D9 7E */	srwi r4, r0, 5
/* 10130994 00130994  4B FA C6 AD */	bl "PostSim__12ObjectModuleFb"
/* 10130998 00130998  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 1013099C 0013099C  41 82 00 10 */	beq lbl_101309AC
/* 101309A0 001309A0  38 00 00 00 */	li r0, 0
/* 101309A4 001309A4  90 1B 00 BC */	stw r0, 0xbc(r27)
/* 101309A8 001309A8  90 1B 00 B8 */	stw r0, 0xb8(r27)
lbl_101309AC:
/* 101309AC 001309AC  7F A0 07 35 */	extsh. r0, r29
/* 101309B0 001309B0  41 82 00 10 */	beq lbl_101309C0
/* 101309B4 001309B4  38 7D 00 00 */	addi r3, r29, 0
/* 101309B8 001309B8  38 80 00 00 */	li r4, 0
/* 101309BC 001309BC  4B F2 74 55 */	bl "GlobalDispatch__Fsl"
lbl_101309C0:
/* 101309C0 001309C0  57 C0 06 3F */	clrlwi. r0, r30, 0x18
/* 101309C4 001309C4  41 82 00 80 */	beq lbl_10130A44
/* 101309C8 001309C8  A8 1B 00 10 */	lha r0, 0x10(r27)
/* 101309CC 001309CC  A8 7B 00 18 */	lha r3, 0x18(r27)
/* 101309D0 001309D0  2C 00 00 06 */	cmpwi r0, 6
/* 101309D4 001309D4  40 80 00 0C */	bge lbl_101309E0
/* 101309D8 001309D8  38 00 00 02 */	li r0, 2
/* 101309DC 001309DC  48 00 00 38 */	b lbl_10130A14
lbl_101309E0:
/* 101309E0 001309E0  2C 00 00 07 */	cmpwi r0, 7
/* 101309E4 001309E4  40 80 00 0C */	bge lbl_101309F0
/* 101309E8 001309E8  38 00 00 03 */	li r0, 3
/* 101309EC 001309EC  48 00 00 28 */	b lbl_10130A14
lbl_101309F0:
/* 101309F0 001309F0  2C 00 00 12 */	cmpwi r0, 0x12
/* 101309F4 001309F4  40 80 00 0C */	bge lbl_10130A00
/* 101309F8 001309F8  38 00 00 00 */	li r0, 0
/* 101309FC 001309FC  48 00 00 18 */	b lbl_10130A14
lbl_10130A00:
/* 10130A00 00130A00  2C 00 00 13 */	cmpwi r0, 0x13
/* 10130A04 00130A04  40 80 00 0C */	bge lbl_10130A10
/* 10130A08 00130A08  38 00 00 01 */	li r0, 1
/* 10130A0C 00130A0C  48 00 00 08 */	b lbl_10130A14
lbl_10130A10:
/* 10130A10 00130A10  38 00 00 02 */	li r0, 2
lbl_10130A14:
/* 10130A14 00130A14  7C 00 18 00 */	cmpw r0, r3
/* 10130A18 00130A18  41 82 00 2C */	beq lbl_10130A44
/* 10130A1C 00130A1C  B0 1B 00 18 */	sth r0, 0x18(r27)
/* 10130A20 00130A20  80 7F 00 00 */	lwz r3, 0(r31)
/* 10130A24 00130A24  80 63 00 20 */	lwz r3, 0x20(r3)
/* 10130A28 00130A28  48 0B 93 D9 */	bl "SetColor__8cTerrainFv"
/* 10130A2C 00130A2C  38 60 00 F8 */	li r3, 0xf8
/* 10130A30 00130A30  38 80 00 05 */	li r4, 5
/* 10130A34 00130A34  4B F2 73 DD */	bl "GlobalDispatch__Fsl"
/* 10130A38 00130A38  38 60 00 DD */	li r3, 0xdd
/* 10130A3C 00130A3C  38 80 00 00 */	li r4, 0
/* 10130A40 00130A40  4B F2 73 D1 */	bl "GlobalDispatch__Fsl"
lbl_10130A44:
/* 10130A44 00130A44  7F 83 E3 78 */	mr r3, r28
/* 10130A48 00130A48  80 01 00 88 */	lwz r0, 0x88(r1)
/* 10130A4C 00130A4C  38 21 00 80 */	addi r1, r1, 0x80
/* 10130A50 00130A50  7C 08 03 A6 */	mtlr r0
/* 10130A54 00130A54  BB 61 FF EC */	lmw r27, -0x14(r1)
/* 10130A58 00130A58  4E 80 00 20 */	blr 

.global "DoCommand__10cSimulatorFsl"
"DoCommand__10cSimulatorFsl":
/* 10130A90 00130A90  7C 08 02 A6 */	mflr r0
/* 10130A94 00130A94  90 01 00 08 */	stw r0, 8(r1)
/* 10130A98 00130A98  7C 80 07 34 */	extsh r0, r4
/* 10130A9C 00130A9C  2C 00 00 DE */	cmpwi r0, 0xde
/* 10130AA0 00130AA0  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 10130AA4 00130AA4  41 82 00 5C */	beq lbl_10130B00
/* 10130AA8 00130AA8  40 80 00 1C */	bge lbl_10130AC4
/* 10130AAC 00130AAC  2C 00 00 D1 */	cmpwi r0, 0xd1
/* 10130AB0 00130AB0  41 82 00 2C */	beq lbl_10130ADC
/* 10130AB4 00130AB4  40 80 00 C8 */	bge lbl_10130B7C
/* 10130AB8 00130AB8  2C 00 00 87 */	cmpwi r0, 0x87
/* 10130ABC 00130ABC  41 82 00 2C */	beq lbl_10130AE8
/* 10130AC0 00130AC0  48 00 00 BC */	b lbl_10130B7C
lbl_10130AC4:
/* 10130AC4 00130AC4  2C 00 00 F9 */	cmpwi r0, 0xf9
/* 10130AC8 00130AC8  41 82 00 AC */	beq lbl_10130B74
/* 10130ACC 00130ACC  40 80 00 B0 */	bge lbl_10130B7C
/* 10130AD0 00130AD0  2C 00 00 E4 */	cmpwi r0, 0xe4
/* 10130AD4 00130AD4  41 82 00 98 */	beq lbl_10130B6C
/* 10130AD8 00130AD8  48 00 00 A4 */	b lbl_10130B7C
lbl_10130ADC:
/* 10130ADC 00130ADC  80 83 00 B0 */	lwz r4, 0xb0(r3)
/* 10130AE0 00130AE0  48 00 08 71 */	bl "Init__10cSimulatorFP12ObjectModule"
/* 10130AE4 00130AE4  48 00 00 A0 */	b lbl_10130B84
lbl_10130AE8:
/* 10130AE8 00130AE8  80 83 01 B0 */	lwz r4, 0x1b0(r3)
/* 10130AEC 00130AEC  7C 04 28 00 */	cmpw r4, r5
/* 10130AF0 00130AF0  40 82 00 94 */	bne lbl_10130B84
/* 10130AF4 00130AF4  38 04 00 01 */	addi r0, r4, 1
/* 10130AF8 00130AF8  90 03 01 B0 */	stw r0, 0x1b0(r3)
/* 10130AFC 00130AFC  48 00 00 88 */	b lbl_10130B84
lbl_10130B00:
/* 10130B00 00130B00  A8 03 00 50 */	lha r0, 0x50(r3)
/* 10130B04 00130B04  2C 00 00 01 */	cmpwi r0, 1
/* 10130B08 00130B08  40 82 00 10 */	bne lbl_10130B18
/* 10130B0C 00130B0C  3C 80 00 0F */	lis r4, 0xf
/* 10130B10 00130B10  38 84 42 3F */	addi r4, r4, 0x423f
/* 10130B14 00130B14  48 00 00 08 */	b lbl_10130B1C
lbl_10130B18:
/* 10130B18 00130B18  80 83 00 90 */	lwz r4, 0x90(r3)
lbl_10130B1C:
/* 10130B1C 00130B1C  7C 00 07 35 */	extsh. r0, r0
/* 10130B20 00130B20  7C 85 22 14 */	add r4, r5, r4
/* 10130B24 00130B24  40 82 00 60 */	bne lbl_10130B84
/* 10130B28 00130B28  3C A0 68 DC */	lis r5, 0x68dc
/* 10130B2C 00130B2C  90 83 00 90 */	stw r4, 0x90(r3)
/* 10130B30 00130B30  38 05 8B AD */	addi r0, r5, -29779
/* 10130B34 00130B34  7C 00 20 96 */	mulhw r0, r0, r4
/* 10130B38 00130B38  7C 06 66 70 */	srawi r6, r0, 0xc
/* 10130B3C 00130B3C  7C 00 66 70 */	srawi r0, r0, 0xc
/* 10130B40 00130B40  54 05 0F FE */	srwi r5, r0, 0x1f
/* 10130B44 00130B44  7C 00 2A 14 */	add r0, r0, r5
/* 10130B48 00130B48  54 C5 0F FE */	srwi r5, r6, 0x1f
/* 10130B4C 00130B4C  1C 00 27 10 */	mulli r0, r0, 0x2710
/* 10130B50 00130B50  7C A6 2A 14 */	add r5, r6, r5
/* 10130B54 00130B54  B0 A3 00 2C */	sth r5, 0x2c(r3)
/* 10130B58 00130B58  7C 00 20 50 */	subf r0, r0, r4
/* 10130B5C 00130B5C  B0 03 00 2A */	sth r0, 0x2a(r3)
/* 10130B60 00130B60  38 60 00 DA */	li r3, 0xda
/* 10130B64 00130B64  4B F2 72 AD */	bl "GlobalDispatch__Fsl"
/* 10130B68 00130B68  48 00 00 1C */	b lbl_10130B84
lbl_10130B6C:
/* 10130B6C 00130B6C  B0 A3 00 16 */	sth r5, 0x16(r3)
/* 10130B70 00130B70  48 00 00 14 */	b lbl_10130B84
lbl_10130B74:
/* 10130B74 00130B74  B0 A3 00 14 */	sth r5, 0x14(r3)
/* 10130B78 00130B78  48 00 00 0C */	b lbl_10130B84
lbl_10130B7C:
/* 10130B7C 00130B7C  38 60 00 00 */	li r3, 0
/* 10130B80 00130B80  48 00 00 08 */	b lbl_10130B88
lbl_10130B84:
/* 10130B84 00130B84  38 60 00 01 */	li r3, 1
lbl_10130B88:
/* 10130B88 00130B88  80 01 00 48 */	lwz r0, 0x48(r1)
/* 10130B8C 00130B8C  38 21 00 40 */	addi r1, r1, 0x40
/* 10130B90 00130B90  7C 08 03 A6 */	mtlr r0
/* 10130B94 00130B94  4E 80 00 20 */	blr 

.global "DoStream__10cSimulatorFP11ReconBufferl"
"DoStream__10cSimulatorFP11ReconBufferl":
/* 10130BD0 00130BD0  BF 01 FF E0 */	stmw r24, -0x20(r1)
/* 10130BD4 00130BD4  7C 08 02 A6 */	mflr r0
/* 10130BD8 00130BD8  7C BB 2B 78 */	mr r27, r5
/* 10130BDC 00130BDC  83 A2 A7 E4 */	lwz r29, lbl_105BBC44-_R2_BASE_(r2)
/* 10130BE0 00130BE0  2C 1B 00 12 */	cmpwi r27, 0x12
/* 10130BE4 00130BE4  83 C2 A7 E8 */	lwz r30, lbl_105BBC48-_R2_BASE_(r2)
/* 10130BE8 00130BE8  3B 23 00 00 */	addi r25, r3, 0
/* 10130BEC 00130BEC  83 E2 88 74 */	lwz r31, lbl_105B9CD4-_R2_BASE_(r2)
/* 10130BF0 00130BF0  3B 44 00 00 */	addi r26, r4, 0
/* 10130BF4 00130BF4  90 01 00 08 */	stw r0, 8(r1)
/* 10130BF8 00130BF8  94 21 FF 40 */	stwu r1, -0xc0(r1)
/* 10130BFC 00130BFC  40 80 00 38 */	bge lbl_10130C34
/* 10130C00 00130C00  38 7A 00 00 */	addi r3, r26, 0
/* 10130C04 00130C04  38 99 00 10 */	addi r4, r25, 0x10
/* 10130C08 00130C08  38 A0 00 10 */	li r5, 0x10
/* 10130C0C 00130C0C  4B FE 4F 25 */	bl "Recon16__11ReconBufferFPsi"
/* 10130C10 00130C10  A8 19 00 30 */	lha r0, 0x30(r25)
/* 10130C14 00130C14  38 7A 00 00 */	addi r3, r26, 0
/* 10130C18 00130C18  38 81 00 44 */	addi r4, r1, 0x44
/* 10130C1C 00130C1C  90 01 00 44 */	stw r0, 0x44(r1)
/* 10130C20 00130C20  38 A0 00 01 */	li r5, 1
/* 10130C24 00130C24  4B FE 4D 2D */	bl "Recon32__11ReconBufferFPli"
/* 10130C28 00130C28  80 01 00 44 */	lwz r0, 0x44(r1)
/* 10130C2C 00130C2C  B0 19 00 30 */	sth r0, 0x30(r25)
/* 10130C30 00130C30  48 00 00 60 */	b lbl_10130C90
lbl_10130C34:
/* 10130C34 00130C34  2C 1B 00 41 */	cmpwi r27, 0x41
/* 10130C38 00130C38  40 80 00 30 */	bge lbl_10130C68
/* 10130C3C 00130C3C  AB 19 00 42 */	lha r24, 0x42(r25)
/* 10130C40 00130C40  38 7A 00 00 */	addi r3, r26, 0
/* 10130C44 00130C44  38 99 00 10 */	addi r4, r25, 0x10
/* 10130C48 00130C48  38 A0 00 20 */	li r5, 0x20
/* 10130C4C 00130C4C  4B FE 4E E5 */	bl "Recon16__11ReconBufferFPsi"
/* 10130C50 00130C50  B3 19 00 42 */	sth r24, 0x42(r25)
/* 10130C54 00130C54  80 7F 00 00 */	lwz r3, 0(r31)
/* 10130C58 00130C58  88 03 00 64 */	lbz r0, 0x64(r3)
/* 10130C5C 00130C5C  7C 00 07 74 */	extsb r0, r0
/* 10130C60 00130C60  B0 19 00 2E */	sth r0, 0x2e(r25)
/* 10130C64 00130C64  48 00 00 2C */	b lbl_10130C90
lbl_10130C68:
/* 10130C68 00130C68  AB 19 00 42 */	lha r24, 0x42(r25)
/* 10130C6C 00130C6C  38 7A 00 00 */	addi r3, r26, 0
/* 10130C70 00130C70  38 99 00 10 */	addi r4, r25, 0x10
/* 10130C74 00130C74  38 A0 00 40 */	li r5, 0x40
/* 10130C78 00130C78  4B FE 4E B9 */	bl "Recon16__11ReconBufferFPsi"
/* 10130C7C 00130C7C  B3 19 00 42 */	sth r24, 0x42(r25)
/* 10130C80 00130C80  80 7F 00 00 */	lwz r3, 0(r31)
/* 10130C84 00130C84  88 03 00 64 */	lbz r0, 0x64(r3)
/* 10130C88 00130C88  7C 00 07 74 */	extsb r0, r0
/* 10130C8C 00130C8C  B0 19 00 2E */	sth r0, 0x2e(r25)
lbl_10130C90:
/* 10130C90 00130C90  38 7A 00 00 */	addi r3, r26, 0
/* 10130C94 00130C94  38 99 00 98 */	addi r4, r25, 0x98
/* 10130C98 00130C98  38 A0 00 01 */	li r5, 1
/* 10130C9C 00130C9C  4B FE 4C B5 */	bl "Recon32__11ReconBufferFPli"
/* 10130CA0 00130CA0  80 19 01 B0 */	lwz r0, 0x1b0(r25)
/* 10130CA4 00130CA4  38 7A 00 00 */	addi r3, r26, 0
/* 10130CA8 00130CA8  38 81 00 40 */	addi r4, r1, 0x40
/* 10130CAC 00130CAC  B0 01 00 40 */	sth r0, 0x40(r1)
/* 10130CB0 00130CB0  38 A0 00 01 */	li r5, 1
/* 10130CB4 00130CB4  4B FE 4E 7D */	bl "Recon16__11ReconBufferFPsi"
/* 10130CB8 00130CB8  A8 01 00 40 */	lha r0, 0x40(r1)
/* 10130CBC 00130CBC  2C 1B 00 02 */	cmpwi r27, 2
/* 10130CC0 00130CC0  90 19 01 B0 */	stw r0, 0x1b0(r25)
/* 10130CC4 00130CC4  41 80 00 14 */	blt lbl_10130CD8
/* 10130CC8 00130CC8  38 7A 00 00 */	addi r3, r26, 0
/* 10130CCC 00130CCC  38 99 00 90 */	addi r4, r25, 0x90
/* 10130CD0 00130CD0  38 A0 00 01 */	li r5, 1
/* 10130CD4 00130CD4  4B FE 4C 7D */	bl "Recon32__11ReconBufferFPli"
lbl_10130CD8:
/* 10130CD8 00130CD8  2C 1B 00 06 */	cmpwi r27, 6
/* 10130CDC 00130CDC  40 80 00 38 */	bge lbl_10130D14
/* 10130CE0 00130CE0  38 00 00 01 */	li r0, 1
/* 10130CE4 00130CE4  B0 19 00 10 */	sth r0, 0x10(r25)
/* 10130CE8 00130CE8  38 00 00 0F */	li r0, 0xf
/* 10130CEC 00130CEC  38 80 00 00 */	li r4, 0
/* 10130CF0 00130CF0  B0 19 00 12 */	sth r0, 0x12(r25)
/* 10130CF4 00130CF4  38 60 00 06 */	li r3, 6
/* 10130CF8 00130CF8  38 00 07 CD */	li r0, 0x7cd
/* 10130CFC 00130CFC  B0 99 00 1A */	sth r4, 0x1a(r25)
/* 10130D00 00130D00  B0 79 00 1E */	sth r3, 0x1e(r25)
/* 10130D04 00130D04  B0 19 00 20 */	sth r0, 0x20(r25)
/* 10130D08 00130D08  80 79 00 90 */	lwz r3, 0x90(r25)
/* 10130D0C 00130D0C  38 03 07 D0 */	addi r0, r3, 0x7d0
/* 10130D10 00130D10  90 19 00 90 */	stw r0, 0x90(r25)
lbl_10130D14:
/* 10130D14 00130D14  2C 1B 00 0E */	cmpwi r27, 0xe
/* 10130D18 00130D18  41 80 00 6C */	blt lbl_10130D84
/* 10130D1C 00130D1C  38 7A 00 00 */	addi r3, r26, 0
/* 10130D20 00130D20  38 99 00 AC */	addi r4, r25, 0xac
/* 10130D24 00130D24  38 A0 00 01 */	li r5, 1
/* 10130D28 00130D28  4B FE 4C 29 */	bl "Recon32__11ReconBufferFPli"
/* 10130D2C 00130D2C  48 00 76 C5 */	bl "GetSRandSeed__Fv"
/* 10130D30 00130D30  90 61 00 48 */	stw r3, 0x48(r1)
/* 10130D34 00130D34  38 7A 00 00 */	addi r3, r26, 0
/* 10130D38 00130D38  38 81 00 48 */	addi r4, r1, 0x48
/* 10130D3C 00130D3C  38 A0 00 01 */	li r5, 1
/* 10130D40 00130D40  4B FE 4C 11 */	bl "Recon32__11ReconBufferFPli"
/* 10130D44 00130D44  80 7F 00 00 */	lwz r3, 0(r31)
/* 10130D48 00130D48  A8 99 00 24 */	lha r4, 0x24(r25)
/* 10130D4C 00130D4C  80 63 00 24 */	lwz r3, 0x24(r3)
/* 10130D50 00130D50  4B F7 0E 41 */	bl "GetZoningType__12NeighborhoodFi"
/* 10130D54 00130D54  20 03 00 01 */	subfic r0, r3, 1
/* 10130D58 00130D58  7C 00 00 34 */	cntlzw r0, r0
/* 10130D5C 00130D5C  54 00 DE 3E */	rlwinm r0, r0, 0x1b, 0x18, 0x1f
/* 10130D60 00130D60  28 00 00 01 */	cmplwi r0, 1
/* 10130D64 00130D64  40 82 00 10 */	bne lbl_10130D74
/* 10130D68 00130D68  80 61 00 48 */	lwz r3, 0x48(r1)
/* 10130D6C 00130D6C  48 00 76 55 */	bl "SetSRandSeed__FUl"
/* 10130D70 00130D70  48 00 00 14 */	b lbl_10130D84
lbl_10130D74:
/* 10130D74 00130D74  4B ED E6 1D */	bl "timeGetTime"
/* 10130D78 00130D78  90 79 00 AC */	stw r3, 0xac(r25)
/* 10130D7C 00130D7C  4B ED E6 15 */	bl "timeGetTime"
/* 10130D80 00130D80  48 00 76 41 */	bl "SetSRandSeed__FUl"
lbl_10130D84:
/* 10130D84 00130D84  2C 1B 00 0F */	cmpwi r27, 0xf
/* 10130D88 00130D88  41 80 00 18 */	blt lbl_10130DA0
/* 10130D8C 00130D8C  38 7A 00 00 */	addi r3, r26, 0
/* 10130D90 00130D90  38 99 00 94 */	addi r4, r25, 0x94
/* 10130D94 00130D94  38 A0 00 01 */	li r5, 1
/* 10130D98 00130D98  4B FE 4B B9 */	bl "Recon32__11ReconBufferFPli"
/* 10130D9C 00130D9C  48 00 00 0C */	b lbl_10130DA8
lbl_10130DA0:
/* 10130DA0 00130DA0  38 00 00 00 */	li r0, 0
/* 10130DA4 00130DA4  90 19 00 94 */	stw r0, 0x94(r25)
lbl_10130DA8:
/* 10130DA8 00130DA8  80 79 00 90 */	lwz r3, 0x90(r25)
/* 10130DAC 00130DAC  2C 1B 00 11 */	cmpwi r27, 0x11
/* 10130DB0 00130DB0  80 19 00 94 */	lwz r0, 0x94(r25)
/* 10130DB4 00130DB4  38 80 00 00 */	li r4, 0
/* 10130DB8 00130DB8  7C 03 02 14 */	add r0, r3, r0
/* 10130DBC 00130DBC  90 19 00 90 */	stw r0, 0x90(r25)
/* 10130DC0 00130DC0  90 99 00 94 */	stw r4, 0x94(r25)
/* 10130DC4 00130DC4  40 80 00 A8 */	bge lbl_10130E6C
/* 10130DC8 00130DC8  38 60 00 05 */	li r3, 5
/* 10130DCC 00130DCC  B0 79 00 10 */	sth r3, 0x10(r25)
/* 10130DD0 00130DD0  38 00 00 37 */	li r0, 0x37
/* 10130DD4 00130DD4  2C 03 00 06 */	cmpwi r3, 6
/* 10130DD8 00130DD8  B0 19 00 1A */	sth r0, 0x1a(r25)
/* 10130DDC 00130DDC  40 80 00 0C */	bge lbl_10130DE8
/* 10130DE0 00130DE0  38 80 00 02 */	li r4, 2
/* 10130DE4 00130DE4  48 00 00 34 */	b lbl_10130E18
lbl_10130DE8:
/* 10130DE8 00130DE8  2C 03 00 07 */	cmpwi r3, 7
/* 10130DEC 00130DEC  40 80 00 0C */	bge lbl_10130DF8
/* 10130DF0 00130DF0  38 80 00 03 */	li r4, 3
/* 10130DF4 00130DF4  48 00 00 24 */	b lbl_10130E18
lbl_10130DF8:
/* 10130DF8 00130DF8  2C 03 00 12 */	cmpwi r3, 0x12
/* 10130DFC 00130DFC  40 80 00 08 */	bge lbl_10130E04
/* 10130E00 00130E00  48 00 00 18 */	b lbl_10130E18
lbl_10130E04:
/* 10130E04 00130E04  2C 03 00 13 */	cmpwi r3, 0x13
/* 10130E08 00130E08  40 80 00 0C */	bge lbl_10130E14
/* 10130E0C 00130E0C  38 80 00 01 */	li r4, 1
/* 10130E10 00130E10  48 00 00 08 */	b lbl_10130E18
lbl_10130E14:
/* 10130E14 00130E14  38 80 00 02 */	li r4, 2
lbl_10130E18:
/* 10130E18 00130E18  B0 99 00 18 */	sth r4, 0x18(r25)
/* 10130E1C 00130E1C  A8 19 00 50 */	lha r0, 0x50(r25)
/* 10130E20 00130E20  80 99 00 90 */	lwz r4, 0x90(r25)
/* 10130E24 00130E24  2C 00 00 00 */	cmpwi r0, 0
/* 10130E28 00130E28  40 82 00 44 */	bne lbl_10130E6C
/* 10130E2C 00130E2C  3C 60 68 DC */	lis r3, 0x68dc
/* 10130E30 00130E30  90 99 00 90 */	stw r4, 0x90(r25)
/* 10130E34 00130E34  38 03 8B AD */	addi r0, r3, -29779
/* 10130E38 00130E38  7C 00 20 96 */	mulhw r0, r0, r4
/* 10130E3C 00130E3C  7C 05 66 70 */	srawi r5, r0, 0xc
/* 10130E40 00130E40  7C 00 66 70 */	srawi r0, r0, 0xc
/* 10130E44 00130E44  54 03 0F FE */	srwi r3, r0, 0x1f
/* 10130E48 00130E48  7C 00 1A 14 */	add r0, r0, r3
/* 10130E4C 00130E4C  54 A3 0F FE */	srwi r3, r5, 0x1f
/* 10130E50 00130E50  1C 00 27 10 */	mulli r0, r0, 0x2710
/* 10130E54 00130E54  7C 65 1A 14 */	add r3, r5, r3
/* 10130E58 00130E58  B0 79 00 2C */	sth r3, 0x2c(r25)
/* 10130E5C 00130E5C  7C 00 20 50 */	subf r0, r0, r4
/* 10130E60 00130E60  B0 19 00 2A */	sth r0, 0x2a(r25)
/* 10130E64 00130E64  38 60 00 DA */	li r3, 0xda
/* 10130E68 00130E68  4B F2 6F A9 */	bl "GlobalDispatch__Fsl"
lbl_10130E6C:
/* 10130E6C 00130E6C  2C 1B 00 15 */	cmpwi r27, 0x15
/* 10130E70 00130E70  40 80 00 F4 */	bge lbl_10130F64
/* 10130E74 00130E74  38 00 FF FF */	li r0, -1
/* 10130E78 00130E78  B0 19 00 34 */	sth r0, 0x34(r25)
/* 10130E7C 00130E7C  A8 19 00 30 */	lha r0, 0x30(r25)
/* 10130E80 00130E80  2C 00 00 00 */	cmpwi r0, 0
/* 10130E84 00130E84  40 82 00 2C */	bne lbl_10130EB0
/* 10130E88 00130E88  C0 3D 00 04 */	lfs f1, 4(r29)
/* 10130E8C 00130E8C  38 00 00 01 */	li r0, 1
/* 10130E90 00130E90  C0 1D 00 08 */	lfs f0, 8(r29)
/* 10130E94 00130E94  C8 5E 00 00 */	lfd f2, 0(r30)
/* 10130E98 00130E98  EC 01 00 32 */	fmuls f0, f1, f0
/* 10130E9C 00130E9C  B0 19 00 32 */	sth r0, 0x32(r25)
/* 10130EA0 00130EA0  FC 22 00 2A */	fadd f1, f2, f0
/* 10130EA4 00130EA4  48 45 79 ED */	bl func_10588890
/* 10130EA8 00130EA8  7C 7C 1B 78 */	mr r28, r3
/* 10130EAC 00130EAC  48 00 00 B4 */	b lbl_10130F60
lbl_10130EB0:
/* 10130EB0 00130EB0  38 00 00 00 */	li r0, 0
/* 10130EB4 00130EB4  B0 19 00 32 */	sth r0, 0x32(r25)
/* 10130EB8 00130EB8  A8 19 00 30 */	lha r0, 0x30(r25)
/* 10130EBC 00130EBC  2C 00 00 03 */	cmpwi r0, 3
/* 10130EC0 00130EC0  41 82 00 64 */	beq lbl_10130F24
/* 10130EC4 00130EC4  40 80 00 14 */	bge lbl_10130ED8
/* 10130EC8 00130EC8  2C 00 00 01 */	cmpwi r0, 1
/* 10130ECC 00130ECC  41 82 00 18 */	beq lbl_10130EE4
/* 10130ED0 00130ED0  40 80 00 34 */	bge lbl_10130F04
/* 10130ED4 00130ED4  48 00 00 8C */	b lbl_10130F60
lbl_10130ED8:
/* 10130ED8 00130ED8  2C 00 00 05 */	cmpwi r0, 5
/* 10130EDC 00130EDC  40 80 00 84 */	bge lbl_10130F60
/* 10130EE0 00130EE0  48 00 00 64 */	b lbl_10130F44
lbl_10130EE4:
/* 10130EE4 00130EE4  C0 3D 00 04 */	lfs f1, 4(r29)
/* 10130EE8 00130EE8  C0 1D 00 1C */	lfs f0, 0x1c(r29)
/* 10130EEC 00130EEC  C8 5E 00 00 */	lfd f2, 0(r30)
/* 10130EF0 00130EF0  EC 01 00 32 */	fmuls f0, f1, f0
/* 10130EF4 00130EF4  FC 22 00 2A */	fadd f1, f2, f0
/* 10130EF8 00130EF8  48 45 79 99 */	bl func_10588890
/* 10130EFC 00130EFC  7C 7C 1B 78 */	mr r28, r3
/* 10130F00 00130F00  48 00 00 60 */	b lbl_10130F60
lbl_10130F04:
/* 10130F04 00130F04  C0 3D 00 04 */	lfs f1, 4(r29)
/* 10130F08 00130F08  C0 1D 00 08 */	lfs f0, 8(r29)
/* 10130F0C 00130F0C  C8 5E 00 00 */	lfd f2, 0(r30)
/* 10130F10 00130F10  EC 01 00 32 */	fmuls f0, f1, f0
/* 10130F14 00130F14  FC 22 00 2A */	fadd f1, f2, f0
/* 10130F18 00130F18  48 45 79 79 */	bl func_10588890
/* 10130F1C 00130F1C  7C 7C 1B 78 */	mr r28, r3
/* 10130F20 00130F20  48 00 00 40 */	b lbl_10130F60
lbl_10130F24:
/* 10130F24 00130F24  C0 3D 00 04 */	lfs f1, 4(r29)
/* 10130F28 00130F28  C0 1D 00 20 */	lfs f0, 0x20(r29)
/* 10130F2C 00130F2C  C8 5E 00 00 */	lfd f2, 0(r30)
/* 10130F30 00130F30  EC 01 00 32 */	fmuls f0, f1, f0
/* 10130F34 00130F34  FC 22 00 2A */	fadd f1, f2, f0
/* 10130F38 00130F38  48 45 79 59 */	bl func_10588890
/* 10130F3C 00130F3C  7C 7C 1B 78 */	mr r28, r3
/* 10130F40 00130F40  48 00 00 20 */	b lbl_10130F60
lbl_10130F44:
/* 10130F44 00130F44  C0 3D 00 04 */	lfs f1, 4(r29)
/* 10130F48 00130F48  C0 1D 00 24 */	lfs f0, 0x24(r29)
/* 10130F4C 00130F4C  C8 5E 00 00 */	lfd f2, 0(r30)
/* 10130F50 00130F50  EC 01 00 32 */	fmuls f0, f1, f0
/* 10130F54 00130F54  FC 22 00 2A */	fadd f1, f2, f0
/* 10130F58 00130F58  48 45 79 39 */	bl func_10588890
/* 10130F5C 00130F5C  7C 7C 1B 78 */	mr r28, r3
lbl_10130F60:
/* 10130F60 00130F60  B3 99 00 30 */	sth r28, 0x30(r25)
lbl_10130F64:
/* 10130F64 00130F64  2C 1B 00 25 */	cmpwi r27, 0x25
/* 10130F68 00130F68  41 80 00 38 */	blt lbl_10130FA0
/* 10130F6C 00130F6C  38 7A 00 00 */	addi r3, r26, 0
/* 10130F70 00130F70  38 99 00 9C */	addi r4, r25, 0x9c
/* 10130F74 00130F74  38 A0 00 01 */	li r5, 1
/* 10130F78 00130F78  4B FE 4B 69 */	bl "ReconInt__11ReconBufferFPii"
/* 10130F7C 00130F7C  38 7A 00 00 */	addi r3, r26, 0
/* 10130F80 00130F80  38 99 00 A0 */	addi r4, r25, 0xa0
/* 10130F84 00130F84  38 A0 00 01 */	li r5, 1
/* 10130F88 00130F88  4B FE 4B 59 */	bl "ReconInt__11ReconBufferFPii"
/* 10130F8C 00130F8C  38 7A 00 00 */	addi r3, r26, 0
/* 10130F90 00130F90  38 99 00 A4 */	addi r4, r25, 0xa4
/* 10130F94 00130F94  38 A0 00 01 */	li r5, 1
/* 10130F98 00130F98  4B FE 4B 49 */	bl "ReconInt__11ReconBufferFPii"
/* 10130F9C 00130F9C  48 00 00 18 */	b lbl_10130FB4
lbl_10130FA0:
/* 10130FA0 00130FA0  38 00 11 94 */	li r0, 0x1194
/* 10130FA4 00130FA4  90 19 00 9C */	stw r0, 0x9c(r25)
/* 10130FA8 00130FA8  38 00 00 00 */	li r0, 0
/* 10130FAC 00130FAC  90 19 00 A4 */	stw r0, 0xa4(r25)
/* 10130FB0 00130FB0  90 19 00 A0 */	stw r0, 0xa0(r25)
lbl_10130FB4:
/* 10130FB4 00130FB4  2C 1B 00 26 */	cmpwi r27, 0x26
/* 10130FB8 00130FB8  41 80 01 A0 */	blt lbl_10131158
/* 10130FBC 00130FBC  38 00 00 01 */	li r0, 1
/* 10130FC0 00130FC0  38 81 00 4C */	addi r4, r1, 0x4c
/* 10130FC4 00130FC4  90 01 00 4C */	stw r0, 0x4c(r1)
/* 10130FC8 00130FC8  38 7A 00 00 */	addi r3, r26, 0
/* 10130FCC 00130FCC  38 A0 00 01 */	li r5, 1
/* 10130FD0 00130FD0  4B FE 49 81 */	bl "Recon32__11ReconBufferFPli"
/* 10130FD4 00130FD4  80 01 00 4C */	lwz r0, 0x4c(r1)
/* 10130FD8 00130FD8  3B C0 00 08 */	li r30, 8
/* 10130FDC 00130FDC  2C 00 00 00 */	cmpwi r0, 0
/* 10130FE0 00130FE0  40 82 00 08 */	bne lbl_10130FE8
/* 10130FE4 00130FE4  3B C0 00 07 */	li r30, 7
lbl_10130FE8:
/* 10130FE8 00130FE8  3B A0 00 00 */	li r29, 0
/* 10130FEC 00130FEC  3B 9D 00 00 */	addi r28, r29, 0
/* 10130FF0 00130FF0  48 00 00 34 */	b lbl_10131024
lbl_10130FF4:
/* 10130FF4 00130FF4  38 1C 01 84 */	addi r0, r28, 0x184
/* 10130FF8 00130FF8  38 81 00 50 */	addi r4, r1, 0x50
/* 10130FFC 00130FFC  7C 19 00 2E */	lwzx r0, r25, r0
/* 10131000 00131000  38 7A 00 00 */	addi r3, r26, 0
/* 10131004 00131004  38 A0 00 01 */	li r5, 1
/* 10131008 00131008  90 01 00 50 */	stw r0, 0x50(r1)
/* 1013100C 0013100C  4B FE 4A D5 */	bl "ReconInt__11ReconBufferFPii"
/* 10131010 00131010  80 61 00 50 */	lwz r3, 0x50(r1)
/* 10131014 00131014  38 1C 01 84 */	addi r0, r28, 0x184
/* 10131018 00131018  3B BD 00 01 */	addi r29, r29, 1
/* 1013101C 0013101C  3B 9C 00 04 */	addi r28, r28, 4
/* 10131020 00131020  7C 79 01 2E */	stwx r3, r25, r0
lbl_10131024:
/* 10131024 00131024  7C 1D F0 00 */	cmpw r29, r30
/* 10131028 00131028  41 80 FF CC */	blt lbl_10130FF4
/* 1013102C 0013102C  3B 00 00 00 */	li r24, 0
/* 10131030 00131030  3B B9 00 00 */	addi r29, r25, 0
lbl_10131034:
/* 10131034 00131034  38 00 00 01 */	li r0, 1
/* 10131038 00131038  38 81 00 54 */	addi r4, r1, 0x54
/* 1013103C 0013103C  90 01 00 54 */	stw r0, 0x54(r1)
/* 10131040 00131040  38 7A 00 00 */	addi r3, r26, 0
/* 10131044 00131044  38 A0 00 01 */	li r5, 1
/* 10131048 00131048  4B FE 49 09 */	bl "Recon32__11ReconBufferFPli"
/* 1013104C 0013104C  80 01 00 54 */	lwz r0, 0x54(r1)
/* 10131050 00131050  3B E0 00 08 */	li r31, 8
/* 10131054 00131054  2C 00 00 00 */	cmpwi r0, 0
/* 10131058 00131058  40 82 00 08 */	bne lbl_10131060
/* 1013105C 0013105C  3B E0 00 07 */	li r31, 7
lbl_10131060:
/* 10131060 00131060  3B C0 00 00 */	li r30, 0
/* 10131064 00131064  3B 80 00 00 */	li r28, 0
/* 10131068 00131068  48 00 00 34 */	b lbl_1013109C
lbl_1013106C:
/* 1013106C 0013106C  38 1C 00 E4 */	addi r0, r28, 0xe4
/* 10131070 00131070  38 81 00 58 */	addi r4, r1, 0x58
/* 10131074 00131074  7C 1D 00 2E */	lwzx r0, r29, r0
/* 10131078 00131078  38 7A 00 00 */	addi r3, r26, 0
/* 1013107C 0013107C  38 A0 00 01 */	li r5, 1
/* 10131080 00131080  90 01 00 58 */	stw r0, 0x58(r1)
/* 10131084 00131084  4B FE 4A 5D */	bl "ReconInt__11ReconBufferFPii"
/* 10131088 00131088  80 61 00 58 */	lwz r3, 0x58(r1)
/* 1013108C 0013108C  38 1C 00 E4 */	addi r0, r28, 0xe4
/* 10131090 00131090  3B DE 00 01 */	addi r30, r30, 1
/* 10131094 00131094  3B 9C 00 04 */	addi r28, r28, 4
/* 10131098 00131098  7C 7D 01 2E */	stwx r3, r29, r0
lbl_1013109C:
/* 1013109C 0013109C  7C 1E F8 00 */	cmpw r30, r31
/* 101310A0 001310A0  41 80 FF CC */	blt lbl_1013106C
/* 101310A4 001310A4  3B 18 00 01 */	addi r24, r24, 1
/* 101310A8 001310A8  3B BD 00 20 */	addi r29, r29, 0x20
/* 101310AC 001310AC  2C 18 00 05 */	cmpwi r24, 5
/* 101310B0 001310B0  41 80 FF 84 */	blt lbl_10131034
/* 101310B4 001310B4  2C 1B 00 34 */	cmpwi r27, 0x34
/* 101310B8 001310B8  40 80 01 44 */	bge lbl_101311FC
/* 101310BC 001310BC  38 00 00 00 */	li r0, 0
/* 101310C0 001310C0  90 01 00 64 */	stw r0, 0x64(r1)
/* 101310C4 001310C4  90 01 00 60 */	stw r0, 0x60(r1)
/* 101310C8 001310C8  C8 61 00 60 */	lfd f3, 0x60(r1)
/* 101310CC 001310CC  90 01 00 6C */	stw r0, 0x6c(r1)
/* 101310D0 001310D0  90 01 00 68 */	stw r0, 0x68(r1)
/* 101310D4 001310D4  90 01 00 74 */	stw r0, 0x74(r1)
/* 101310D8 001310D8  C8 41 00 68 */	lfd f2, 0x68(r1)
/* 101310DC 001310DC  90 01 00 70 */	stw r0, 0x70(r1)
/* 101310E0 001310E0  D8 79 01 84 */	stfd f3, 0x184(r25)
/* 101310E4 001310E4  C8 21 00 70 */	lfd f1, 0x70(r1)
/* 101310E8 001310E8  D8 59 01 8C */	stfd f2, 0x18c(r25)
/* 101310EC 001310EC  90 01 00 7C */	stw r0, 0x7c(r1)
/* 101310F0 001310F0  90 01 00 78 */	stw r0, 0x78(r1)
/* 101310F4 001310F4  D8 39 01 94 */	stfd f1, 0x194(r25)
/* 101310F8 001310F8  C8 01 00 78 */	lfd f0, 0x78(r1)
/* 101310FC 001310FC  D8 19 01 9C */	stfd f0, 0x19c(r25)
/* 10131100 00131100  D8 79 00 E4 */	stfd f3, 0xe4(r25)
/* 10131104 00131104  D8 59 00 EC */	stfd f2, 0xec(r25)
/* 10131108 00131108  D8 39 00 F4 */	stfd f1, 0xf4(r25)
/* 1013110C 0013110C  D8 19 00 FC */	stfd f0, 0xfc(r25)
/* 10131110 00131110  D8 79 01 04 */	stfd f3, 0x104(r25)
/* 10131114 00131114  D8 59 01 0C */	stfd f2, 0x10c(r25)
/* 10131118 00131118  D8 39 01 14 */	stfd f1, 0x114(r25)
/* 1013111C 0013111C  D8 19 01 1C */	stfd f0, 0x11c(r25)
/* 10131120 00131120  D8 79 01 24 */	stfd f3, 0x124(r25)
/* 10131124 00131124  D8 59 01 2C */	stfd f2, 0x12c(r25)
/* 10131128 00131128  D8 39 01 34 */	stfd f1, 0x134(r25)
/* 1013112C 0013112C  D8 19 01 3C */	stfd f0, 0x13c(r25)
/* 10131130 00131130  D8 79 01 44 */	stfd f3, 0x144(r25)
/* 10131134 00131134  D8 59 01 4C */	stfd f2, 0x14c(r25)
/* 10131138 00131138  D8 39 01 54 */	stfd f1, 0x154(r25)
/* 1013113C 0013113C  D8 19 01 5C */	stfd f0, 0x15c(r25)
/* 10131140 00131140  D8 79 01 64 */	stfd f3, 0x164(r25)
/* 10131144 00131144  D8 59 01 6C */	stfd f2, 0x16c(r25)
/* 10131148 00131148  D8 39 01 74 */	stfd f1, 0x174(r25)
/* 1013114C 0013114C  D8 19 01 7C */	stfd f0, 0x17c(r25)
/* 10131150 00131150  B0 19 00 48 */	sth r0, 0x48(r25)
/* 10131154 00131154  48 00 00 A8 */	b lbl_101311FC
lbl_10131158:
/* 10131158 00131158  80 1A 00 0C */	lwz r0, 0xc(r26)
/* 1013115C 0013115C  2C 00 00 00 */	cmpwi r0, 0
/* 10131160 00131160  40 82 00 9C */	bne lbl_101311FC
/* 10131164 00131164  38 00 00 00 */	li r0, 0
/* 10131168 00131168  90 01 00 84 */	stw r0, 0x84(r1)
/* 1013116C 0013116C  90 01 00 80 */	stw r0, 0x80(r1)
/* 10131170 00131170  C8 61 00 80 */	lfd f3, 0x80(r1)
/* 10131174 00131174  90 01 00 8C */	stw r0, 0x8c(r1)
/* 10131178 00131178  90 01 00 88 */	stw r0, 0x88(r1)
/* 1013117C 0013117C  90 01 00 94 */	stw r0, 0x94(r1)
/* 10131180 00131180  C8 41 00 88 */	lfd f2, 0x88(r1)
/* 10131184 00131184  90 01 00 90 */	stw r0, 0x90(r1)
/* 10131188 00131188  D8 79 01 84 */	stfd f3, 0x184(r25)
/* 1013118C 0013118C  C8 21 00 90 */	lfd f1, 0x90(r1)
/* 10131190 00131190  D8 59 01 8C */	stfd f2, 0x18c(r25)
/* 10131194 00131194  90 01 00 9C */	stw r0, 0x9c(r1)
/* 10131198 00131198  90 01 00 98 */	stw r0, 0x98(r1)
/* 1013119C 0013119C  D8 39 01 94 */	stfd f1, 0x194(r25)
/* 101311A0 001311A0  C8 01 00 98 */	lfd f0, 0x98(r1)
/* 101311A4 001311A4  D8 19 01 9C */	stfd f0, 0x19c(r25)
/* 101311A8 001311A8  D8 79 00 E4 */	stfd f3, 0xe4(r25)
/* 101311AC 001311AC  D8 59 00 EC */	stfd f2, 0xec(r25)
/* 101311B0 001311B0  D8 39 00 F4 */	stfd f1, 0xf4(r25)
/* 101311B4 001311B4  D8 19 00 FC */	stfd f0, 0xfc(r25)
/* 101311B8 001311B8  D8 79 01 04 */	stfd f3, 0x104(r25)
/* 101311BC 001311BC  D8 59 01 0C */	stfd f2, 0x10c(r25)
/* 101311C0 001311C0  D8 39 01 14 */	stfd f1, 0x114(r25)
/* 101311C4 001311C4  D8 19 01 1C */	stfd f0, 0x11c(r25)
/* 101311C8 001311C8  D8 79 01 24 */	stfd f3, 0x124(r25)
/* 101311CC 001311CC  D8 59 01 2C */	stfd f2, 0x12c(r25)
/* 101311D0 001311D0  D8 39 01 34 */	stfd f1, 0x134(r25)
/* 101311D4 001311D4  D8 19 01 3C */	stfd f0, 0x13c(r25)
/* 101311D8 001311D8  D8 79 01 44 */	stfd f3, 0x144(r25)
/* 101311DC 001311DC  D8 59 01 4C */	stfd f2, 0x14c(r25)
/* 101311E0 001311E0  D8 39 01 54 */	stfd f1, 0x154(r25)
/* 101311E4 001311E4  D8 19 01 5C */	stfd f0, 0x15c(r25)
/* 101311E8 001311E8  D8 79 01 64 */	stfd f3, 0x164(r25)
/* 101311EC 001311EC  D8 59 01 6C */	stfd f2, 0x16c(r25)
/* 101311F0 001311F0  D8 39 01 74 */	stfd f1, 0x174(r25)
/* 101311F4 001311F4  D8 19 01 7C */	stfd f0, 0x17c(r25)
/* 101311F8 001311F8  B0 19 00 48 */	sth r0, 0x48(r25)
lbl_101311FC:
/* 101311FC 001311FC  80 1A 00 0C */	lwz r0, 0xc(r26)
/* 10131200 00131200  2C 00 00 00 */	cmpwi r0, 0
/* 10131204 00131204  40 82 00 2C */	bne lbl_10131230
/* 10131208 00131208  A8 99 00 30 */	lha r4, 0x30(r25)
/* 1013120C 0013120C  7F 23 CB 78 */	mr r3, r25
/* 10131210 00131210  4B FF F1 91 */	bl "SetSpeed__10cSimulatorFi"
/* 10131214 00131214  A8 79 00 20 */	lha r3, 0x20(r25)
/* 10131218 00131218  A8 99 00 1E */	lha r4, 0x1e(r25)
/* 1013121C 0013121C  48 01 4E A5 */	bl "CountDaysInMonth__8GameTimeFii"
/* 10131220 00131220  B0 79 00 4A */	sth r3, 0x4a(r25)
/* 10131224 00131224  80 62 8D B8 */	lwz r3, lbl_105BA218-_R2_BASE_(r2)
/* 10131228 00131228  88 03 00 00 */	lbz r0, 0(r3)
/* 1013122C 0013122C  B0 19 00 4C */	sth r0, 0x4c(r25)
lbl_10131230:
/* 10131230 00131230  80 01 00 C8 */	lwz r0, 0xc8(r1)
/* 10131234 00131234  38 21 00 C0 */	addi r1, r1, 0xc0
/* 10131238 00131238  BB 01 FF E0 */	lmw r24, -0x20(r1)
/* 1013123C 0013123C  7C 08 03 A6 */	mtlr r0
/* 10131240 00131240  4E 80 00 20 */	blr 

.global "__dt__10cSimulatorFv"
"__dt__10cSimulatorFv":
/* 10131280 00131280  93 E1 FF FC */	stw r31, -4(r1)
/* 10131284 00131284  7C 08 02 A6 */	mflr r0
/* 10131288 00131288  3B E4 00 00 */	addi r31, r4, 0
/* 1013128C 0013128C  93 C1 FF F8 */	stw r30, -8(r1)
/* 10131290 00131290  7C 7E 1B 79 */	or. r30, r3, r3
/* 10131294 00131294  90 01 00 08 */	stw r0, 8(r1)
/* 10131298 00131298  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 1013129C 0013129C  41 82 00 64 */	beq lbl_10131300
/* 101312A0 001312A0  80 62 8F D4 */	lwz r3, lbl_105BA434-_R2_BASE_(r2)
/* 101312A4 001312A4  34 1E 01 A4 */	addic. r0, r30, 0x1a4
/* 101312A8 001312A8  90 7E 00 0C */	stw r3, 0xc(r30)
/* 101312AC 001312AC  41 82 00 38 */	beq lbl_101312E4
/* 101312B0 001312B0  34 1E 01 A4 */	addic. r0, r30, 0x1a4
/* 101312B4 001312B4  41 82 00 30 */	beq lbl_101312E4
/* 101312B8 001312B8  34 1E 01 A4 */	addic. r0, r30, 0x1a4
/* 101312BC 001312BC  41 82 00 28 */	beq lbl_101312E4
/* 101312C0 001312C0  38 FE 01 A8 */	addi r7, r30, 0x1a8
/* 101312C4 001312C4  38 61 00 40 */	addi r3, r1, 0x40
/* 101312C8 001312C8  90 E1 00 48 */	stw r7, 0x48(r1)
/* 101312CC 001312CC  38 9E 01 A4 */	addi r4, r30, 0x1a4
/* 101312D0 001312D0  38 A1 00 44 */	addi r5, r1, 0x44
/* 101312D4 001312D4  38 C1 00 48 */	addi r6, r1, 0x48
/* 101312D8 001312D8  80 1E 01 AC */	lwz r0, 0x1ac(r30)
/* 101312DC 001312DC  90 01 00 44 */	stw r0, 0x44(r1)
/* 101312E0 001312E0  48 00 04 D1 */	bl "erase__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>Q33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>"
lbl_101312E4:
/* 101312E4 001312E4  38 7E 00 00 */	addi r3, r30, 0
/* 101312E8 001312E8  38 80 00 00 */	li r4, 0
/* 101312EC 001312EC  4B F2 6C 25 */	bl "__dt__9CommanderFv"
/* 101312F0 001312F0  7F E0 07 35 */	extsh. r0, r31
/* 101312F4 001312F4  40 81 00 0C */	ble lbl_10131300
/* 101312F8 001312F8  7F C3 F3 78 */	mr r3, r30
/* 101312FC 001312FC  48 45 73 95 */	bl func_10588690
lbl_10131300:
/* 10131300 00131300  7F C3 F3 78 */	mr r3, r30
/* 10131304 00131304  80 01 00 68 */	lwz r0, 0x68(r1)
/* 10131308 00131308  38 21 00 60 */	addi r1, r1, 0x60
/* 1013130C 0013130C  7C 08 03 A6 */	mtlr r0
/* 10131310 00131310  83 E1 FF FC */	lwz r31, -4(r1)
/* 10131314 00131314  83 C1 FF F8 */	lwz r30, -8(r1)
/* 10131318 00131318  4E 80 00 20 */	blr 

.global "Init__10cSimulatorFP12ObjectModule"
"Init__10cSimulatorFP12ObjectModule":
/* 10131350 00131350  93 E1 FF FC */	stw r31, -4(r1)
/* 10131354 00131354  7C 08 02 A6 */	mflr r0
/* 10131358 00131358  7C 7F 1B 78 */	mr r31, r3
/* 1013135C 0013135C  93 C1 FF F8 */	stw r30, -8(r1)
/* 10131360 00131360  38 A0 00 00 */	li r5, 0
/* 10131364 00131364  83 C2 88 74 */	lwz r30, lbl_105B9CD4-_R2_BASE_(r2)
/* 10131368 00131368  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 1013136C 0013136C  83 A2 A7 E4 */	lwz r29, lbl_105BBC44-_R2_BASE_(r2)
/* 10131370 00131370  90 01 00 08 */	stw r0, 8(r1)
/* 10131374 00131374  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 10131378 00131378  90 83 00 B0 */	stw r4, 0xb0(r3)
/* 1013137C 0013137C  7F E4 FB 78 */	mr r4, r31
/* 10131380 00131380  38 60 00 00 */	li r3, 0
/* 10131384 00131384  48 00 00 2C */	b lbl_101313B0
lbl_10131388:
/* 10131388 00131388  B0 64 00 10 */	sth r3, 0x10(r4)
/* 1013138C 0013138C  38 A5 00 08 */	addi r5, r5, 8
/* 10131390 00131390  B0 64 00 12 */	sth r3, 0x12(r4)
/* 10131394 00131394  B0 64 00 14 */	sth r3, 0x14(r4)
/* 10131398 00131398  B0 64 00 16 */	sth r3, 0x16(r4)
/* 1013139C 0013139C  B0 64 00 18 */	sth r3, 0x18(r4)
/* 101313A0 001313A0  B0 64 00 1A */	sth r3, 0x1a(r4)
/* 101313A4 001313A4  B0 64 00 1C */	sth r3, 0x1c(r4)
/* 101313A8 001313A8  B0 64 00 1E */	sth r3, 0x1e(r4)
/* 101313AC 001313AC  38 84 00 10 */	addi r4, r4, 0x10
lbl_101313B0:
/* 101313B0 001313B0  7C A0 07 34 */	extsh r0, r5
/* 101313B4 001313B4  2C 00 00 40 */	cmpwi r0, 0x40
/* 101313B8 001313B8  41 80 FF D0 */	blt lbl_10131388
/* 101313BC 001313BC  39 00 00 02 */	li r8, 2
/* 101313C0 001313C0  B1 1F 00 30 */	sth r8, 0x30(r31)
/* 101313C4 001313C4  38 E0 00 00 */	li r7, 0
/* 101313C8 001313C8  38 A0 00 01 */	li r5, 1
/* 101313CC 001313CC  90 FF 01 B0 */	stw r7, 0x1b0(r31)
/* 101313D0 001313D0  38 C0 00 32 */	li r6, 0x32
/* 101313D4 001313D4  38 80 00 0F */	li r4, 0xf
/* 101313D8 001313D8  2C 05 00 06 */	cmpwi r5, 6
/* 101313DC 001313DC  90 FF 00 98 */	stw r7, 0x98(r31)
/* 101313E0 001313E0  38 60 00 06 */	li r3, 6
/* 101313E4 001313E4  90 FF 00 90 */	stw r7, 0x90(r31)
/* 101313E8 001313E8  38 00 07 CD */	li r0, 0x7cd
/* 101313EC 001313EC  90 FF 00 94 */	stw r7, 0x94(r31)
/* 101313F0 001313F0  90 DF 00 A8 */	stw r6, 0xa8(r31)
/* 101313F4 001313F4  B0 BF 00 10 */	sth r5, 0x10(r31)
/* 101313F8 001313F8  B0 9F 00 12 */	sth r4, 0x12(r31)
/* 101313FC 001313FC  B0 FF 00 1A */	sth r7, 0x1a(r31)
/* 10131400 00131400  B0 7F 00 1E */	sth r3, 0x1e(r31)
/* 10131404 00131404  B0 1F 00 20 */	sth r0, 0x20(r31)
/* 10131408 00131408  40 80 00 08 */	bge lbl_10131410
/* 1013140C 0013140C  48 00 00 30 */	b lbl_1013143C
lbl_10131410:
/* 10131410 00131410  2C 05 00 07 */	cmpwi r5, 7
/* 10131414 00131414  40 80 00 0C */	bge lbl_10131420
/* 10131418 00131418  39 00 00 03 */	li r8, 3
/* 1013141C 0013141C  48 00 00 20 */	b lbl_1013143C
lbl_10131420:
/* 10131420 00131420  2C 05 00 12 */	cmpwi r5, 0x12
/* 10131424 00131424  40 80 00 0C */	bge lbl_10131430
/* 10131428 00131428  7C E8 3B 78 */	mr r8, r7
/* 1013142C 0013142C  48 00 00 10 */	b lbl_1013143C
lbl_10131430:
/* 10131430 00131430  2C 05 00 13 */	cmpwi r5, 0x13
/* 10131434 00131434  40 80 00 08 */	bge lbl_1013143C
/* 10131438 00131438  7C A8 2B 78 */	mr r8, r5
lbl_1013143C:
/* 1013143C 0013143C  B1 1F 00 18 */	sth r8, 0x18(r31)
/* 10131440 00131440  38 60 FF FF */	li r3, -1
/* 10131444 00131444  38 00 00 00 */	li r0, 0
/* 10131448 00131448  B0 7F 00 34 */	sth r3, 0x34(r31)
/* 1013144C 0013144C  80 7E 00 00 */	lwz r3, 0(r30)
/* 10131450 00131450  88 63 00 64 */	lbz r3, 0x64(r3)
/* 10131454 00131454  7C 63 07 74 */	extsb r3, r3
/* 10131458 00131458  B0 7F 00 2E */	sth r3, 0x2e(r31)
/* 1013145C 0013145C  B0 1F 00 42 */	sth r0, 0x42(r31)
/* 10131460 00131460  98 1F 00 E1 */	stb r0, 0xe1(r31)
/* 10131464 00131464  98 1F 00 E0 */	stb r0, 0xe0(r31)
/* 10131468 00131468  48 00 6F 89 */	bl "GetSRandSeed__Fv"
/* 1013146C 0013146C  C0 3D 00 04 */	lfs f1, 4(r29)
/* 10131470 00131470  C0 1D 00 08 */	lfs f0, 8(r29)
/* 10131474 00131474  80 82 A7 E8 */	lwz r4, lbl_105BBC48-_R2_BASE_(r2)
/* 10131478 00131478  EC 01 00 32 */	fmuls f0, f1, f0
/* 1013147C 0013147C  90 7F 00 AC */	stw r3, 0xac(r31)
/* 10131480 00131480  C8 24 00 00 */	lfd f1, 0(r4)
/* 10131484 00131484  FC 21 00 2A */	fadd f1, f1, f0
/* 10131488 00131488  48 45 74 09 */	bl func_10588890
/* 1013148C 0013148C  38 83 00 00 */	addi r4, r3, 0
/* 10131490 00131490  38 7F 00 00 */	addi r3, r31, 0
/* 10131494 00131494  4B FF EF 0D */	bl "SetSpeed__10cSimulatorFi"
/* 10131498 00131498  80 7E 00 00 */	lwz r3, 0(r30)
/* 1013149C 0013149C  A8 03 00 66 */	lha r0, 0x66(r3)
/* 101314A0 001314A0  B0 1F 00 38 */	sth r0, 0x38(r31)
/* 101314A4 001314A4  80 01 00 58 */	lwz r0, 0x58(r1)
/* 101314A8 001314A8  38 21 00 50 */	addi r1, r1, 0x50
/* 101314AC 001314AC  7C 08 03 A6 */	mtlr r0
/* 101314B0 001314B0  83 E1 FF FC */	lwz r31, -4(r1)
/* 101314B4 001314B4  83 C1 FF F8 */	lwz r30, -8(r1)
/* 101314B8 001314B8  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 101314BC 001314BC  4E 80 00 20 */	blr 

.global "__ct__10cSimulatorFv"
"__ct__10cSimulatorFv":
/* 10131500 00131500  93 E1 FF FC */	stw r31, -4(r1)
/* 10131504 00131504  7C 08 02 A6 */	mflr r0
/* 10131508 00131508  7C 7F 1B 78 */	mr r31, r3
/* 1013150C 0013150C  90 01 00 08 */	stw r0, 8(r1)
/* 10131510 00131510  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 10131514 00131514  4B F2 6A 9D */	bl "__ct__9CommanderFv"
/* 10131518 00131518  80 02 8F D4 */	lwz r0, lbl_105BA434-_R2_BASE_(r2)
/* 1013151C 0013151C  38 7F 00 C4 */	addi r3, r31, 0xc4
/* 10131520 00131520  90 1F 00 0C */	stw r0, 0xc(r31)
/* 10131524 00131524  48 01 47 CD */	bl "__ct__14PulseGeneratorFv"
/* 10131528 00131528  38 9F 00 E4 */	addi r4, r31, 0xe4
/* 1013152C 0013152C  38 1F 01 84 */	addi r0, r31, 0x184
/* 10131530 00131530  38 60 00 00 */	li r3, 0
/* 10131534 00131534  60 00 00 00 */	nop 
lbl_10131538:
/* 10131538 00131538  90 64 00 00 */	stw r3, 0(r4)
/* 1013153C 0013153C  90 64 00 04 */	stw r3, 4(r4)
/* 10131540 00131540  90 64 00 08 */	stw r3, 8(r4)
/* 10131544 00131544  90 64 00 0C */	stw r3, 0xc(r4)
/* 10131548 00131548  90 64 00 10 */	stw r3, 0x10(r4)
/* 1013154C 0013154C  90 64 00 14 */	stw r3, 0x14(r4)
/* 10131550 00131550  90 64 00 18 */	stw r3, 0x18(r4)
/* 10131554 00131554  90 64 00 1C */	stw r3, 0x1c(r4)
/* 10131558 00131558  38 84 00 20 */	addi r4, r4, 0x20
/* 1013155C 0013155C  7C 04 00 40 */	cmplw r4, r0
/* 10131560 00131560  40 82 FF D8 */	bne lbl_10131538
/* 10131564 00131564  38 00 00 00 */	li r0, 0
/* 10131568 00131568  38 7F 01 A4 */	addi r3, r31, 0x1a4
/* 1013156C 0013156C  90 1F 01 84 */	stw r0, 0x184(r31)
/* 10131570 00131570  90 1F 01 88 */	stw r0, 0x188(r31)
/* 10131574 00131574  90 1F 01 8C */	stw r0, 0x18c(r31)
/* 10131578 00131578  90 1F 01 90 */	stw r0, 0x190(r31)
/* 1013157C 0013157C  90 1F 01 94 */	stw r0, 0x194(r31)
/* 10131580 00131580  90 1F 01 98 */	stw r0, 0x198(r31)
/* 10131584 00131584  90 1F 01 9C */	stw r0, 0x19c(r31)
/* 10131588 00131588  90 1F 01 A0 */	stw r0, 0x1a0(r31)
/* 1013158C 0013158C  48 00 06 F5 */	bl "__ct__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>Fv"
/* 10131590 00131590  38 60 00 00 */	li r3, 0
/* 10131594 00131594  90 7F 00 B0 */	stw r3, 0xb0(r31)
/* 10131598 00131598  38 9F 00 00 */	addi r4, r31, 0
/* 1013159C 0013159C  38 A0 00 00 */	li r5, 0
/* 101315A0 001315A0  90 7F 00 B8 */	stw r3, 0xb8(r31)
/* 101315A4 001315A4  90 7F 00 BC */	stw r3, 0xbc(r31)
/* 101315A8 001315A8  90 7F 00 C0 */	stw r3, 0xc0(r31)
/* 101315AC 001315AC  98 7F 00 D4 */	stb r3, 0xd4(r31)
/* 101315B0 001315B0  90 7F 00 9C */	stw r3, 0x9c(r31)
/* 101315B4 001315B4  90 7F 00 A4 */	stw r3, 0xa4(r31)
/* 101315B8 001315B8  90 7F 00 A0 */	stw r3, 0xa0(r31)
/* 101315BC 001315BC  90 7F 00 B4 */	stw r3, 0xb4(r31)
/* 101315C0 001315C0  48 00 00 2C */	b lbl_101315EC
lbl_101315C4:
/* 101315C4 001315C4  B0 64 00 10 */	sth r3, 0x10(r4)
/* 101315C8 001315C8  38 A5 00 08 */	addi r5, r5, 8
/* 101315CC 001315CC  B0 64 00 12 */	sth r3, 0x12(r4)
/* 101315D0 001315D0  B0 64 00 14 */	sth r3, 0x14(r4)
/* 101315D4 001315D4  B0 64 00 16 */	sth r3, 0x16(r4)
/* 101315D8 001315D8  B0 64 00 18 */	sth r3, 0x18(r4)
/* 101315DC 001315DC  B0 64 00 1A */	sth r3, 0x1a(r4)
/* 101315E0 001315E0  B0 64 00 1C */	sth r3, 0x1c(r4)
/* 101315E4 001315E4  B0 64 00 1E */	sth r3, 0x1e(r4)
/* 101315E8 001315E8  38 84 00 10 */	addi r4, r4, 0x10
lbl_101315EC:
/* 101315EC 001315EC  7C A0 07 34 */	extsh r0, r5
/* 101315F0 001315F0  2C 00 00 40 */	cmpwi r0, 0x40
/* 101315F4 001315F4  41 80 FF D0 */	blt lbl_101315C4
/* 101315F8 001315F8  38 7F 00 C4 */	addi r3, r31, 0xc4
/* 101315FC 001315FC  38 80 00 1E */	li r4, 0x1e
/* 10131600 00131600  48 01 45 71 */	bl "SetMaxPulses__14PulseGeneratorFi"
/* 10131604 00131604  38 00 00 3C */	li r0, 0x3c
/* 10131608 00131608  90 1F 00 D8 */	stw r0, 0xd8(r31)
/* 1013160C 0013160C  38 00 00 5A */	li r0, 0x5a
/* 10131610 00131610  38 7F 00 00 */	addi r3, r31, 0
/* 10131614 00131614  90 1F 00 DC */	stw r0, 0xdc(r31)
/* 10131618 00131618  80 01 00 58 */	lwz r0, 0x58(r1)
/* 1013161C 0013161C  38 21 00 50 */	addi r1, r1, 0x50
/* 10131620 00131620  7C 08 03 A6 */	mtlr r0
/* 10131624 00131624  83 E1 FF FC */	lwz r31, -4(r1)
/* 10131628 00131628  4E 80 00 20 */	blr 

.global "__dt__Q23std56list<13TransformInfo,Q23std26allocator<13TransformInfo>>Fv"
"__dt__Q23std56list<13TransformInfo,Q23std26allocator<13TransformInfo>>Fv":
/* 10131660 00131660  93 E1 FF FC */	stw r31, -4(r1)
/* 10131664 00131664  7C 08 02 A6 */	mflr r0
/* 10131668 00131668  3B E4 00 00 */	addi r31, r4, 0
/* 1013166C 0013166C  93 C1 FF F8 */	stw r30, -8(r1)
/* 10131670 00131670  7C 7E 1B 79 */	or. r30, r3, r3
/* 10131674 00131674  90 01 00 08 */	stw r0, 8(r1)
/* 10131678 00131678  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 1013167C 0013167C  41 82 00 40 */	beq lbl_101316BC
/* 10131680 00131680  41 82 00 2C */	beq lbl_101316AC
/* 10131684 00131684  41 82 00 28 */	beq lbl_101316AC
/* 10131688 00131688  38 1E 00 04 */	addi r0, r30, 4
/* 1013168C 0013168C  38 61 00 40 */	addi r3, r1, 0x40
/* 10131690 00131690  90 01 00 48 */	stw r0, 0x48(r1)
/* 10131694 00131694  38 9E 00 00 */	addi r4, r30, 0
/* 10131698 00131698  38 A1 00 44 */	addi r5, r1, 0x44
/* 1013169C 0013169C  38 C1 00 48 */	addi r6, r1, 0x48
/* 101316A0 001316A0  80 1E 00 08 */	lwz r0, 8(r30)
/* 101316A4 001316A4  90 01 00 44 */	stw r0, 0x44(r1)
/* 101316A8 001316A8  48 00 01 09 */	bl "erase__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>Q33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>"
lbl_101316AC:
/* 101316AC 001316AC  7F E0 07 35 */	extsh. r0, r31
/* 101316B0 001316B0  40 81 00 0C */	ble lbl_101316BC
/* 101316B4 001316B4  7F C3 F3 78 */	mr r3, r30
/* 101316B8 001316B8  48 45 6F D9 */	bl func_10588690
lbl_101316BC:
/* 101316BC 001316BC  7F C3 F3 78 */	mr r3, r30
/* 101316C0 001316C0  80 01 00 68 */	lwz r0, 0x68(r1)
/* 101316C4 001316C4  38 21 00 60 */	addi r1, r1, 0x60
/* 101316C8 001316C8  7C 08 03 A6 */	mtlr r0
/* 101316CC 001316CC  83 E1 FF FC */	lwz r31, -4(r1)
/* 101316D0 001316D0  83 C1 FF F8 */	lwz r30, -8(r1)
/* 101316D4 001316D4  4E 80 00 20 */	blr 

.global "__dt__14PulseGeneratorFv"
"__dt__14PulseGeneratorFv":
/* 10131740 00131740  93 E1 FF FC */	stw r31, -4(r1)
/* 10131744 00131744  7C 08 02 A6 */	mflr r0
/* 10131748 00131748  7C 7F 1B 79 */	or. r31, r3, r3
/* 1013174C 0013174C  90 01 00 08 */	stw r0, 8(r1)
/* 10131750 00131750  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 10131754 00131754  41 82 00 10 */	beq lbl_10131764
/* 10131758 00131758  7C 80 07 35 */	extsh. r0, r4
/* 1013175C 0013175C  40 81 00 08 */	ble lbl_10131764
/* 10131760 00131760  48 45 6F 31 */	bl func_10588690
lbl_10131764:
/* 10131764 00131764  7F E3 FB 78 */	mr r3, r31
/* 10131768 00131768  80 01 00 58 */	lwz r0, 0x58(r1)
/* 1013176C 0013176C  38 21 00 50 */	addi r1, r1, 0x50
/* 10131770 00131770  7C 08 03 A6 */	mtlr r0
/* 10131774 00131774  83 E1 FF FC */	lwz r31, -4(r1)
/* 10131778 00131778  4E 80 00 20 */	blr 

.global "erase__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>Q33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>"
"erase__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>Q33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>":
/* 101317B0 001317B0  93 E1 FF FC */	stw r31, -4(r1)
/* 101317B4 001317B4  7C 08 02 A6 */	mflr r0
/* 101317B8 001317B8  3B E6 00 00 */	addi r31, r6, 0
/* 101317BC 001317BC  93 C1 FF F8 */	stw r30, -8(r1)
/* 101317C0 001317C0  3B C5 00 00 */	addi r30, r5, 0
/* 101317C4 001317C4  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 101317C8 001317C8  3B A4 00 00 */	addi r29, r4, 0
/* 101317CC 001317CC  93 81 FF F0 */	stw r28, -0x10(r1)
/* 101317D0 001317D0  3B 83 00 00 */	addi r28, r3, 0
/* 101317D4 001317D4  90 01 00 08 */	stw r0, 8(r1)
/* 101317D8 001317D8  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 101317DC 001317DC  80 A5 00 00 */	lwz r5, 0(r5)
/* 101317E0 001317E0  80 C6 00 00 */	lwz r6, 0(r6)
/* 101317E4 001317E4  7C 05 30 40 */	cmplw r5, r6
/* 101317E8 001317E8  40 82 00 0C */	bne lbl_101317F4
/* 101317EC 001317EC  90 DC 00 00 */	stw r6, 0(r28)
/* 101317F0 001317F0  48 00 00 54 */	b lbl_10131844
lbl_101317F4:
/* 101317F4 001317F4  80 86 00 00 */	lwz r4, 0(r6)
/* 101317F8 001317F8  80 65 00 00 */	lwz r3, 0(r5)
/* 101317FC 001317FC  80 04 00 04 */	lwz r0, 4(r4)
/* 10131800 00131800  90 03 00 04 */	stw r0, 4(r3)
/* 10131804 00131804  80 05 00 00 */	lwz r0, 0(r5)
/* 10131808 00131808  80 64 00 04 */	lwz r3, 4(r4)
/* 1013180C 0013180C  90 03 00 00 */	stw r0, 0(r3)
/* 10131810 00131810  48 00 00 20 */	b lbl_10131830
/* 10131814 00131814  60 00 00 00 */	nop 
lbl_10131818:
/* 10131818 00131818  80 03 00 04 */	lwz r0, 4(r3)
/* 1013181C 0013181C  90 1E 00 00 */	stw r0, 0(r30)
/* 10131820 00131820  48 45 6E 71 */	bl func_10588690
/* 10131824 00131824  80 7D 00 00 */	lwz r3, 0(r29)
/* 10131828 00131828  38 03 FF FF */	addi r0, r3, -1
/* 1013182C 0013182C  90 1D 00 00 */	stw r0, 0(r29)
lbl_10131830:
/* 10131830 00131830  80 1F 00 00 */	lwz r0, 0(r31)
/* 10131834 00131834  80 7E 00 00 */	lwz r3, 0(r30)
/* 10131838 00131838  7C 03 00 40 */	cmplw r3, r0
/* 1013183C 0013183C  40 82 FF DC */	bne lbl_10131818
/* 10131840 00131840  90 1C 00 00 */	stw r0, 0(r28)
lbl_10131844:
/* 10131844 00131844  80 01 00 58 */	lwz r0, 0x58(r1)
/* 10131848 00131848  38 21 00 50 */	addi r1, r1, 0x50
/* 1013184C 0013184C  83 E1 FF FC */	lwz r31, -4(r1)
/* 10131850 00131850  83 C1 FF F8 */	lwz r30, -8(r1)
/* 10131854 00131854  7C 08 03 A6 */	mtlr r0
/* 10131858 00131858  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 1013185C 0013185C  83 81 FF F0 */	lwz r28, -0x10(r1)
/* 10131860 00131860  4E 80 00 20 */	blr 

.global "erase__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>"
"erase__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>":
/* 10131990 00131990  93 E1 FF FC */	stw r31, -4(r1)
/* 10131994 00131994  7C 08 02 A6 */	mflr r0
/* 10131998 00131998  7C BF 2B 78 */	mr r31, r5
/* 1013199C 0013199C  93 C1 FF F8 */	stw r30, -8(r1)
/* 101319A0 001319A0  3B C4 00 00 */	addi r30, r4, 0
/* 101319A4 001319A4  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 101319A8 001319A8  3B A3 00 00 */	addi r29, r3, 0
/* 101319AC 001319AC  90 01 00 08 */	stw r0, 8(r1)
/* 101319B0 001319B0  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 101319B4 001319B4  80 A5 00 00 */	lwz r5, 0(r5)
/* 101319B8 001319B8  80 05 00 04 */	lwz r0, 4(r5)
/* 101319BC 001319BC  7C A3 2B 78 */	mr r3, r5
/* 101319C0 001319C0  90 1F 00 00 */	stw r0, 0(r31)
/* 101319C4 001319C4  80 05 00 04 */	lwz r0, 4(r5)
/* 101319C8 001319C8  80 85 00 00 */	lwz r4, 0(r5)
/* 101319CC 001319CC  90 04 00 04 */	stw r0, 4(r4)
/* 101319D0 001319D0  80 05 00 00 */	lwz r0, 0(r5)
/* 101319D4 001319D4  80 85 00 04 */	lwz r4, 4(r5)
/* 101319D8 001319D8  90 04 00 00 */	stw r0, 0(r4)
/* 101319DC 001319DC  48 45 6C B5 */	bl func_10588690
/* 101319E0 001319E0  80 7E 00 00 */	lwz r3, 0(r30)
/* 101319E4 001319E4  38 03 FF FF */	addi r0, r3, -1
/* 101319E8 001319E8  90 1E 00 00 */	stw r0, 0(r30)
/* 101319EC 001319EC  80 1F 00 00 */	lwz r0, 0(r31)
/* 101319F0 001319F0  90 1D 00 00 */	stw r0, 0(r29)
/* 101319F4 001319F4  80 01 00 58 */	lwz r0, 0x58(r1)
/* 101319F8 001319F8  38 21 00 50 */	addi r1, r1, 0x50
/* 101319FC 001319FC  7C 08 03 A6 */	mtlr r0
/* 10131A00 00131A00  83 E1 FF FC */	lwz r31, -4(r1)
/* 10131A04 00131A04  83 C1 FF F8 */	lwz r30, -8(r1)
/* 10131A08 00131A08  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 10131A0C 00131A0C  4E 80 00 20 */	blr 

.global "insert__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>RC13TransformInfo"
"insert__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>FQ33std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>19generic_iterator<0>RC13TransformInfo":
/* 10131AE0 00131AE0  BF 61 FF EC */	stmw r27, -0x14(r1)
/* 10131AE4 00131AE4  7C 08 02 A6 */	mflr r0
/* 10131AE8 00131AE8  3B A3 00 00 */	addi r29, r3, 0
/* 10131AEC 00131AEC  3B C4 00 00 */	addi r30, r4, 0
/* 10131AF0 00131AF0  3B 65 00 00 */	addi r27, r5, 0
/* 10131AF4 00131AF4  3B 86 00 00 */	addi r28, r6, 0
/* 10131AF8 00131AF8  38 60 00 1C */	li r3, 0x1c
/* 10131AFC 00131AFC  90 01 00 08 */	stw r0, 8(r1)
/* 10131B00 00131B00  38 00 00 00 */	li r0, 0
/* 10131B04 00131B04  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 10131B08 00131B08  98 01 00 40 */	stb r0, 0x40(r1)
/* 10131B0C 00131B0C  3B E1 00 00 */	addi r31, r1, 0
/* 10131B10 00131B10  48 45 6A A1 */	bl func_105885B0
/* 10131B14 00131B14  38 1E 00 04 */	addi r0, r30, 4
/* 10131B18 00131B18  90 7F 00 4C */	stw r3, 0x4c(r31)
/* 10131B1C 00131B1C  34 A3 00 08 */	addic. r5, r3, 8
/* 10131B20 00131B20  90 1F 00 48 */	stw r0, 0x48(r31)
/* 10131B24 00131B24  41 82 00 30 */	beq lbl_10131B54
/* 10131B28 00131B28  80 9C 00 00 */	lwz r4, 0(r28)
/* 10131B2C 00131B2C  80 1C 00 04 */	lwz r0, 4(r28)
/* 10131B30 00131B30  90 3F 00 64 */	stw r1, 0x64(r31)
/* 10131B34 00131B34  90 85 00 00 */	stw r4, 0(r5)
/* 10131B38 00131B38  90 05 00 04 */	stw r0, 4(r5)
/* 10131B3C 00131B3C  80 9C 00 08 */	lwz r4, 8(r28)
/* 10131B40 00131B40  80 1C 00 0C */	lwz r0, 0xc(r28)
/* 10131B44 00131B44  90 85 00 08 */	stw r4, 8(r5)
/* 10131B48 00131B48  90 05 00 0C */	stw r0, 0xc(r5)
/* 10131B4C 00131B4C  80 1C 00 10 */	lwz r0, 0x10(r28)
/* 10131B50 00131B50  90 05 00 10 */	stw r0, 0x10(r5)
lbl_10131B54:
/* 10131B54 00131B54  80 DB 00 00 */	lwz r6, 0(r27)
/* 10131B58 00131B58  38 A0 00 00 */	li r5, 0
/* 10131B5C 00131B5C  90 BF 00 4C */	stw r5, 0x4c(r31)
/* 10131B60 00131B60  80 86 00 00 */	lwz r4, 0(r6)
/* 10131B64 00131B64  90 64 00 04 */	stw r3, 4(r4)
/* 10131B68 00131B68  80 06 00 00 */	lwz r0, 0(r6)
/* 10131B6C 00131B6C  90 03 00 00 */	stw r0, 0(r3)
/* 10131B70 00131B70  90 66 00 00 */	stw r3, 0(r6)
/* 10131B74 00131B74  90 C3 00 04 */	stw r6, 4(r3)
/* 10131B78 00131B78  80 9E 00 00 */	lwz r4, 0(r30)
/* 10131B7C 00131B7C  38 04 00 01 */	addi r0, r4, 1
/* 10131B80 00131B80  90 1E 00 00 */	stw r0, 0(r30)
/* 10131B84 00131B84  90 7D 00 00 */	stw r3, 0(r29)
/* 10131B88 00131B88  48 00 00 08 */	b lbl_10131B90
/* 10131B8C 00131B8C  48 45 6B 05 */	bl func_10588690
lbl_10131B90:
/* 10131B90 00131B90  80 1F 00 98 */	lwz r0, 0x98(r31)
/* 10131B94 00131B94  80 21 00 00 */	lwz r1, 0(r1)
/* 10131B98 00131B98  7C 08 03 A6 */	mtlr r0
/* 10131B9C 00131B9C  BB 61 FF EC */	lmw r27, -0x14(r1)
/* 10131BA0 00131BA0  4E 80 00 20 */	blr 

.global "__ct__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>Fv"
"__ct__Q23std66__list_deleter<13TransformInfo,Q23std26allocator<13TransformInfo>>Fv":
/* 10131C80 00131C80  38 00 00 00 */	li r0, 0
/* 10131C84 00131C84  38 83 00 04 */	addi r4, r3, 4
/* 10131C88 00131C88  90 03 00 00 */	stw r0, 0(r3)
/* 10131C8C 00131C8C  90 84 00 04 */	stw r4, 4(r4)
/* 10131C90 00131C90  90 84 00 00 */	stw r4, 0(r4)
/* 10131C94 00131C94  4E 80 00 20 */	blr 

.global "__sinit_:Simulator_cpp"
"__sinit_:Simulator_cpp":
/* 10131D00 00131D00  80 82 88 58 */	lwz r4, lbl_105B9CB8-_R2_BASE_(r2)
/* 10131D04 00131D04  80 62 88 60 */	lwz r3, lbl_105B9CC0-_R2_BASE_(r2)
/* 10131D08 00131D08  C8 44 00 00 */	lfd f2, 0(r4)
/* 10131D0C 00131D0C  C0 A3 00 00 */	lfs f5, 0(r3)
/* 10131D10 00131D10  80 82 88 5C */	lwz r4, lbl_105B9CBC-_R2_BASE_(r2)
/* 10131D14 00131D14  FC 20 10 50 */	fneg f1, f2
/* 10131D18 00131D18  80 62 88 54 */	lwz r3, lbl_105B9CB4-_R2_BASE_(r2)
/* 10131D1C 00131D1C  FC 80 28 50 */	fneg f4, f5
/* 10131D20 00131D20  C0 64 00 00 */	lfs f3, 0(r4)
/* 10131D24 00131D24  C8 03 00 00 */	lfd f0, 0(r3)
/* 10131D28 00131D28  D0 82 D6 A0 */	stfs f4, lbl_105BEB00-_R2_BASE_(r2)
/* 10131D2C 00131D2C  D0 A2 D6 A4 */	stfs f5, lbl_105BEB04-_R2_BASE_(r2)
/* 10131D30 00131D30  D0 62 D6 A8 */	stfs f3, lbl_105BEB08-_R2_BASE_(r2)
/* 10131D34 00131D34  D0 A2 D6 AC */	stfs f5, lbl_105BEB0C-_R2_BASE_(r2)
/* 10131D38 00131D38  D8 22 D6 B0 */	stfd f1, lbl_105BEB10-_R2_BASE_(r2)
/* 10131D3C 00131D3C  D8 42 D6 B8 */	stfd f2, lbl_105BEB18-_R2_BASE_(r2)
/* 10131D40 00131D40  D8 02 D6 C0 */	stfd f0, lbl_105BEB20-_R2_BASE_(r2)
/* 10131D44 00131D44  D8 42 D6 C8 */	stfd f2, lbl_105BEB28-_R2_BASE_(r2)
/* 10131D48 00131D48  4E 80 00 20 */	blr 
