module top_module(
    input clk,
    input areset,    // Asynchronous reset to state B
    input in,
    output out);//  
  
    parameter A=0, B=1; 
	reg state, next_state;
    always @(*) begin    //有限状态机第一段
        case(state)
      A: begin
        if (in)
          next_state = A;
        else
          next_state = B;
      end
      B: begin
        if (in)
          next_state = B;
        else
          next_state = A;
      end
      default: next_state = B;
    endcase
	end
	always @(posedge clk, posedge areset) begin
        if(areset)
            state<=B;
        else
            state<=next_state;
    end
    //有限状态机第三段，信号输出逻辑
    // assign out = (state == ...);

    assign out =(state == A)?1'b0:1'b1;
endmodule
