--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml hcsr04_test.twx hcsr04_test.ncd -o hcsr04_test.twr
hcsr04_test.pcf -ucf hcsr04_test.ucf

Design file:              hcsr04_test.ncd
Physical constraint file: hcsr04_test.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
echo_i      |    1.742(R)|    0.185(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
s_o<0>      |   19.504(R)|clk_i_BUFGP       |   0.000|
s_o<1>      |   20.166(R)|clk_i_BUFGP       |   0.000|
s_o<2>      |   21.993(R)|clk_i_BUFGP       |   0.000|
s_o<3>      |   22.499(R)|clk_i_BUFGP       |   0.000|
s_o<4>      |   22.858(R)|clk_i_BUFGP       |   0.000|
s_o<5>      |   21.742(R)|clk_i_BUFGP       |   0.000|
s_o<6>      |   22.284(R)|clk_i_BUFGP       |   0.000|
s_o<7>      |   22.002(R)|clk_i_BUFGP       |   0.000|
trig_o      |    8.873(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    6.006|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 17 19:14:26 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



