// Seed: 1327748455
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output id_5
);
  assign id_4 = 1'b0;
  assign id_5 = 1;
  type_12 id_6 (.id_0(1'b0));
  logic id_7 = 1'b0 & id_1;
  logic id_8;
  logic id_9;
endmodule
