# simple_rv32i_cpu
ğŸ–¥ è®¡ç»„è¯¾è®¾ï¼šrv32i æŒ‡ä»¤é›†çš„ç®€å•å®ç°

## æµæ°´çº¿åˆ†å‰²
- IFï¼šå–æŒ‡
- IDï¼šè¯‘ç 
- EX & MEMï¼šalu è®¡ç®—ï¼Œswã€lw æŒ‡ä»¤è®¿å­˜
- WBï¼šå†™å›å¯„å­˜å™¨

## æŒ‡ä»¤
| æŒ‡ä»¤ | ç±»å‹ |    åŠŸèƒ½    |
| :--: | :--: | :--------: |
| jal  |  J   |  è·³è½¬æŒ‡ä»¤  |
| beq  |  B   |  æ¯”è¾ƒè·³è½¬  |
|  lw  |  I   |    load    |
|  sw  |  S   |   store    |
| addi |  I   | ç«‹å³æ•°åŠ æ³• |
| add  |  R   |    åŠ æ³•    |
| sub  |  R   |    å‡æ³•    |
| and  |  R   |    and     |
|  or  |  R   |     or     |
| xor  |  R   |    xor     |
| sll  |  R   |    å·¦ç§»    |
| srl  |  R   |    å³ç§»    |

## å‚è€ƒ
- æ•™ä½ å†™ä¸€ä¸ªç®€å•çš„CPU
- The RV32I Processor / Altera Quartus Tutorial
- https://github.com/nobotro/fpga_riscv_cpu
- https://github.com/Yuandiaodiaodiao/a-sample-cpu
- https://github.com/Michaelvll/RISCV_CPU
- https://github.com/VenciFreeman/RISC-V
- ä»‹ç» RV32Iï¼š
  - RV32I åŸºç¡€æ•´æ•°æŒ‡ä»¤é›†ï¼šhttps://www.cnblogs.com/mikewolf2002/p/11196680.html
  - RISC-V æ‰‹å†Œï¼šhttp://crva.ict.ac.cn/documents/RISC-V-Reader-Chinese-v2p1.pdf.11.3