Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec  4 19:56:26 2025
| Host         : DESKTOP-3S5LN80 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file generator_pipeline_control_sets_placed.rpt
| Design       : generator_pipeline
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              34 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              70 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_l1/input_idx[5]_i_1_n_0     | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_seed_fifo/E[0]              | rst_IBUF         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | u_seed_fifo/rd_valid_reg_0[0] | rst_IBUF         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | u_l2/input_idx[7]_i_1_n_0     | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_l3/input_idx[7]_i_1__0_n_0  | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_l3/neuron_idx[7]_i_1__1_n_0 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_l3/E[0]                     | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_l1/neuron_idx[8]_i_1_n_0    | rst_IBUF         |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | u_l2/neuron_idx[8]_i_1__0_n_0 | rst_IBUF         |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                               | rst_IBUF         |               14 |             34 |         2.43 |
+----------------+-------------------------------+------------------+------------------+----------------+--------------+


