// Seed: 3048402893
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      .id_0(""), .id_1(1), .id_2(1), .id_3(1), .id_4()
  );
  wire id_5;
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    output wire id_2
);
  wire id_4, id_5, id_6;
  module_0(
      id_4, id_6, id_4
  );
  wire id_7;
  assign id_2 = 1 ? 1 : 1;
endmodule
