

================================================================
== Vitis HLS Report for 'conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'
================================================================
* Date:           Sun Mar  3 21:33:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.255 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        8|  23.331 ns|  26.664 ns|    7|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392  |conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s  |        5|        6|  16.665 ns|  19.998 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      770|     3020|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       29|    -|
|Register             |        -|     -|      517|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1287|     3051|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392  |conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s  |        0|   0|  770|  3020|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                      |        0|   0|  770|  3020|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  29|          6|    2|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                     |   3|   0|    3|          0|
    |ap_done_reg                                                                                   |   1|   0|    1|          0|
    |grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_392_ap_start_reg  |   1|   0|    1|          0|
    |res_0_copy_fu_196                                                                             |  16|   0|   16|          0|
    |res_10_copy_fu_156                                                                            |  16|   0|   16|          0|
    |res_11_copy_fu_152                                                                            |  16|   0|   16|          0|
    |res_12_copy_fu_148                                                                            |  16|   0|   16|          0|
    |res_13_copy_fu_144                                                                            |  16|   0|   16|          0|
    |res_14_copy_fu_140                                                                            |  16|   0|   16|          0|
    |res_15_copy_fu_136                                                                            |  16|   0|   16|          0|
    |res_16_copy_fu_132                                                                            |  16|   0|   16|          0|
    |res_17_copy_fu_128                                                                            |  16|   0|   16|          0|
    |res_18_copy_fu_124                                                                            |  16|   0|   16|          0|
    |res_19_copy_fu_120                                                                            |  16|   0|   16|          0|
    |res_1_copy_fu_192                                                                             |  16|   0|   16|          0|
    |res_20_copy_fu_116                                                                            |  16|   0|   16|          0|
    |res_21_copy_fu_112                                                                            |  16|   0|   16|          0|
    |res_22_copy_fu_108                                                                            |  16|   0|   16|          0|
    |res_23_copy_fu_104                                                                            |  16|   0|   16|          0|
    |res_24_copy_fu_100                                                                            |  16|   0|   16|          0|
    |res_25_copy_fu_96                                                                             |  16|   0|   16|          0|
    |res_26_copy_fu_92                                                                             |  16|   0|   16|          0|
    |res_27_copy_fu_88                                                                             |  16|   0|   16|          0|
    |res_28_copy_fu_84                                                                             |  16|   0|   16|          0|
    |res_29_copy_fu_80                                                                             |  16|   0|   16|          0|
    |res_2_copy_fu_188                                                                             |  16|   0|   16|          0|
    |res_30_copy_fu_76                                                                             |  16|   0|   16|          0|
    |res_31_copy_fu_72                                                                             |  16|   0|   16|          0|
    |res_3_copy_fu_184                                                                             |  16|   0|   16|          0|
    |res_4_copy_fu_180                                                                             |  16|   0|   16|          0|
    |res_5_copy_fu_176                                                                             |  16|   0|   16|          0|
    |res_6_copy_fu_172                                                                             |  16|   0|   16|          0|
    |res_7_copy_fu_168                                                                             |  16|   0|   16|          0|
    |res_8_copy_fu_164                                                                             |  16|   0|   16|          0|
    |res_9_copy_fu_160                                                                             |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         | 517|   0|  517|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_0   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_1   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_2   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_3   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_4   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_5   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_6   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_7   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_8   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_9   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_10  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_11  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_12  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_13  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_14  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_15  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_16  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_17  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_18  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_19  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_20  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_21  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_22  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_23  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_24  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_25  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_26  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_27  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_28  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_29  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_30  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_31  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|p_read        |   in|   10|     ap_none|                                                                   p_read|        scalar|
|p_read1       |   in|   10|     ap_none|                                                                  p_read1|        scalar|
|p_read2       |   in|   10|     ap_none|                                                                  p_read2|        scalar|
|p_read3       |   in|   10|     ap_none|                                                                  p_read3|        scalar|
|p_read4       |   in|   10|     ap_none|                                                                  p_read4|        scalar|
|p_read5       |   in|   10|     ap_none|                                                                  p_read5|        scalar|
|p_read6       |   in|   10|     ap_none|                                                                  p_read6|        scalar|
|p_read7       |   in|   10|     ap_none|                                                                  p_read7|        scalar|
|p_read8       |   in|   10|     ap_none|                                                                  p_read8|        scalar|
|p_read9       |   in|   10|     ap_none|                                                                  p_read9|        scalar|
|p_read10      |   in|   10|     ap_none|                                                                 p_read10|        scalar|
|p_read11      |   in|   10|     ap_none|                                                                 p_read11|        scalar|
|p_read12      |   in|   10|     ap_none|                                                                 p_read12|        scalar|
|p_read13      |   in|   10|     ap_none|                                                                 p_read13|        scalar|
|p_read14      |   in|   10|     ap_none|                                                                 p_read14|        scalar|
|p_read15      |   in|   10|     ap_none|                                                                 p_read15|        scalar|
|p_read16      |   in|   10|     ap_none|                                                                 p_read16|        scalar|
|p_read17      |   in|   10|     ap_none|                                                                 p_read17|        scalar|
|p_read18      |   in|   10|     ap_none|                                                                 p_read18|        scalar|
|p_read19      |   in|   10|     ap_none|                                                                 p_read19|        scalar|
|p_read20      |   in|   10|     ap_none|                                                                 p_read20|        scalar|
|p_read21      |   in|   10|     ap_none|                                                                 p_read21|        scalar|
|p_read22      |   in|   10|     ap_none|                                                                 p_read22|        scalar|
|p_read23      |   in|   10|     ap_none|                                                                 p_read23|        scalar|
|p_read24      |   in|   10|     ap_none|                                                                 p_read24|        scalar|
|p_read25      |   in|   10|     ap_none|                                                                 p_read25|        scalar|
|p_read26      |   in|   10|     ap_none|                                                                 p_read26|        scalar|
|p_read27      |   in|   10|     ap_none|                                                                 p_read27|        scalar|
|p_read28      |   in|   10|     ap_none|                                                                 p_read28|        scalar|
|p_read29      |   in|   10|     ap_none|                                                                 p_read29|        scalar|
|p_read30      |   in|   10|     ap_none|                                                                 p_read30|        scalar|
|p_read31      |   in|   10|     ap_none|                                                                 p_read31|        scalar|
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

