Classic Timing Analyzer report for clk_50hz
Mon May 07 01:11:12 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50MHZ'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+--------------------+--------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From               ; To                 ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------+--------------------+------------+-----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.416 ns                         ; CLK_10HZ           ; CLK_OUT            ; CLK_50MHZ  ; --        ; 0            ;
; Clock Setup: 'CLK_50MHZ'     ; N/A   ; None          ; 286.45 MHz ( period = 3.491 ns ) ; CLK_COUNT_400HZ[6] ; CLK_COUNT_400HZ[0] ; CLK_50MHZ  ; CLK_50MHZ ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                    ;                    ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------+--------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50MHZ       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50MHZ'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.564 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 305.34 MHz ( period = 3.275 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.496 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.474 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 312.60 MHz ( period = 3.199 ns )                    ; CLK_COUNT_400HZ[10] ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CLK_COUNT_400HZ[17] ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 318.47 MHz ( period = 3.140 ns )                    ; CLK_COUNT_400HZ[13] ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; CLK_COUNT_400HZ[11] ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; CLK_COUNT_400HZ[12] ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[6]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[8]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[9]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[7]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[2]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[5]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[4]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[3]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[1]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; CLK_COUNT_400HZ[3]  ; CLK_COUNT_400HZ[0]  ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[15] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[14] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[16] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[17] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[18] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[19] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[11] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[13] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[12] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CLK_COUNT_400HZ[6]  ; CLK_COUNT_400HZ[10] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 325.41 MHz ( period = 3.073 ns )                    ; CLK_COUNT_400HZ[4]  ; CLK_400HZ           ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.294 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[15] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[14] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[16] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[17] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[18] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[19] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[11] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[13] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[12] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; CLK_COUNT_400HZ[7]  ; CLK_COUNT_400HZ[10] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[15] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[14] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[16] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[17] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[18] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[19] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[11] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[13] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[12] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; CLK_COUNT_400HZ[8]  ; CLK_COUNT_400HZ[10] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[15] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[14] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[16] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[17] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[18] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[19] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[11] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[13] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[12] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; CLK_COUNT_400HZ[2]  ; CLK_COUNT_400HZ[10] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[15] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[14] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[16] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[17] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[18] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[19] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[11] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[13] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[12] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; CLK_COUNT_400HZ[9]  ; CLK_COUNT_400HZ[10] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 336.93 MHz ( period = 2.968 ns )                    ; CLK_COUNT_400HZ[0]  ; CLK_COUNT_400HZ[19] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[15] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[14] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[16] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[17] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[18] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[19] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[11] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[13] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; CLK_COUNT_400HZ[5]  ; CLK_COUNT_400HZ[12] ; CLK_50MHZ  ; CLK_50MHZ ; None                        ; None                      ; 2.745 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                     ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+----------+---------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To      ; From Clock ;
+-------+--------------+------------+----------+---------+------------+
; N/A   ; None         ; 8.416 ns   ; CLK_10HZ ; CLK_OUT ; CLK_50MHZ  ;
+-------+--------------+------------+----------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 07 01:11:12 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clk_50hz -c clk_50hz --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50MHZ" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLK_400HZ" as buffer
Info: Clock "CLK_50MHZ" has Internal fmax of 286.45 MHz between source register "CLK_COUNT_400HZ[6]" and destination register "CLK_COUNT_400HZ[6]" (period= 3.491 ns)
    Info: + Longest register to register delay is 3.277 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 3; REG Node = 'CLK_COUNT_400HZ[6]'
        Info: 2: + IC(0.762 ns) + CELL(0.398 ns) = 1.160 ns; Loc. = LCCOMB_X2_Y17_N24; Fanout = 1; COMB Node = 'LessThan0~5'
        Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 1.694 ns; Loc. = LCCOMB_X2_Y17_N26; Fanout = 2; COMB Node = 'LessThan0~6'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 2.098 ns; Loc. = LCCOMB_X2_Y17_N22; Fanout = 20; COMB Node = 'LessThan0~8'
        Info: 5: + IC(0.669 ns) + CELL(0.510 ns) = 3.277 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 3; REG Node = 'CLK_COUNT_400HZ[6]'
        Info: Total cell delay = 1.333 ns ( 40.68 % )
        Info: Total interconnect delay = 1.944 ns ( 59.32 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK_50MHZ" to destination register is 2.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHZ'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'CLK_50MHZ~clkctrl'
            Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 3; REG Node = 'CLK_COUNT_400HZ[6]'
            Info: Total cell delay = 1.536 ns ( 57.31 % )
            Info: Total interconnect delay = 1.144 ns ( 42.69 % )
        Info: - Longest clock path from clock "CLK_50MHZ" to source register is 2.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHZ'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'CLK_50MHZ~clkctrl'
            Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 3; REG Node = 'CLK_COUNT_400HZ[6]'
            Info: Total cell delay = 1.536 ns ( 57.31 % )
            Info: Total interconnect delay = 1.144 ns ( 42.69 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "CLK_50MHZ" to destination pin "CLK_OUT" through register "CLK_10HZ" is 8.416 ns
    Info: + Longest clock path from clock "CLK_50MHZ" to source register is 4.745 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHZ'
        Info: 2: + IC(0.579 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'CLK_400HZ'
        Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.170 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'CLK_400HZ~clkctrl'
        Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 4.745 ns; Loc. = LCFF_X64_Y35_N25; Fanout = 2; REG Node = 'CLK_10HZ'
        Info: Total cell delay = 2.323 ns ( 48.96 % )
        Info: Total interconnect delay = 2.422 ns ( 51.04 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.421 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y35_N25; Fanout = 2; REG Node = 'CLK_10HZ'
        Info: 2: + IC(0.623 ns) + CELL(2.798 ns) = 3.421 ns; Loc. = PIN_C23; Fanout = 0; PIN Node = 'CLK_OUT'
        Info: Total cell delay = 2.798 ns ( 81.79 % )
        Info: Total interconnect delay = 0.623 ns ( 18.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Mon May 07 01:11:12 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


