INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Work/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_md5_wrap.cpp
   Compiling (apcc) md5.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/Work/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'hanggu' on host 'desktop-njn6fij' (Windows NT_amd64 version 6.2) on Mon Jul 17 20:42:23 +0800 2023
INFO: [HLS 200-10] In directory 'D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.628 seconds; peak allocated memory: 7.836 MB.
   Compiling (apcc) md5_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/Work/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'hanggu' on host 'desktop-njn6fij' (Windows NT_amd64 version 6.2) on Mon Jul 17 20:42:27 +0800 2023
INFO: [HLS 200-10] In directory 'D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
In file included from D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_test.c:1:
D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_test.c:20:17: warning: passing 'BYTE [1]' to parameter of type 'const char *' converts between pointers to integer types with different sign [-Wpointer-sign]
md5_wrap(strlen(text1),text1,buf);
                ^~~~~
D:/Work/Xilinx/Vitis_HLS/2023.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:54:37: note: passing argument to parameter '_Str' here
  size_t __cdecl strlen(const char *_Str);
                                    ^
In file included from D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_test.c:1:
D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_test.c:23:17: warning: passing 'BYTE [4]' to parameter of type 'const char *' converts between pointers to integer types with different sign [-Wpointer-sign]
md5_wrap(strlen(text2),text2,buf);
                ^~~~~
D:/Work/Xilinx/Vitis_HLS/2023.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:54:37: note: passing argument to parameter '_Str' here
  size_t __cdecl strlen(const char *_Str);
                                    ^
In file included from D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_test.c:1:
D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_test.c:26:17: warning: passing 'BYTE [63]' to parameter of type 'const char *' converts between pointers to integer types with different sign [-Wpointer-sign]
md5_wrap(strlen(text3),text3,buf);
                ^~~~~
D:/Work/Xilinx/Vitis_HLS/2023.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:54:37: note: passing argument to parameter '_Str' here
  size_t __cdecl strlen(const char *_Str);
                                    ^
3 warnings generated.
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 0.46 seconds; peak allocated memory: 8.066 MB.
   Compiling apatb_md5_wrap_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
MD5 tests: SUCCEEDED

D:\USTC\2023_AMD-Xilinx_Summer_Camp\MD5-Accelerator\md5_hls_prj\solution1\sim\verilog>set PATH= 

D:\USTC\2023_AMD-Xilinx_Summer_Camp\MD5-Accelerator\md5_hls_prj\solution1\sim\verilog>call D:/Work/Xilinx/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_md5_wrap_top glbl -Oenable_linking_all_libraries  -prj md5_wrap.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s md5_wrap  
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Work/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_md5_wrap_top glbl -Oenable_linking_all_libraries -prj md5_wrap.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s md5_wrap 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_md5_wrap_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_ctx_data_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_ctx_data_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module md5_wrap_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_md5_final_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_md5_final_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_md5_final_1_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_md5_final_1_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_147_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_147_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_152_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_152_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_md5_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_md5_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.md5_wrap_ctx_data_RAM_AUTO_1R1W
Compiling module xil_defaultlib.md5_wrap_md5_transform
Compiling module xil_defaultlib.md5_wrap_flow_control_loop_pipe_...
Compiling module xil_defaultlib.md5_wrap_md5_wrap_Pipeline_VITIS...
Compiling module xil_defaultlib.md5_wrap_md5_final_1_Pipeline_VI...
Compiling module xil_defaultlib.md5_wrap_md5_final_1_Pipeline_3
Compiling module xil_defaultlib.md5_wrap_md5_final_1_Pipeline_VI...
Compiling module xil_defaultlib.md5_wrap_md5_final_1_Pipeline_VI...
Compiling module xil_defaultlib.md5_wrap_md5_final_1
Compiling module xil_defaultlib.md5_wrap_CTRL_s_axi
Compiling module xil_defaultlib.md5_wrap_control_s_axi
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_burst_conver...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_throttle(CON...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_write(CONSER...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi_read(C_USER_...
Compiling module xil_defaultlib.md5_wrap_gmem_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.md5_wrap
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=108)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_md5_wrap_top
Compiling module work.glbl
Built simulation snapshot md5_wrap

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/md5_wrap/xsim_script.tcl
# xsim {md5_wrap} -autoloadwcfg -tclbatch {md5_wrap.tcl}
Time resolution is 1 ps
source md5_wrap.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [n/a] @ "125000"
// RTL Simulation : 1 / 3 [n/a] @ "3005000"
// RTL Simulation : 2 / 3 [n/a] @ "9155000"
// RTL Simulation : 3 / 3 [n/a] @ "80425000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 80485 ns : File "D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/sim/verilog/md5_wrap.autotb.v" Line 530
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 17 20:42:41 2023...
MD5 tests: SUCCEEDED
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
