Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 29 16:05:08 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DC_timing_summary_routed.rpt -rpx DC_timing_summary_routed.rpx
| Design       : DC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[1]/L7/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/asrc1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/fset_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/iord_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 360 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -42.433   -31722.121                   1115                 1124        0.257        0.000                      0                 1124        4.500        0.000                       0                   563  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -42.433   -31722.121                   1115                 1124        0.257        0.000                      0                 1124        4.500        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1115  Failing Endpoints,  Worst Slack      -42.433ns,  Total Violation   -31722.120ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -42.433ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[7][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.293ns  (logic 16.524ns (31.599%)  route 35.769ns (68.401%))
  Logic Levels:           88  (CARRY4=14 LUT2=1 LUT3=13 LUT4=5 LUT5=20 LUT6=32 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          1.146    48.170    Ctrl/MC/temp_reg[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.124    48.294 r  Ctrl/MC/temp[9]_i_16/O
                         net (fo=1, routed)           0.411    48.706    Ctrl/MC/temp[9]_i_16_n_0
    SLICE_X15Y26         LUT5 (Prop_lut5_I0_O)        0.124    48.830 r  Ctrl/MC/temp[9]_i_13/O
                         net (fo=3, routed)           0.318    49.147    DP/Asrc2_mux/E_0[9]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124    49.271 r  DP/Asrc2_mux/temp[9]_i_7/O
                         net (fo=7, routed)           0.843    50.115    Ctrl/MC/t__0_8
    SLICE_X6Y34          LUT6 (Prop_lut6_I4_O)        0.124    50.239 r  Ctrl/MC/temp[11]_i_27/O
                         net (fo=1, routed)           0.000    50.239    Ctrl/States/temp_reg[11]_5[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.772 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.772    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.889 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.889    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    51.212 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.584    51.796    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    52.652 r  Ctrl/MC/temp_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.652    Ctrl/MC/temp_reg[19]_i_16_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.874 r  Ctrl/MC/temp_reg[23]_i_8/O[0]
                         net (fo=1, routed)           0.447    53.321    Ctrl/Acontrol/data5[20]
    SLICE_X7Y40          LUT6 (Prop_lut6_I3_O)        0.299    53.620 r  Ctrl/Acontrol/temp[20]_i_5/O
                         net (fo=1, routed)           0.760    54.379    Ctrl/Acontrol/temp[20]_i_5_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.503 r  Ctrl/Acontrol/temp[20]_i_1/O
                         net (fo=3, routed)           0.476    54.980    Ctrl/States/temp_reg[31]_5[19]
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124    55.104 r  Ctrl/States/registers[0][20]_i_3/O
                         net (fo=2, routed)           0.670    55.774    DP/M2r_mux/RES[20]
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.124    55.898 r  DP/M2r_mux/registers[0][20]_i_2/O
                         net (fo=1, routed)           0.566    56.464    DP/M2r_mux/registers[0][20]_i_2_n_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.124    56.588 r  DP/M2r_mux/registers[0][20]_i_1/O
                         net (fo=16, routed)          0.794    57.382    DP/Reg/wr_data[20]
    SLICE_X13Y46         FDRE                                         r  DP/Reg/registers_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.450    14.791    DP/Reg/CLK
    SLICE_X13Y46         FDRE                                         r  DP/Reg/registers_reg[7][20]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)       -0.081    14.949    DP/Reg/registers_reg[7][20]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -57.382    
  -------------------------------------------------------------------
                         slack                                -42.433    

Slack (VIOLATED) :        -42.380ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[11][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.307ns  (logic 16.686ns (31.900%)  route 35.621ns (68.100%))
  Logic Levels:           88  (CARRY4=13 LUT2=1 LUT3=12 LUT4=5 LUT5=20 LUT6=34 MUXF7=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          1.129    48.153    Ctrl/MC/temp_reg[1]
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.118    48.271 r  Ctrl/MC/temp[19]_i_67/O
                         net (fo=1, routed)           0.433    48.705    DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.326    49.031 f  DP/E_write/temp[19]_i_57/O
                         net (fo=1, routed)           0.646    49.677    Ctrl/States/FSM_sequential_state_reg[1]_14
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124    49.801 r  Ctrl/States/temp[19]_i_18/O
                         net (fo=3, routed)           0.363    50.164    DP/Asrc2_mux/E_0[19]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.288 r  DP/Asrc2_mux/temp[19]_i_13/O
                         net (fo=7, routed)           0.623    50.912    Ctrl/MC/FSM_sequential_state_reg[0]_100
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    51.036 r  Ctrl/MC/temp[19]_i_20/O
                         net (fo=1, routed)           0.000    51.036    Ctrl/States/temp_reg[19]_0[3]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.412 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.412    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    51.735 r  Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.502    52.237    Ctrl/MC/temp_reg[23]_7[1]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    53.093 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.093    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.427 r  Ctrl/MC/temp_reg[26]_i_8/O[1]
                         net (fo=1, routed)           0.571    53.998    Ctrl/Acontrol/data5[25]
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.303    54.301 r  Ctrl/Acontrol/temp[25]_i_4/O
                         net (fo=1, routed)           0.635    54.936    Ctrl/Acontrol/temp[25]_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124    55.060 r  Ctrl/Acontrol/temp[25]_i_1/O
                         net (fo=3, routed)           0.650    55.710    Ctrl/States/temp_reg[31]_5[24]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124    55.834 f  Ctrl/States/registers[0][25]_i_2/O
                         net (fo=2, routed)           0.389    56.224    Ctrl/States/registers[0][25]_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    56.348 f  Ctrl/States/registers[0][25]_i_3/O
                         net (fo=2, routed)           0.170    56.518    Ctrl/States/registers[0][25]_i_3_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I1_O)        0.124    56.642 r  Ctrl/States/registers[0][25]_i_1/O
                         net (fo=16, routed)          0.755    57.396    DP/Reg/wr_data[25]
    SLICE_X4Y43          FDRE                                         r  DP/Reg/registers_reg[11][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.517    14.858    DP/Reg/CLK
    SLICE_X4Y43          FDRE                                         r  DP/Reg/registers_reg[11][25]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)       -0.067    15.016    DP/Reg/registers_reg[11][25]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -57.396    
  -------------------------------------------------------------------
                         slack                                -42.380    

Slack (VIOLATED) :        -42.378ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[8][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.210ns  (logic 16.505ns (31.613%)  route 35.705ns (68.387%))
  Logic Levels:           87  (CARRY4=13 LUT2=1 LUT3=13 LUT4=5 LUT5=20 LUT6=32 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          1.146    48.170    Ctrl/MC/temp_reg[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.124    48.294 r  Ctrl/MC/temp[9]_i_16/O
                         net (fo=1, routed)           0.411    48.706    Ctrl/MC/temp[9]_i_16_n_0
    SLICE_X15Y26         LUT5 (Prop_lut5_I0_O)        0.124    48.830 r  Ctrl/MC/temp[9]_i_13/O
                         net (fo=3, routed)           0.318    49.147    DP/Asrc2_mux/E_0[9]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124    49.271 r  DP/Asrc2_mux/temp[9]_i_7/O
                         net (fo=7, routed)           0.843    50.115    Ctrl/MC/t__0_8
    SLICE_X6Y34          LUT6 (Prop_lut6_I4_O)        0.124    50.239 r  Ctrl/MC/temp[11]_i_27/O
                         net (fo=1, routed)           0.000    50.239    Ctrl/States/temp_reg[11]_5[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.772 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.772    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    51.095 r  Ctrl/States/temp_reg[15]_i_9/O[1]
                         net (fo=3, routed)           0.502    51.597    Ctrl/MC/temp_reg[15]_4[1]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    52.453 r  Ctrl/MC/temp_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.453    Ctrl/MC/temp_reg[15]_i_8_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    52.766 r  Ctrl/MC/temp_reg[19]_i_16/O[3]
                         net (fo=1, routed)           0.800    53.566    Ctrl/Acontrol/data5[19]
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.306    53.872 r  Ctrl/Acontrol/temp[19]_i_5/O
                         net (fo=1, routed)           0.295    54.167    Ctrl/Acontrol/temp[19]_i_5_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I5_O)        0.124    54.291 r  Ctrl/Acontrol/temp[19]_i_1/O
                         net (fo=3, routed)           0.659    54.951    Ctrl/States/temp_reg[31]_5[18]
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124    55.075 r  Ctrl/States/registers[0][19]_i_3/O
                         net (fo=2, routed)           0.172    55.247    DP/M2r_mux/RES[19]
    SLICE_X12Y40         LUT6 (Prop_lut6_I0_O)        0.124    55.371 r  DP/M2r_mux/registers[0][19]_i_2/O
                         net (fo=1, routed)           0.483    55.854    DP/M2r_mux/registers[0][19]_i_2_n_0
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.124    55.978 r  DP/M2r_mux/registers[0][19]_i_1/O
                         net (fo=16, routed)          1.321    57.299    DP/Reg/wr_data[19]
    SLICE_X13Y44         FDRE                                         r  DP/Reg/registers_reg[8][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.450    14.791    DP/Reg/CLK
    SLICE_X13Y44         FDRE                                         r  DP/Reg/registers_reg[8][19]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)       -0.109    14.921    DP/Reg/registers_reg[8][19]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -57.299    
  -------------------------------------------------------------------
                         slack                                -42.378    

Slack (VIOLATED) :        -42.378ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[7][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.316ns  (logic 16.854ns (32.216%)  route 35.462ns (67.784%))
  Logic Levels:           90  (CARRY4=14 LUT2=1 LUT3=13 LUT4=5 LUT5=19 LUT6=34 MUXF7=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          1.129    48.153    Ctrl/MC/temp_reg[1]
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.118    48.271 r  Ctrl/MC/temp[19]_i_67/O
                         net (fo=1, routed)           0.433    48.705    DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.326    49.031 f  DP/E_write/temp[19]_i_57/O
                         net (fo=1, routed)           0.646    49.677    Ctrl/States/FSM_sequential_state_reg[1]_14
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124    49.801 r  Ctrl/States/temp[19]_i_18/O
                         net (fo=3, routed)           0.363    50.164    DP/Asrc2_mux/E_0[19]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.288 r  DP/Asrc2_mux/temp[19]_i_13/O
                         net (fo=7, routed)           0.623    50.912    Ctrl/MC/FSM_sequential_state_reg[0]_100
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    51.036 r  Ctrl/MC/temp[19]_i_20/O
                         net (fo=1, routed)           0.000    51.036    Ctrl/States/temp_reg[19]_0[3]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.412 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.412    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.529 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.529    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.646 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.646    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.865 r  Ctrl/States/temp_reg[31]_i_10/O[0]
                         net (fo=3, routed)           0.786    52.650    Ctrl/MC/temp_reg[30]_0[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.842    53.492 r  Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.449    53.941    Ctrl/Acontrol/data5[30]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.302    54.243 r  Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.165    54.408    Ctrl/Acontrol/temp[30]_i_7_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124    54.532 r  Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    54.532    Ctrl/Acontrol/temp[30]_i_3_n_0
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I1_O)      0.214    54.746 r  Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.413    55.159    Ctrl/States/temp_reg[31]_5[29]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.297    55.456 r  Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.412    55.868    DP/M2r_mux/RES[27]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    55.992 f  DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.423    56.415    DP/M2r_mux/registers[0][30]_i_2_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124    56.539 r  DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.866    57.405    DP/Reg/wr_data[30]
    SLICE_X0Y44          FDRE                                         r  DP/Reg/registers_reg[7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.519    14.860    DP/Reg/CLK
    SLICE_X0Y44          FDRE                                         r  DP/Reg/registers_reg[7][30]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.058    15.027    DP/Reg/registers_reg[7][30]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -57.405    
  -------------------------------------------------------------------
                         slack                                -42.378    

Slack (VIOLATED) :        -42.371ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.023ns  (logic 16.114ns (30.975%)  route 35.909ns (69.025%))
  Logic Levels:           86  (CARRY4=12 LUT2=1 LUT3=13 LUT4=5 LUT5=20 LUT6=32 MUXF7=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          0.880    47.905    Ctrl/MC/temp_reg[1]
    SLICE_X11Y34         LUT5 (Prop_lut5_I3_O)        0.124    48.029 r  Ctrl/MC/temp[5]_i_13/O
                         net (fo=1, routed)           0.434    48.463    Ctrl/MC/temp[5]_i_13_n_0
    SLICE_X11Y31         LUT5 (Prop_lut5_I2_O)        0.124    48.587 r  Ctrl/MC/temp[5]_i_10/O
                         net (fo=2, routed)           0.164    48.751    DP/Asrc2_mux/E_0[5]
    SLICE_X11Y31         LUT6 (Prop_lut6_I5_O)        0.124    48.875 r  DP/Asrc2_mux/temp[5]_i_7/O
                         net (fo=8, routed)           0.905    49.780    Ctrl/MC/t__0_11
    SLICE_X6Y33          LUT6 (Prop_lut6_I4_O)        0.124    49.904 r  Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    49.904    Ctrl/States/temp_reg[7]_6[1]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    50.482 r  Ctrl/States/temp_reg[7]_i_9/O[2]
                         net (fo=3, routed)           0.482    50.964    Ctrl/MC/temp_reg[7]_2[2]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    51.663 r  Ctrl/MC/temp_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.663    Ctrl/MC/temp_reg[7]_i_8_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.997 r  Ctrl/MC/temp_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.819    52.816    Ctrl/Acontrol/data5[9]
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.303    53.119 r  Ctrl/Acontrol/temp[9]_i_2/O
                         net (fo=1, routed)           0.264    53.383    Ctrl/Acontrol/temp[9]_i_2_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124    53.507 r  Ctrl/Acontrol/temp[9]_i_1/O
                         net (fo=3, routed)           0.716    54.223    Ctrl/States/temp_reg[31]_5[8]
    SLICE_X12Y41         LUT6 (Prop_lut6_I5_O)        0.124    54.347 r  Ctrl/States/registers[0][9]_i_3/O
                         net (fo=2, routed)           0.429    54.776    DP/M2r_mux/RES[9]
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.124    54.900 r  DP/M2r_mux/registers[0][9]_i_2/O
                         net (fo=1, routed)           0.973    55.873    DP/M2r_mux/registers[0][9]_i_2_n_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.150    56.023 r  DP/M2r_mux/registers[0][9]_i_1/O
                         net (fo=17, routed)          1.089    57.112    DP/Reg/wr_data[9]
    SLICE_X11Y35         FDRE                                         r  DP/Reg/registers_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.446    14.787    DP/Reg/CLK
    SLICE_X11Y35         FDRE                                         r  DP/Reg/registers_reg[8][9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)       -0.271    14.741    DP/Reg/registers_reg[8][9]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -57.112    
  -------------------------------------------------------------------
                         slack                                -42.371    

Slack (VIOLATED) :        -42.366ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[14][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.278ns  (logic 16.686ns (31.918%)  route 35.592ns (68.082%))
  Logic Levels:           88  (CARRY4=13 LUT2=1 LUT3=12 LUT4=5 LUT5=20 LUT6=34 MUXF7=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          1.129    48.153    Ctrl/MC/temp_reg[1]
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.118    48.271 r  Ctrl/MC/temp[19]_i_67/O
                         net (fo=1, routed)           0.433    48.705    DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.326    49.031 f  DP/E_write/temp[19]_i_57/O
                         net (fo=1, routed)           0.646    49.677    Ctrl/States/FSM_sequential_state_reg[1]_14
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124    49.801 r  Ctrl/States/temp[19]_i_18/O
                         net (fo=3, routed)           0.363    50.164    DP/Asrc2_mux/E_0[19]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.288 r  DP/Asrc2_mux/temp[19]_i_13/O
                         net (fo=7, routed)           0.623    50.912    Ctrl/MC/FSM_sequential_state_reg[0]_100
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    51.036 r  Ctrl/MC/temp[19]_i_20/O
                         net (fo=1, routed)           0.000    51.036    Ctrl/States/temp_reg[19]_0[3]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.412 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.412    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    51.735 r  Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.502    52.237    Ctrl/MC/temp_reg[23]_7[1]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    53.093 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.093    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.427 r  Ctrl/MC/temp_reg[26]_i_8/O[1]
                         net (fo=1, routed)           0.571    53.998    Ctrl/Acontrol/data5[25]
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.303    54.301 r  Ctrl/Acontrol/temp[25]_i_4/O
                         net (fo=1, routed)           0.635    54.936    Ctrl/Acontrol/temp[25]_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124    55.060 r  Ctrl/Acontrol/temp[25]_i_1/O
                         net (fo=3, routed)           0.650    55.710    Ctrl/States/temp_reg[31]_5[24]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124    55.834 f  Ctrl/States/registers[0][25]_i_2/O
                         net (fo=2, routed)           0.389    56.224    Ctrl/States/registers[0][25]_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    56.348 f  Ctrl/States/registers[0][25]_i_3/O
                         net (fo=2, routed)           0.170    56.518    Ctrl/States/registers[0][25]_i_3_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I1_O)        0.124    56.642 r  Ctrl/States/registers[0][25]_i_1/O
                         net (fo=16, routed)          0.726    57.368    DP/Reg/wr_data[25]
    SLICE_X3Y40          FDRE                                         r  DP/Reg/registers_reg[14][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.517    14.858    DP/Reg/CLK
    SLICE_X3Y40          FDRE                                         r  DP/Reg/registers_reg[14][25]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)       -0.081    15.002    DP/Reg/registers_reg[14][25]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -57.368    
  -------------------------------------------------------------------
                         slack                                -42.366    

Slack (VIOLATED) :        -42.365ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.318ns  (logic 16.854ns (32.215%)  route 35.463ns (67.785%))
  Logic Levels:           90  (CARRY4=14 LUT2=1 LUT3=13 LUT4=5 LUT5=19 LUT6=34 MUXF7=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          1.129    48.153    Ctrl/MC/temp_reg[1]
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.118    48.271 r  Ctrl/MC/temp[19]_i_67/O
                         net (fo=1, routed)           0.433    48.705    DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.326    49.031 f  DP/E_write/temp[19]_i_57/O
                         net (fo=1, routed)           0.646    49.677    Ctrl/States/FSM_sequential_state_reg[1]_14
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124    49.801 r  Ctrl/States/temp[19]_i_18/O
                         net (fo=3, routed)           0.363    50.164    DP/Asrc2_mux/E_0[19]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.288 r  DP/Asrc2_mux/temp[19]_i_13/O
                         net (fo=7, routed)           0.623    50.912    Ctrl/MC/FSM_sequential_state_reg[0]_100
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    51.036 r  Ctrl/MC/temp[19]_i_20/O
                         net (fo=1, routed)           0.000    51.036    Ctrl/States/temp_reg[19]_0[3]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.412 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.412    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.529 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.529    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.646 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.646    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.865 r  Ctrl/States/temp_reg[31]_i_10/O[0]
                         net (fo=3, routed)           0.786    52.650    Ctrl/MC/temp_reg[30]_0[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.842    53.492 r  Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.449    53.941    Ctrl/Acontrol/data5[30]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.302    54.243 r  Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.165    54.408    Ctrl/Acontrol/temp[30]_i_7_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124    54.532 r  Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    54.532    Ctrl/Acontrol/temp[30]_i_3_n_0
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I1_O)      0.214    54.746 r  Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.413    55.159    Ctrl/States/temp_reg[31]_5[29]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.297    55.456 r  Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.412    55.868    DP/M2r_mux/RES[27]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    55.992 f  DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.423    56.415    DP/M2r_mux/registers[0][30]_i_2_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124    56.539 r  DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.868    57.407    DP/Reg/wr_data[30]
    SLICE_X3Y44          FDRE                                         r  DP/Reg/registers_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.519    14.860    DP/Reg/CLK
    SLICE_X3Y44          FDRE                                         r  DP/Reg/registers_reg[1][30]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)       -0.043    15.042    DP/Reg/registers_reg[1][30]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -57.407    
  -------------------------------------------------------------------
                         slack                                -42.365    

Slack (VIOLATED) :        -42.346ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.279ns  (logic 17.074ns (32.660%)  route 35.205ns (67.340%))
  Logic Levels:           90  (CARRY4=14 LUT2=1 LUT3=13 LUT4=5 LUT5=19 LUT6=34 MUXF7=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          1.129    48.153    Ctrl/MC/temp_reg[1]
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.118    48.271 r  Ctrl/MC/temp[19]_i_67/O
                         net (fo=1, routed)           0.433    48.705    DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.326    49.031 f  DP/E_write/temp[19]_i_57/O
                         net (fo=1, routed)           0.646    49.677    Ctrl/States/FSM_sequential_state_reg[1]_14
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124    49.801 r  Ctrl/States/temp[19]_i_18/O
                         net (fo=3, routed)           0.363    50.164    DP/Asrc2_mux/E_0[19]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.288 r  DP/Asrc2_mux/temp[19]_i_13/O
                         net (fo=7, routed)           0.623    50.912    Ctrl/MC/FSM_sequential_state_reg[0]_100
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    51.036 r  Ctrl/MC/temp[19]_i_20/O
                         net (fo=1, routed)           0.000    51.036    Ctrl/States/temp_reg[19]_0[3]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.412 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.412    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.529 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.529    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    51.852 r  Ctrl/States/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.518    52.370    Ctrl/MC/temp_reg[27]_2[1]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    53.226 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.226    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.448 r  Ctrl/MC/temp_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.455    53.903    Ctrl/Acontrol/data5[28]
    SLICE_X6Y41          LUT6 (Prop_lut6_I3_O)        0.299    54.202 r  Ctrl/Acontrol/temp[28]_i_7/O
                         net (fo=1, routed)           0.165    54.367    Ctrl/Acontrol/temp[28]_i_7_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124    54.491 r  Ctrl/Acontrol/temp[28]_i_3/O
                         net (fo=2, routed)           0.000    54.491    Ctrl/Acontrol/temp[28]_i_3_n_0
    SLICE_X6Y41          MUXF7 (Prop_muxf7_I1_O)      0.214    54.705 r  Ctrl/Acontrol/temp_reg[28]_i_1/O
                         net (fo=2, routed)           0.311    55.016    Ctrl/States/temp_reg[31]_5[27]
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.297    55.313 r  Ctrl/States/registers[0][28]_i_3/O
                         net (fo=2, routed)           0.464    55.777    DP/M2r_mux/RES[25]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    55.901 r  DP/M2r_mux/registers[0][28]_i_2/O
                         net (fo=1, routed)           0.575    56.476    DP/M2r_mux/registers[0][28]_i_2_n_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.124    56.600 r  DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.768    57.368    DP/Reg/wr_data[28]
    SLICE_X7Y44          FDRE                                         r  DP/Reg/registers_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.517    14.858    DP/Reg/CLK
    SLICE_X7Y44          FDRE                                         r  DP/Reg/registers_reg[1][28]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)       -0.061    15.022    DP/Reg/registers_reg[1][28]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -57.368    
  -------------------------------------------------------------------
                         slack                                -42.346    

Slack (VIOLATED) :        -42.344ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[10][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.237ns  (logic 16.524ns (31.633%)  route 35.713ns (68.367%))
  Logic Levels:           88  (CARRY4=14 LUT2=1 LUT3=13 LUT4=5 LUT5=20 LUT6=32 MUXF7=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          1.146    48.170    Ctrl/MC/temp_reg[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.124    48.294 r  Ctrl/MC/temp[9]_i_16/O
                         net (fo=1, routed)           0.411    48.706    Ctrl/MC/temp[9]_i_16_n_0
    SLICE_X15Y26         LUT5 (Prop_lut5_I0_O)        0.124    48.830 r  Ctrl/MC/temp[9]_i_13/O
                         net (fo=3, routed)           0.318    49.147    DP/Asrc2_mux/E_0[9]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124    49.271 r  DP/Asrc2_mux/temp[9]_i_7/O
                         net (fo=7, routed)           0.843    50.115    Ctrl/MC/t__0_8
    SLICE_X6Y34          LUT6 (Prop_lut6_I4_O)        0.124    50.239 r  Ctrl/MC/temp[11]_i_27/O
                         net (fo=1, routed)           0.000    50.239    Ctrl/States/temp_reg[11]_5[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.772 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.772    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.889 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.889    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    51.212 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.584    51.796    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    52.652 r  Ctrl/MC/temp_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.652    Ctrl/MC/temp_reg[19]_i_16_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.874 r  Ctrl/MC/temp_reg[23]_i_8/O[0]
                         net (fo=1, routed)           0.447    53.321    Ctrl/Acontrol/data5[20]
    SLICE_X7Y40          LUT6 (Prop_lut6_I3_O)        0.299    53.620 r  Ctrl/Acontrol/temp[20]_i_5/O
                         net (fo=1, routed)           0.760    54.379    Ctrl/Acontrol/temp[20]_i_5_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.503 r  Ctrl/Acontrol/temp[20]_i_1/O
                         net (fo=3, routed)           0.476    54.980    Ctrl/States/temp_reg[31]_5[19]
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124    55.104 r  Ctrl/States/registers[0][20]_i_3/O
                         net (fo=2, routed)           0.670    55.774    DP/M2r_mux/RES[20]
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.124    55.898 r  DP/M2r_mux/registers[0][20]_i_2/O
                         net (fo=1, routed)           0.566    56.464    DP/M2r_mux/registers[0][20]_i_2_n_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.124    56.588 r  DP/M2r_mux/registers[0][20]_i_1/O
                         net (fo=16, routed)          0.738    57.327    DP/Reg/wr_data[20]
    SLICE_X12Y40         FDRE                                         r  DP/Reg/registers_reg[10][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.448    14.789    DP/Reg/CLK
    SLICE_X12Y40         FDRE                                         r  DP/Reg/registers_reg[10][20]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)       -0.045    14.983    DP/Reg/registers_reg[10][20]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -57.326    
  -------------------------------------------------------------------
                         slack                                -42.344    

Slack (VIOLATED) :        -42.339ns  (required time - arrival time)
  Source:                 DP/Reg/registers_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[13][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.277ns  (logic 16.686ns (31.919%)  route 35.591ns (68.081%))
  Logic Levels:           88  (CARRY4=13 LUT2=1 LUT3=12 LUT4=5 LUT5=20 LUT6=34 MUXF7=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.089    DP/Reg/CLK
    SLICE_X12Y41         FDRE                                         r  DP/Reg/registers_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  DP/Reg/registers_reg[11][9]/Q
                         net (fo=2, routed)           1.454     7.061    DP/Reg/registers_reg[11]_4[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.185 r  DP/Reg/temp[9]_i_27/O
                         net (fo=1, routed)           0.000     7.185    DP/Reg/temp[9]_i_27_n_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     7.399 r  DP/Reg/temp_reg[9]_i_19/O
                         net (fo=1, routed)           0.452     7.851    DP/A_write/FSM_sequential_state_reg[2]_23
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.297     8.148 f  DP/A_write/temp[9]_i_15/O
                         net (fo=1, routed)           0.457     8.605    Ctrl/States/FSM_sequential_state_reg[2]_25
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.729 r  Ctrl/States/temp[9]_i_11/O
                         net (fo=10, routed)          0.184     8.913    DP/Asrc1_mux/A[9]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.037 r  DP/Asrc1_mux/temp[11]_i_43/O
                         net (fo=1, routed)           0.354     9.391    Ctrl/States/temp_reg[11]_6[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.898 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.898    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.012    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  Ctrl/States/temp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.126    Ctrl/States/temp_reg[19]_i_15_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.240    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.354    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.667 r  Ctrl/States/temp_reg[31]_i_17/O[3]
                         net (fo=1, routed)           0.580    11.247    Ctrl/Acontrol/data6[31]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.306    11.553 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.306    11.859    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    11.983    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.200 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.761    12.961    Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.299    13.260 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.426    13.686    DP/F_write/C_new
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.810 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.622    14.432    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  Ctrl/MC/temp[3]_i_35/O
                         net (fo=1, routed)           0.000    14.556    Ctrl/MC/temp[3]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.162 f  Ctrl/MC/temp_reg[3]_i_8/O[3]
                         net (fo=1, routed)           0.450    15.611    Ctrl/Acontrol/data5[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.306    15.917 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.159    16.076    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    16.200 f  Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.300    16.500    Ctrl/States/temp_reg[31]_5[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.624 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.459    17.083    Ctrl/States/RES[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.124    17.207 f  Ctrl/States/inscd_reg[2]_i_13/O
                         net (fo=8, routed)           0.433    17.640    Ctrl/States/registers_reg[0][0]_3
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.124    17.764 r  Ctrl/States/registers[0][31]_i_23/O
                         net (fo=6, routed)           0.276    18.040    Ctrl/States/DP/dout[12]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124    18.164 r  Ctrl/States/temp[1]_i_9/O
                         net (fo=9, routed)           0.314    18.478    Ctrl/States/temp_reg[1]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124    18.602 r  Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    18.602    Ctrl/States/temp[3]_i_46_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.954 r  Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.305    19.259    Ctrl/MC/O[2]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.306    19.565 r  Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.590    20.155    Ctrl/MC/alu_in2[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.279 r  Ctrl/MC/temp[7]_i_39/O
                         net (fo=1, routed)           0.000    20.279    Ctrl/States/temp_reg[7]_6[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.887 f  Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.632    21.519    Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.307    21.826 f  Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.439    22.264    Ctrl/Acontrol/temp[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    22.388 f  Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.166    22.554    Ctrl/States/temp_reg[31]_5[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    22.678 f  Ctrl/States/registers[0][7]_i_3/O
                         net (fo=3, routed)           0.457    23.135    DP/MEM/RES[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    23.259 r  DP/MEM/op_reg[2]_i_4/O
                         net (fo=1, routed)           0.427    23.686    DP/PC_write/temp_reg[7]_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.124    23.810 r  DP/PC_write/op_reg[2]_i_3/O
                         net (fo=19, routed)          0.204    24.014    DP/PC_write/registers_reg[0][0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124    24.138 r  DP/PC_write/registers[0][31]_i_9/O
                         net (fo=130, routed)         0.835    24.972    DP/Reg/temp_reg[8]_2
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.124    25.097 f  DP/Reg/temp[2]_i_17/O
                         net (fo=1, routed)           0.619    25.715    DP/A_write/registers_reg[6][2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    25.839 r  DP/A_write/temp[2]_i_12/O
                         net (fo=1, routed)           0.151    25.990    Ctrl/States/FSM_sequential_state_reg[2]_32
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.124    26.114 f  Ctrl/States/temp[2]_i_9/O
                         net (fo=10, routed)          0.445    26.559    Ctrl/Acontrol/FSM_sequential_state_reg[1]_4
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.124    26.683 f  Ctrl/Acontrol/temp[2]_i_6/O
                         net (fo=1, routed)           0.403    27.086    Ctrl/Acontrol/temp[2]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    27.210 f  Ctrl/Acontrol/temp[2]_i_3/O
                         net (fo=1, routed)           0.495    27.705    Ctrl/Acontrol/temp[2]_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124    27.829 f  Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.422    28.252    Ctrl/States/temp_reg[31]_5[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    28.376 f  Ctrl/States/registers[0][2]_i_4/O
                         net (fo=3, routed)           0.459    28.835    Ctrl/States/RES[2]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.124    28.959 f  Ctrl/States/registers[0][31]_i_19/O
                         net (fo=9, routed)           0.416    29.375    DP/IR_write/mem_in1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124    29.499 f  DP/IR_write/temp[3]_i_64/O
                         net (fo=2, routed)           0.307    29.806    Ctrl/States/FSM_sequential_state_reg[2]_2
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    29.930 f  Ctrl/States/temp[0]_i_11/O
                         net (fo=9, routed)           0.636    30.566    Ctrl/MC/FSM_sequential_state_reg[2]_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.690 r  Ctrl/MC/Rsrc2_mux/t_i_265/O
                         net (fo=128, routed)         0.226    30.916    DP/Reg/FSM_sequential_state_reg[2]_1[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124    31.040 f  DP/Reg/t_i_263/O
                         net (fo=1, routed)           0.000    31.040    DP/Reg/t_i_263_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    31.257 f  DP/Reg/t_i_132/O
                         net (fo=1, routed)           0.598    31.855    DP/IR_write/registers_reg[11][0]_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.299    32.154 f  DP/IR_write/t_i_65/O
                         net (fo=2, routed)           0.310    32.464    Ctrl/States/rd2_outt[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.124    32.588 f  Ctrl/States/t__0_i_17/O
                         net (fo=8, routed)           0.349    32.937    Ctrl/States/B[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.061 f  Ctrl/States/i__i_20/O
                         net (fo=7, routed)           0.511    33.572    Ctrl/MC/FSM_sequential_state_reg[2]_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.124    33.696 f  Ctrl/MC/temp[3]_i_71/O
                         net (fo=2, routed)           0.163    33.859    Ctrl/MC/temp[3]_i_71_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124    33.983 f  Ctrl/MC/temp[3]_i_61/O
                         net (fo=1, routed)           0.154    34.137    Ctrl/MC/temp[3]_i_61_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    34.261 f  Ctrl/MC/temp[3]_i_43/O
                         net (fo=3, routed)           0.445    34.706    Ctrl/MC/E_0[2]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.124    34.830 f  Ctrl/MC/i__i_15/O
                         net (fo=105, routed)         0.398    35.228    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124    35.352 r  Ctrl/MC/temp[2]_i_21/O
                         net (fo=2, routed)           0.275    35.627    Ctrl/MC/temp[2]_i_21_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I3_O)        0.124    35.751 r  Ctrl/MC/temp[2]_i_13/O
                         net (fo=1, routed)           0.312    36.062    Ctrl/MC/temp[2]_i_13_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.124    36.186 r  Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.187    36.373    Ctrl/MC/E_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    36.497 r  Ctrl/MC/i__i_19/O
                         net (fo=97, routed)          0.968    37.466    Ctrl/MC/shifter_in2[1]
    SLICE_X15Y32         LUT6 (Prop_lut6_I2_O)        0.124    37.590 f  Ctrl/MC/i__i_24/O
                         net (fo=3, routed)           0.654    38.244    Ctrl/MC/i__i_24_n_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.124    38.368 f  Ctrl/MC/i__i_13/O
                         net (fo=2, routed)           0.433    38.800    Ctrl/MC/i__i_13_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    38.924 f  Ctrl/MC/i__i_6/O
                         net (fo=1, routed)           0.402    39.327    Ctrl/MC/i__i_6_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    39.451 f  Ctrl/MC/i__i_3/O
                         net (fo=4, routed)           0.296    39.747    Ctrl/MC/E_0[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.124    39.871 f  Ctrl/MC/Sscr2_mux//i_/O
                         net (fo=98, routed)          0.657    40.528    Ctrl/MC/shifter_in2[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124    40.652 r  Ctrl/MC/temp[0]_i_17/O
                         net (fo=2, routed)           0.514    41.166    DP/E_write/FSM_sequential_state_reg[0]_29
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124    41.290 f  DP/E_write/temp[0]_i_13/O
                         net (fo=1, routed)           0.285    41.575    Ctrl/States/FSM_sequential_state_reg[1]_18
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.699 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.316    42.015    Ctrl/MC/FSM_sequential_state_reg[0]_7
    SLICE_X15Y34         LUT4 (Prop_lut4_I0_O)        0.124    42.139 r  Ctrl/MC/i__i_43/O
                         net (fo=78, routed)          0.735    42.874    Ctrl/States/FSM_sequential_state_reg[0]_2
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.150    43.024 r  Ctrl/States/temp[30]_i_42/O
                         net (fo=4, routed)           1.156    44.179    Ctrl/States/temp[30]_i_42_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.332    44.511 r  Ctrl/States/temp[28]_i_32/O
                         net (fo=2, routed)           0.532    45.043    Ctrl/States/temp[28]_i_32_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.124    45.167 r  Ctrl/States/i__i_53/O
                         net (fo=3, routed)           0.647    45.814    Ctrl/States/i__i_53_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    45.938 r  Ctrl/States/i__i_45/O
                         net (fo=1, routed)           0.312    46.250    Ctrl/States/i__i_45_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Ctrl/States/i__i_21/O
                         net (fo=3, routed)           0.526    46.900    Ctrl/MC/FSM_sequential_state_reg[1]_26[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.124    47.024 r  Ctrl/MC/i__i_11/O
                         net (fo=75, routed)          1.129    48.153    Ctrl/MC/temp_reg[1]
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.118    48.271 r  Ctrl/MC/temp[19]_i_67/O
                         net (fo=1, routed)           0.433    48.705    DP/E_write/FSM_sequential_state_reg[0]_21
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.326    49.031 f  DP/E_write/temp[19]_i_57/O
                         net (fo=1, routed)           0.646    49.677    Ctrl/States/FSM_sequential_state_reg[1]_14
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124    49.801 r  Ctrl/States/temp[19]_i_18/O
                         net (fo=3, routed)           0.363    50.164    DP/Asrc2_mux/E_0[19]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.288 r  DP/Asrc2_mux/temp[19]_i_13/O
                         net (fo=7, routed)           0.623    50.912    Ctrl/MC/FSM_sequential_state_reg[0]_100
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    51.036 r  Ctrl/MC/temp[19]_i_20/O
                         net (fo=1, routed)           0.000    51.036    Ctrl/States/temp_reg[19]_0[3]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.412 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.412    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    51.735 r  Ctrl/States/temp_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.502    52.237    Ctrl/MC/temp_reg[23]_7[1]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    53.093 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.093    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.427 r  Ctrl/MC/temp_reg[26]_i_8/O[1]
                         net (fo=1, routed)           0.571    53.998    Ctrl/Acontrol/data5[25]
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.303    54.301 r  Ctrl/Acontrol/temp[25]_i_4/O
                         net (fo=1, routed)           0.635    54.936    Ctrl/Acontrol/temp[25]_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124    55.060 r  Ctrl/Acontrol/temp[25]_i_1/O
                         net (fo=3, routed)           0.650    55.710    Ctrl/States/temp_reg[31]_5[24]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124    55.834 f  Ctrl/States/registers[0][25]_i_2/O
                         net (fo=2, routed)           0.389    56.224    Ctrl/States/registers[0][25]_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    56.348 f  Ctrl/States/registers[0][25]_i_3/O
                         net (fo=2, routed)           0.170    56.518    Ctrl/States/registers[0][25]_i_3_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I1_O)        0.124    56.642 r  Ctrl/States/registers[0][25]_i_1/O
                         net (fo=16, routed)          0.724    57.366    DP/Reg/wr_data[25]
    SLICE_X0Y43          FDRE                                         r  DP/Reg/registers_reg[13][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.519    14.860    DP/Reg/CLK
    SLICE_X0Y43          FDRE                                         r  DP/Reg/registers_reg[13][25]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)       -0.058    15.027    DP/Reg/registers_reg[13][25]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -57.366    
  -------------------------------------------------------------------
                         slack                                -42.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.322%)  route 0.199ns (51.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.565     1.448    DP/PC_write/CLK
    SLICE_X11Y41         FDCE                                         r  DP/PC_write/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  DP/PC_write/temp_reg[26]/Q
                         net (fo=10, routed)          0.199     1.788    DP/M2r_mux/Q[23]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  DP/M2r_mux/registers[0][26]_i_1/O
                         net (fo=16, routed)          0.000     1.833    DP/Reg/wr_data[26]
    SLICE_X13Y40         FDRE                                         r  DP/Reg/registers_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     1.962    DP/Reg/CLK
    SLICE_X13Y40         FDRE                                         r  DP/Reg/registers_reg[0][26]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.092     1.576    DP/Reg/registers_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.713%)  route 0.229ns (52.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.591     1.474    Ctrl/States/CLK
    SLICE_X2Y36          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  Ctrl/States/FSM_sequential_state_reg[3]/Q
                         net (fo=207, routed)         0.229     1.867    Ctrl/States/out[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  Ctrl/States/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    Ctrl/States/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.862     1.989    Ctrl/States/CLK
    SLICE_X2Y37          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121     1.611    Ctrl/States/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.056%)  route 0.235ns (52.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.588     1.471    DP/PC_write/CLK
    SLICE_X2Y31          FDCE                                         r  DP/PC_write/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  DP/PC_write/temp_reg[16]/Q
                         net (fo=10, routed)          0.235     1.870    DP/M2r_mux/Q[16]
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.915 r  DP/M2r_mux/registers[0][16]_i_1/O
                         net (fo=16, routed)          0.000     1.915    DP/Reg/wr_data[16]
    SLICE_X0Y31          FDRE                                         r  DP/Reg/registers_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.857     1.984    DP/Reg/CLK
    SLICE_X0Y31          FDRE                                         r  DP/Reg/registers_reg[0][16]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.091     1.576    DP/Reg/registers_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.016%)  route 0.277ns (56.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.591     1.474    Ctrl/States/CLK
    SLICE_X2Y36          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  Ctrl/States/FSM_sequential_state_reg[3]/Q
                         net (fo=207, routed)         0.277     1.915    Ctrl/States/out[3]
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.960 r  Ctrl/States/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.960    Ctrl/States/FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.861     1.988    Ctrl/States/CLK
    SLICE_X2Y36          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121     1.595    Ctrl/States/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[12][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.591     1.474    DP/PC_write/CLK
    SLICE_X4Y39          FDCE                                         r  DP/PC_write/temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  DP/PC_write/temp_reg[21]/Q
                         net (fo=10, routed)          0.299     1.914    Ctrl/States/temp_reg[26]_5[7]
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.959 r  Ctrl/States/registers[0][21]_i_1/O
                         net (fo=16, routed)          0.000     1.959    DP/Reg/wr_data[21]
    SLICE_X7Y41          FDRE                                         r  DP/Reg/registers_reg[12][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.863     1.990    DP/Reg/CLK
    SLICE_X7Y41          FDRE                                         r  DP/Reg/registers_reg[12][21]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.092     1.583    DP/Reg/registers_reg[12][21]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.482%)  route 0.307ns (59.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.592     1.475    Ctrl/States/CLK
    SLICE_X2Y37          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=207, routed)         0.307     1.946    Ctrl/States/out[1]
    SLICE_X2Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.991 r  Ctrl/States/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.991    Ctrl/States/FSM_sequential_state[3]_i_2_n_0
    SLICE_X2Y36          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.861     1.988    Ctrl/States/CLK
    SLICE_X2Y36          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121     1.610    Ctrl/States/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.536%)  route 0.310ns (62.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.592     1.475    Ctrl/States/CLK
    SLICE_X4Y40          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=204, routed)         0.310     1.926    Ctrl/States/out[0]
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.971 r  Ctrl/States/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.971    Ctrl/States/FSM_sequential_state[0]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.863     1.990    Ctrl/States/CLK
    SLICE_X4Y40          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.091     1.566    Ctrl/States/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.185ns (32.954%)  route 0.376ns (67.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.590     1.473    DP/PC_write/CLK
    SLICE_X0Y33          FDCE                                         r  DP/PC_write/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DP/PC_write/temp_reg[15]/Q
                         net (fo=10, routed)          0.376     1.991    DP/M2r_mux/Q[15]
    SLICE_X1Y36          LUT3 (Prop_lut3_I0_O)        0.044     2.035 r  DP/M2r_mux/registers[0][15]_i_1/O
                         net (fo=16, routed)          0.000     2.035    DP/Reg/wr_data[15]
    SLICE_X1Y36          FDRE                                         r  DP/Reg/registers_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.861     1.988    DP/Reg/CLK
    SLICE_X1Y36          FDRE                                         r  DP/Reg/registers_reg[3][15]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.101     1.590    DP/Reg/registers_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[6][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.601%)  route 0.385ns (67.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.565     1.448    DP/PC_write/CLK
    SLICE_X11Y41         FDCE                                         r  DP/PC_write/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  DP/PC_write/temp_reg[26]/Q
                         net (fo=10, routed)          0.199     1.788    DP/M2r_mux/Q[23]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  DP/M2r_mux/registers[0][26]_i_1/O
                         net (fo=16, routed)          0.186     2.019    DP/Reg/wr_data[26]
    SLICE_X15Y40         FDRE                                         r  DP/Reg/registers_reg[6][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     1.962    DP/Reg/CLK
    SLICE_X15Y40         FDRE                                         r  DP/Reg/registers_reg[6][26]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.076     1.560    DP/Reg/registers_reg[6][26]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[12][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.147%)  route 0.393ns (67.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.565     1.448    DP/PC_write/CLK
    SLICE_X11Y41         FDCE                                         r  DP/PC_write/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  DP/PC_write/temp_reg[26]/Q
                         net (fo=10, routed)          0.199     1.788    DP/M2r_mux/Q[23]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  DP/M2r_mux/registers[0][26]_i_1/O
                         net (fo=16, routed)          0.194     2.027    DP/Reg/wr_data[26]
    SLICE_X13Y39         FDRE                                         r  DP/Reg/registers_reg[12][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     1.961    DP/Reg/CLK
    SLICE_X13Y39         FDRE                                         r  DP/Reg/registers_reg[12][26]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.066     1.549    DP/Reg/registers_reg[12][26]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y27    DP/PC_write/temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    DP/PC_write/temp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    DP/PC_write/temp_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29    DP/PC_write/temp_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33    DP/PC_write/temp_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    DP/PC_write/temp_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    DP/PC_write/temp_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    DP/PC_write/temp_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    DP/PC_write/temp_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    DP/PC_write/temp_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   DP/Reg/registers_reg[0][19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   DP/Reg/registers_reg[10][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   DP/Reg/registers_reg[13][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   DP/Reg/registers_reg[13][26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   DP/Reg/registers_reg[14][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   DP/Reg/registers_reg[14][26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   DP/Reg/registers_reg[15][19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   DP/Reg/registers_reg[15][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   DP/Reg/registers_reg[1][26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    DP/PC_write/temp_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    DP/PC_write/temp_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    DP/PC_write/temp_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    DP/PC_write/temp_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    DP/PC_write/temp_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    DP/PC_write/temp_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    DP/PC_write/temp_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    DP/PC_write/temp_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   DP/PC_write/temp_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    DP/PC_write/temp_reg[23]/C



