{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79918,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79981,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000824109,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000475041,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000109395,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000475041,
	"finish__design__instance__count__class:buffer": 32,
	"finish__design__instance__area__class:buffer": 197.69,
	"finish__design__instance__count__class:clock_buffer": 23,
	"finish__design__instance__area__class:clock_buffer": 497.978,
	"finish__design__instance__count__class:timing_repair_buffer": 46,
	"finish__design__instance__area__class:timing_repair_buffer": 294.032,
	"finish__design__instance__count__class:inverter": 21,
	"finish__design__instance__area__class:inverter": 80.0768,
	"finish__design__instance__count__class:clock_inverter": 9,
	"finish__design__instance__area__class:clock_inverter": 127.622,
	"finish__design__instance__count__class:sequential_cell": 129,
	"finish__design__instance__area__class:sequential_cell": 3238.11,
	"finish__design__instance__count__class:multi_input_combinational_cell": 483,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3488.35,
	"finish__design__instance__count": 743,
	"finish__design__instance__area": 7923.85,
	"finish__timing__setup__tns": -2.16028,
	"finish__timing__setup__ws": -0.200694,
	"finish__clock__skew__setup": 0.00521383,
	"finish__clock__skew__hold": 0.00521383,
	"finish__timing__drv__max_slew_limit": 0.565131,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.603825,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 17,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00401621,
	"finish__power__switching__total": 0.00123064,
	"finish__power__leakage__total": 3.59311e-09,
	"finish__power__total": 0.00524685,
	"finish__design__io": 33,
	"finish__design__die__area": 12335.4,
	"finish__design__core__area": 11516,
	"finish__design__instance__count": 886,
	"finish__design__instance__area": 8102.77,
	"finish__design__instance__count__stdcell": 886,
	"finish__design__instance__area__stdcell": 8102.77,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.703607,
	"finish__design__instance__utilization__stdcell": 0.703607,
	"finish__design__rows": 39,
	"finish__design__rows:unithd": 39,
	"finish__design__sites": 9204,
	"finish__design__sites:unithd": 9204,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}