INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_10/project_10.srcs/sources_1/new/asynch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asynch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_10/project_10.srcs/sources_1/new/toggle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toggle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_10/project_10.srcs/sim_1/new/asynch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asynch_up_tb
