#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000000001076b80 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v00000000010658d0_0 .net "clk_out", 0 0, v0000000001042550_0;  1 drivers
v0000000001065970_0 .var "enable", 0 0;
v0000000001065a10_0 .var "puls_period", 0 0;
v0000000001065ab0_0 .var "start_value", 0 0;
E_00000000011ece10 .event edge, v00000000011ebcc0_0, v0000000001042550_0, v0000000001065830_0;
S_0000000001076d10 .scope module, "clock" "clk" 2 18, 3 1 0, S_0000000001076b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "start_value";
    .port_info 2 /INPUT 1 "puls_period";
    .port_info 3 /OUTPUT 1 "clk_out";
v0000000001042550_0 .var "clk_out", 0 0;
v00000000011ebcc0_0 .net "enable", 0 0, v0000000001065970_0;  1 drivers
v00000000011ebd60_0 .net "puls_period", 0 0, v0000000001065a10_0;  1 drivers
v0000000001065830_0 .net "start_value", 0 0, v0000000001065ab0_0;  1 drivers
E_00000000011ed610 .event edge, v00000000011ebcc0_0;
    .scope S_0000000001076d10;
T_0 ;
    %wait E_00000000011ed610;
    %load/vec4 v00000000011ebcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000001065830_0;
    %store/vec4 v0000000001042550_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001042550_0, 0, 1;
T_0.1 ;
T_0.2 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %load/vec4 v00000000011ebcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000011ebd60_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000001042550_0;
    %inv;
    %store/vec4 v0000000001042550_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000000011ebd60_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001042550_0, 0, 1;
T_0.5 ;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000001076b80;
T_1 ;
    %vpi_call 2 10 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001076b80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001065ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001065970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001065a10_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000001076b80;
T_2 ;
    %wait E_00000000011ece10;
    %vpi_call 2 21 "$monitor", "time %t, enable: %b, clk_out: %b, start_value: %b", $time, v0000000001065970_0, v00000000010658d0_0, v0000000001065ab0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_tb.v";
    "./../clock.v";
