Index: mmuart/uart_transceiver.v
===================================================================
--- mmuart.orig/uart_transceiver.v
+++ mmuart/uart_transceiver.v
@@ -32,7 +32,7 @@ module uart_transceiver(
 	input tx_wr,
 	output reg tx_done,
 
-	output reg break
+	output reg rx_break
 );
 
 //-----------------------------------------------------------------
@@ -79,11 +79,11 @@ always @(posedge sys_clk) begin
 		rx_busy <= 1'b0;
 		rx_count16  <= 4'd0;
 		rx_bitcount <= 4'd0;
-		break <= 1'b0;
+		rx_break <= 1'b0;
 		uart_rx_r <= 1'b0;
 	end else begin
 		rx_done <= 1'b0;
-		break <= 1'b0;
+		rx_break <= 1'b0;
 
 		if(enable16) begin
 			uart_rx_r <= uart_rx2;
@@ -108,7 +108,7 @@ always @(posedge sys_clk) begin
 							rx_data <= rx_reg;
 							rx_done <= 1'b1;
 						end else if(rx_reg == 8'h00) // break condition
-							break <= 1'b1;
+							rx_break <= 1'b1;
 					end else
 						rx_reg <= {uart_rx2, rx_reg[7:1]};
 				end
