// Seed: 256286877
module module_0 (
    input wire id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    output tri0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wire id_10,
    output wor id_11
);
  id_13(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1'b0), .id_4(id_9), .id_5(id_11), .id_6(1 * id_10 - id_6)
  );
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    input tri id_3,
    output supply1 id_4
);
  supply0 id_6 = 1;
  byte id_7 (
      .id_0(id_0),
      .id_1(1),
      .id_2(1),
      .id_3(id_3)
  );
  wire id_8 = id_8;
  module_0(
      id_0, id_0, id_3, id_0, id_4, id_4, id_1, id_2, id_3, id_3, id_0, id_4
  );
endmodule
