// Seed: 2744878569
module module_0 (
    input tri1 module_0,
    input supply1 id_1,
    output wire id_2,
    output supply1 id_3,
    input uwire id_4,
    inout supply1 id_5,
    input wor id_6,
    output wand id_7,
    input tri id_8,
    output wand id_9,
    output wor id_10,
    output wire id_11
);
  wire id_13;
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd78
) (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    output tri id_4,
    inout tri id_5,
    input tri1 id_6,
    output wire id_7,
    output tri1 _id_8,
    input tri0 id_9,
    output tri0 id_10
);
  logic [id_8 : -1] id_12 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_7,
      id_6,
      id_5,
      id_5,
      id_7,
      id_2,
      id_10,
      id_10,
      id_7
  );
  assign modCall_1.id_4 = 0;
endmodule
