SHAMBHAVI GOEL 
24293916027
2nd year, sem-3, CSE-A

The following are the practicals to be performed in Verilog:

1. Logic Gates:
   Schematic:
   ![WhatsApp Image 2025-11-05 at 22 16 40_15c374ae](https://github.com/user-attachments/assets/aba98752-ebae-4638-b0bb-13a74cea4ea8)
