Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c3cfdb5307ef4beab9076682f3639ecf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DLCK_1s(M=2)
Compiling module xil_defaultlib.BitsToNum(M=0)
Compiling module xil_defaultlib.BitsToNum(M=1)
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.segTime
Compiling module xil_defaultlib.SevenSegNumIndic
Compiling module xil_defaultlib.Print
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav
