

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Jul 18 05:32:54 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,delta=1
    15                           	psect	text4,global,reloc=2,class=CODE,delta=1
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19   000000                     
    20                           ; Generated 23/03/2023 GMT
    21                           ; 
    22                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    23                           ; All rights reserved.
    24                           ; 
    25                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    26                           ; 
    27                           ; Redistribution and use in source and binary forms, with or without modification, are
    28                           ; permitted provided that the following conditions are met:
    29                           ; 
    30                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    31                           ;        conditions and the following disclaimer.
    32                           ; 
    33                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    34                           ;        of conditions and the following disclaimer in the documentation and/or other
    35                           ;        materials provided with the distribution. Publication is not required when
    36                           ;        this file is used in an embedded application.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC18F4620 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54   000000                     
    55                           	psect	idataCOMRAM
    56   00FDDE                     __pidataCOMRAM:
    57                           	callstack 0
    58                           
    59                           ;initializer for _port_register
    60   00FDDE  80                 	db	128
    61   00FDDF  0F                 	db	15
    62   00FDE0  81                 	db	129
    63   00FDE1  0F                 	db	15
    64   00FDE2  82                 	db	130
    65   00FDE3  0F                 	db	15
    66   00FDE4  83                 	db	131
    67   00FDE5  0F                 	db	15
    68   00FDE6  84                 	db	132
    69   00FDE7  0F                 	db	15
    70                           
    71                           ;initializer for _lat_register
    72   00FDE8  89                 	db	137
    73   00FDE9  0F                 	db	15
    74   00FDEA  8A                 	db	138
    75   00FDEB  0F                 	db	15
    76   00FDEC  8B                 	db	139
    77   00FDED  0F                 	db	15
    78   00FDEE  8C                 	db	140
    79   00FDEF  0F                 	db	15
    80   00FDF0  8D                 	db	141
    81   00FDF1  0F                 	db	15
    82                           
    83                           ;initializer for _tris_register
    84   00FDF2  92                 	db	146
    85   00FDF3  0F                 	db	15
    86   00FDF4  93                 	db	147
    87   00FDF5  0F                 	db	15
    88   00FDF6  94                 	db	148
    89   00FDF7  0F                 	db	15
    90   00FDF8  95                 	db	149
    91   00FDF9  0F                 	db	15
    92   00FDFA  96                 	db	150
    93   00FDFB  0F                 	db	15
    94                           
    95                           ;initializer for _btn_1
    96   00FDFC  43                 	db	67
    97                           
    98                           ;initializer for _led_2
    99   00FDFD  12                 	db	18
   100                           
   101                           ;initializer for _led_1
   102   00FDFE  0A                 	db	10
   103                           
   104                           ;initializer for _led_0
   105   00FDFF  02                 	db	2
   106                           
   107                           	psect	nvCOMRAM
   108   00002F                     __pnvCOMRAM:
   109                           	callstack 0
   110   00002F                     _ret:
   111                           	callstack 0
   112   00002F                     	ds	1
   113   000000                     _PORTE	set	3972
   114   000000                     _PORTD	set	3971
   115   000000                     _PORTC	set	3970
   116   000000                     _PORTB	set	3969
   117   000000                     _PORTA	set	3968
   118   000000                     _LATA	set	3977
   119   000000                     _TRISA	set	3986
   120   000000                     _TRISE	set	3990
   121   000000                     _TRISD	set	3989
   122   000000                     _TRISC	set	3988
   123   000000                     _TRISB	set	3987
   124   000000                     _LATE	set	3981
   125   000000                     _LATD	set	3980
   126   000000                     _LATC	set	3979
   127   000000                     _LATB	set	3978
   128                           
   129                           ; #config settings
   130                           
   131                           	psect	cinit
   132   00FE00                     __pcinit:
   133                           	callstack 0
   134   00FE00                     start_initialization:
   135                           	callstack 0
   136   00FE00                     __initialization:
   137                           	callstack 0
   138                           
   139                           ; Initialize objects allocated to COMRAM (34 bytes)
   140                           ; load TBLPTR registers with __pidataCOMRAM
   141   00FE00  0EDE               	movlw	low __pidataCOMRAM
   142   00FE02  6EF6               	movwf	tblptrl,c
   143   00FE04  0EFD               	movlw	high __pidataCOMRAM
   144   00FE06  6EF7               	movwf	tblptrh,c
   145   00FE08  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   146   00FE0A  6EF8               	movwf	tblptru,c
   147   00FE0C  EE00  F001         	lfsr	0,__pdataCOMRAM
   148   00FE10  EE10 F022          	lfsr	1,34
   149   00FE14                     copy_data0:
   150   00FE14  0009               	tblrd		*+
   151   00FE16  CFF5 FFEE          	movff	tablat,postinc0
   152   00FE1A  50E5               	movf	postdec1,w,c
   153   00FE1C  50E1               	movf	fsr1l,w,c
   154   00FE1E  E1FA               	bnz	copy_data0
   155                           
   156                           ; Clear objects allocated to COMRAM (4 bytes)
   157   00FE20  6A2E               	clrf	(__pbssCOMRAM+3)& (0+255),c
   158   00FE22  6A2D               	clrf	(__pbssCOMRAM+2)& (0+255),c
   159   00FE24  6A2C               	clrf	(__pbssCOMRAM+1)& (0+255),c
   160   00FE26  6A2B               	clrf	__pbssCOMRAM& (0+255),c
   161   00FE28                     end_of_initialization:
   162                           	callstack 0
   163   00FE28                     __end_of__initialization:
   164                           	callstack 0
   165   00FE28  0E00               	movlw	low (__Lmediumconst shr (0+16))
   166   00FE2A  6EF8               	movwf	tblptru,c
   167   00FE2C  0100               	movlb	0
   168   00FE2E  EFC7  F07F         	goto	_main	;jump to C main() function
   169                           
   170                           	psect	bssCOMRAM
   171   00002B                     __pbssCOMRAM:
   172                           	callstack 0
   173   00002B                     _btn1_status:
   174                           	callstack 0
   175   00002B                     	ds	1
   176   00002C                     _led2_status:
   177                           	callstack 0
   178   00002C                     	ds	1
   179   00002D                     _portc_logic:
   180                           	callstack 0
   181   00002D                     	ds	1
   182   00002E                     _portc_direction_status:
   183                           	callstack 0
   184   00002E                     	ds	1
   185                           
   186                           	psect	dataCOMRAM
   187   000001                     __pdataCOMRAM:
   188                           	callstack 0
   189   000001                     _port_register:
   190                           	callstack 0
   191   000001                     	ds	10
   192   00000B                     _lat_register:
   193                           	callstack 0
   194   00000B                     	ds	10
   195   000015                     _tris_register:
   196                           	callstack 0
   197   000015                     	ds	10
   198   00001F                     _btn_1:
   199                           	callstack 0
   200   00001F                     	ds	1
   201   000020                     _led_2:
   202                           	callstack 0
   203   000020                     	ds	1
   204   000021                     _led_1:
   205                           	callstack 0
   206   000021                     	ds	1
   207   000022                     _led_0:
   208                           	callstack 0
   209   000022                     	ds	1
   210                           
   211                           	psect	cstackCOMRAM
   212   000023                     __pcstackCOMRAM:
   213                           	callstack 0
   214   000023                     gpio_port_direction_initialize@direction:
   215                           	callstack 0
   216   000023                     gpio_port_write_logic@logic:
   217                           	callstack 0
   218   000023                     gpio_port_get_direction_status@direction_status:
   219                           	callstack 0
   220   000023                     gpio_port_read_logic@logic:
   221                           	callstack 0
   222                           
   223                           ; 2 bytes @ 0x0
   224   000023                     	ds	1
   225   000024                     ??_gpio_port_direction_initialize:
   226   000024                     ??_gpio_port_write_logic:
   227                           
   228                           ; 1 bytes @ 0x1
   229   000024                     	ds	1
   230   000025                     ??_gpio_port_get_direction_status:
   231   000025                     ??_gpio_port_read_logic:
   232                           
   233                           ; 1 bytes @ 0x2
   234   000025                     	ds	1
   235   000026                     gpio_port_direction_initialize@ret:
   236                           	callstack 0
   237   000026                     gpio_port_write_logic@ret:
   238                           	callstack 0
   239                           
   240                           ; 1 bytes @ 0x3
   241   000026                     	ds	1
   242   000027                     gpio_port_direction_initialize@port:
   243                           	callstack 0
   244   000027                     gpio_port_get_direction_status@ret:
   245                           	callstack 0
   246   000027                     gpio_port_write_logic@port:
   247                           	callstack 0
   248   000027                     gpio_port_read_logic@ret:
   249                           	callstack 0
   250                           
   251                           ; 1 bytes @ 0x4
   252   000027                     	ds	1
   253   000028                     gpio_port_get_direction_status@port:
   254                           	callstack 0
   255   000028                     gpio_port_read_logic@port:
   256                           	callstack 0
   257                           
   258                           ; 1 bytes @ 0x5
   259   000028                     	ds	1
   260   000029                     ??_main:
   261                           
   262                           ; 1 bytes @ 0x6
   263   000029                     	ds	2
   264                           
   265 ;;
   266 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   267 ;;
   268 ;; *************** function _main *****************
   269 ;; Defined at:
   270 ;;		line 48 in file "application.c"
   271 ;; Parameters:    Size  Location     Type
   272 ;;		None
   273 ;; Auto vars:     Size  Location     Type
   274 ;;		None
   275 ;; Return value:  Size  Location     Type
   276 ;;                  2  140[None  ] int 
   277 ;; Registers used:
   278 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   279 ;; Tracked objects:
   280 ;;		On entry : 0/0
   281 ;;		On exit  : 0/0
   282 ;;		Unchanged: 0/0
   283 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   284 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   285 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   286 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   287 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   288 ;;Total ram usage:        2 bytes
   289 ;; Hardware stack levels required when called: 1
   290 ;; This function calls:
   291 ;;		_gpio_port_direction_initialize
   292 ;;		_gpio_port_get_direction_status
   293 ;;		_gpio_port_read_logic
   294 ;;		_gpio_port_write_logic
   295 ;; This function is called by:
   296 ;;		Startup code after reset
   297 ;; This function uses a non-reentrant model
   298 ;;
   299                           
   300                           	psect	text0
   301   00FF8E                     __ptext0:
   302                           	callstack 0
   303   00FF8E                     _main:
   304                           	callstack 30
   305   00FF8E                     
   306                           ;application.c: 54:     ret = gpio_port_direction_initialize(PORTC_INDEX , 0x00);
   307   00FF8E  0E00               	movlw	0
   308   00FF90  6E23               	movwf	gpio_port_direction_initialize@direction^0,c
   309   00FF92  0E02               	movlw	2
   310   00FF94  EC19  F07F         	call	_gpio_port_direction_initialize
   311   00FF98  6E2F               	movwf	_ret^0,c
   312   00FF9A                     
   313                           ;application.c: 55:     ret = gpio_port_get_direction_status(PORTC_INDEX , &portc_direct
      +                          ion_status);
   314   00FF9A  0E2E               	movlw	low _portc_direction_status
   315   00FF9C  6E23               	movwf	gpio_port_get_direction_status@direction_status^0,c
   316   00FF9E  0E00               	movlw	high _portc_direction_status
   317   00FFA0  6E24               	movwf	(gpio_port_get_direction_status@direction_status+1)^0,c
   318   00FFA2  0E02               	movlw	2
   319   00FFA4  EC67  F07F         	call	_gpio_port_get_direction_status
   320   00FFA8  6E2F               	movwf	_ret^0,c
   321   00FFAA                     
   322                           ;application.c: 56:      ret = gpio_port_write_logic(PORTC_INDEX , 0x55);
   323   00FFAA  0E55               	movlw	85
   324   00FFAC  6E23               	movwf	gpio_port_write_logic@logic^0,c
   325   00FFAE  0E02               	movlw	2
   326   00FFB0  EC3C  F07F         	call	_gpio_port_write_logic
   327   00FFB4  6E2F               	movwf	_ret^0,c
   328                           
   329                           ;application.c: 57:         ret = gpio_port_read_logic(PORTC_INDEX , &portc_logic);
   330   00FFB6  0E2D               	movlw	low _portc_logic
   331   00FFB8  6E23               	movwf	gpio_port_read_logic@logic^0,c
   332   00FFBA  0E00               	movlw	high _portc_logic
   333   00FFBC  6E24               	movwf	(gpio_port_read_logic@logic+1)^0,c
   334   00FFBE  0E02               	movlw	2
   335   00FFC0  EC97  F07F         	call	_gpio_port_read_logic
   336   00FFC4  6E2F               	movwf	_ret^0,c
   337   00FFC6                     
   338                           ;application.c: 58:         _delay((unsigned long)((250)*(8000000/4000.0)));
   339   00FFC6  0E03               	movlw	3
   340   00FFC8  6E2A               	movwf	(??_main+1)^0,c
   341   00FFCA  0E8A               	movlw	138
   342   00FFCC  6E29               	movwf	??_main^0,c
   343   00FFCE  0E56               	movlw	86
   344   00FFD0                     u387:
   345   00FFD0  2EE8               	decfsz	wreg,f,c
   346   00FFD2  D7FE               	bra	u387
   347   00FFD4  2E29               	decfsz	??_main^0,f,c
   348   00FFD6  D7FC               	bra	u387
   349   00FFD8  2E2A               	decfsz	(??_main+1)^0,f,c
   350   00FFDA  D7FA               	bra	u387
   351   00FFDC                     
   352                           ;application.c: 59:         ret = gpio_port_write_logic(PORTC_INDEX , 0xAA);
   353   00FFDC  0EAA               	movlw	170
   354   00FFDE  6E23               	movwf	gpio_port_write_logic@logic^0,c
   355   00FFE0  0E02               	movlw	2
   356   00FFE2  EC3C  F07F         	call	_gpio_port_write_logic
   357   00FFE6  6E2F               	movwf	_ret^0,c
   358   00FFE8                     
   359                           ;application.c: 60:         ret = gpio_port_read_logic(PORTC_INDEX , &portc_logic);
   360   00FFE8  0E2D               	movlw	low _portc_logic
   361   00FFEA  6E23               	movwf	gpio_port_read_logic@logic^0,c
   362   00FFEC  0E00               	movlw	high _portc_logic
   363   00FFEE  6E24               	movwf	(gpio_port_read_logic@logic+1)^0,c
   364   00FFF0  0E02               	movlw	2
   365   00FFF2  EC97  F07F         	call	_gpio_port_read_logic
   366   00FFF6  6E2F               	movwf	_ret^0,c
   367   00FFF8                     l141:
   368   00FFF8  EFFC  F07F         	goto	l141
   369   00FFFC  EF00  F000         	goto	start
   370   010000                     __end_of_main:
   371                           	callstack 0
   372                           
   373 ;; *************** function _gpio_port_write_logic *****************
   374 ;; Defined at:
   375 ;;		line 208 in file "MCAL_Layer/GPIO/hal_gpio.c"
   376 ;; Parameters:    Size  Location     Type
   377 ;;  port            1    wreg     enum E2498
   378 ;;  logic           1    0[COMRAM] unsigned char 
   379 ;; Auto vars:     Size  Location     Type
   380 ;;  port            1    4[COMRAM] enum E2498
   381 ;;  ret             1    3[COMRAM] unsigned char 
   382 ;; Return value:  Size  Location     Type
   383 ;;                  1    wreg      unsigned char 
   384 ;; Registers used:
   385 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   386 ;; Tracked objects:
   387 ;;		On entry : 0/0
   388 ;;		On exit  : 0/0
   389 ;;		Unchanged: 0/0
   390 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   391 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   392 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   393 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   394 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   395 ;;Total ram usage:        5 bytes
   396 ;; Hardware stack levels used: 1
   397 ;; This function calls:
   398 ;;		Nothing
   399 ;; This function is called by:
   400 ;;		_main
   401 ;; This function uses a non-reentrant model
   402 ;;
   403                           
   404                           	psect	text1
   405   00FE78                     __ptext1:
   406                           	callstack 0
   407   00FE78                     _gpio_port_write_logic:
   408                           	callstack 30
   409                           
   410                           ;incstack = 0
   411                           ;gpio_port_write_logic@port stored from wreg
   412   00FE78  6E27               	movwf	gpio_port_write_logic@port^0,c
   413   00FE7A                     
   414                           ;MCAL_Layer/GPIO/hal_gpio.c: 209:     std_ReturnType ret = (std_ReturnType)0x01;
   415   00FE7A  0E01               	movlw	1
   416   00FE7C  6E26               	movwf	gpio_port_write_logic@ret^0,c
   417   00FE7E                     
   418                           ;MCAL_Layer/GPIO/hal_gpio.c: 210:     if((port > 8 -1) && (logic == ((void*)0)) ){
   419   00FE7E  0E07               	movlw	7
   420   00FE80  6427               	cpfsgt	gpio_port_write_logic@port^0,c
   421   00FE82  EF45  F07F         	goto	u341
   422   00FE86  EF47  F07F         	goto	u340
   423   00FE8A                     u341:
   424   00FE8A  EF53  F07F         	goto	l1012
   425   00FE8E                     u340:
   426   00FE8E  5023               	movf	gpio_port_write_logic@logic^0,w,c
   427   00FE90  A4D8               	btfss	status,2,c
   428   00FE92  EF4D  F07F         	goto	u351
   429   00FE96  EF4F  F07F         	goto	u350
   430   00FE9A                     u351:
   431   00FE9A  EF53  F07F         	goto	l1012
   432   00FE9E                     u350:
   433   00FE9E                     
   434                           ;MCAL_Layer/GPIO/hal_gpio.c: 211:         ret = (std_ReturnType)0x00;
   435   00FE9E  0E00               	movlw	0
   436   00FEA0  6E26               	movwf	gpio_port_write_logic@ret^0,c
   437                           
   438                           ;MCAL_Layer/GPIO/hal_gpio.c: 212:     }
   439   00FEA2  EF65  F07F         	goto	l1014
   440   00FEA6                     l1012:
   441                           
   442                           ;MCAL_Layer/GPIO/hal_gpio.c: 214:         *lat_register[port] = logic;
   443   00FEA6  5027               	movf	gpio_port_write_logic@port^0,w,c
   444   00FEA8  0D02               	mullw	2
   445   00FEAA  0E0B               	movlw	low _lat_register
   446   00FEAC  24F3               	addwf	243,w,c
   447   00FEAE  6ED9               	movwf	fsr2l,c
   448   00FEB0  0E00               	movlw	high _lat_register
   449   00FEB2  20F4               	addwfc	prodh,w,c
   450   00FEB4  6EDA               	movwf	fsr2h,c
   451   00FEB6  CFDE F024          	movff	postinc2,??_gpio_port_write_logic
   452   00FEBA  CFDD F025          	movff	postdec2,??_gpio_port_write_logic+1
   453   00FEBE  C024  FFD9         	movff	??_gpio_port_write_logic,fsr2l
   454   00FEC2  C025  FFDA         	movff	??_gpio_port_write_logic+1,fsr2h
   455   00FEC6  C023  FFDF         	movff	gpio_port_write_logic@logic,indf2
   456   00FECA                     l1014:
   457                           
   458                           ;MCAL_Layer/GPIO/hal_gpio.c: 216:     return ret;
   459   00FECA  5026               	movf	gpio_port_write_logic@ret^0,w,c
   460   00FECC  0012               	return		;funcret
   461   00FECE                     __end_of_gpio_port_write_logic:
   462                           	callstack 0
   463                           
   464 ;; *************** function _gpio_port_read_logic *****************
   465 ;; Defined at:
   466 ;;		line 229 in file "MCAL_Layer/GPIO/hal_gpio.c"
   467 ;; Parameters:    Size  Location     Type
   468 ;;  port            1    wreg     enum E2498
   469 ;;  logic           2    0[COMRAM] PTR enum E2480
   470 ;;		 -> portc_logic(1), 
   471 ;; Auto vars:     Size  Location     Type
   472 ;;  port            1    5[COMRAM] enum E2498
   473 ;;  ret             1    4[COMRAM] unsigned char 
   474 ;; Return value:  Size  Location     Type
   475 ;;                  1    wreg      unsigned char 
   476 ;; Registers used:
   477 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   478 ;; Tracked objects:
   479 ;;		On entry : 0/0
   480 ;;		On exit  : 0/0
   481 ;;		Unchanged: 0/0
   482 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   483 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   484 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   485 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   486 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   487 ;;Total ram usage:        6 bytes
   488 ;; Hardware stack levels used: 1
   489 ;; This function calls:
   490 ;;		Nothing
   491 ;; This function is called by:
   492 ;;		_main
   493 ;; This function uses a non-reentrant model
   494 ;;
   495                           
   496                           	psect	text2
   497   00FF2E                     __ptext2:
   498                           	callstack 0
   499   00FF2E                     _gpio_port_read_logic:
   500                           	callstack 30
   501                           
   502                           ;incstack = 0
   503                           ;gpio_port_read_logic@port stored from wreg
   504   00FF2E  6E28               	movwf	gpio_port_read_logic@port^0,c
   505   00FF30                     
   506                           ;MCAL_Layer/GPIO/hal_gpio.c: 230:     std_ReturnType ret = (std_ReturnType)0x01;
   507   00FF30  0E01               	movlw	1
   508   00FF32  6E27               	movwf	gpio_port_read_logic@ret^0,c
   509   00FF34                     
   510                           ;MCAL_Layer/GPIO/hal_gpio.c: 231:     if((port > 8 -1) && (logic == ((void*)0)) ){
   511   00FF34  0E07               	movlw	7
   512   00FF36  6428               	cpfsgt	gpio_port_read_logic@port^0,c
   513   00FF38  EFA0  F07F         	goto	u361
   514   00FF3C  EFA2  F07F         	goto	u360
   515   00FF40                     u361:
   516   00FF40  EFAF  F07F         	goto	l1026
   517   00FF44                     u360:
   518   00FF44  5023               	movf	gpio_port_read_logic@logic^0,w,c
   519   00FF46  1024               	iorwf	(gpio_port_read_logic@logic+1)^0,w,c
   520   00FF48  A4D8               	btfss	status,2,c
   521   00FF4A  EFA9  F07F         	goto	u371
   522   00FF4E  EFAB  F07F         	goto	u370
   523   00FF52                     u371:
   524   00FF52  EFAF  F07F         	goto	l1026
   525   00FF56                     u370:
   526   00FF56                     
   527                           ;MCAL_Layer/GPIO/hal_gpio.c: 232:         ret = (std_ReturnType)0x00;
   528   00FF56  0E00               	movlw	0
   529   00FF58  6E27               	movwf	gpio_port_read_logic@ret^0,c
   530                           
   531                           ;MCAL_Layer/GPIO/hal_gpio.c: 233:     }
   532   00FF5A  EFC5  F07F         	goto	l1028
   533   00FF5E                     l1026:
   534                           
   535                           ;MCAL_Layer/GPIO/hal_gpio.c: 235:         *logic = *lat_register[port];
   536   00FF5E  5028               	movf	gpio_port_read_logic@port^0,w,c
   537   00FF60  0D02               	mullw	2
   538   00FF62  0E0B               	movlw	low _lat_register
   539   00FF64  24F3               	addwf	243,w,c
   540   00FF66  6ED9               	movwf	fsr2l,c
   541   00FF68  0E00               	movlw	high _lat_register
   542   00FF6A  20F4               	addwfc	prodh,w,c
   543   00FF6C  6EDA               	movwf	fsr2h,c
   544   00FF6E  CFDE F025          	movff	postinc2,??_gpio_port_read_logic
   545   00FF72  CFDD F026          	movff	postdec2,??_gpio_port_read_logic+1
   546   00FF76  C025  FFD9         	movff	??_gpio_port_read_logic,fsr2l
   547   00FF7A  C026  FFDA         	movff	??_gpio_port_read_logic+1,fsr2h
   548   00FF7E  C023  FFE1         	movff	gpio_port_read_logic@logic,fsr1l
   549   00FF82  C024  FFE2         	movff	gpio_port_read_logic@logic+1,fsr1h
   550   00FF86  CFDF FFE7          	movff	indf2,indf1
   551   00FF8A                     l1028:
   552                           
   553                           ;MCAL_Layer/GPIO/hal_gpio.c: 237:     return ret;
   554   00FF8A  5027               	movf	gpio_port_read_logic@ret^0,w,c
   555   00FF8C  0012               	return		;funcret
   556   00FF8E                     __end_of_gpio_port_read_logic:
   557                           	callstack 0
   558                           
   559 ;; *************** function _gpio_port_get_direction_status *****************
   560 ;; Defined at:
   561 ;;		line 186 in file "MCAL_Layer/GPIO/hal_gpio.c"
   562 ;; Parameters:    Size  Location     Type
   563 ;;  port            1    wreg     enum E2498
   564 ;;  direction_st    2    0[COMRAM] PTR enum E2484
   565 ;;		 -> portc_direction_status(1), 
   566 ;; Auto vars:     Size  Location     Type
   567 ;;  port            1    5[COMRAM] enum E2498
   568 ;;  ret             1    4[COMRAM] unsigned char 
   569 ;; Return value:  Size  Location     Type
   570 ;;                  1    wreg      unsigned char 
   571 ;; Registers used:
   572 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   573 ;; Tracked objects:
   574 ;;		On entry : 0/0
   575 ;;		On exit  : 0/0
   576 ;;		Unchanged: 0/0
   577 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   578 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   579 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   580 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   581 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   582 ;;Total ram usage:        6 bytes
   583 ;; Hardware stack levels used: 1
   584 ;; This function calls:
   585 ;;		Nothing
   586 ;; This function is called by:
   587 ;;		_main
   588 ;; This function uses a non-reentrant model
   589 ;;
   590                           
   591                           	psect	text3
   592   00FECE                     __ptext3:
   593                           	callstack 0
   594   00FECE                     _gpio_port_get_direction_status:
   595                           	callstack 30
   596                           
   597                           ;incstack = 0
   598                           ;gpio_port_get_direction_status@port stored from wreg
   599   00FECE  6E28               	movwf	gpio_port_get_direction_status@port^0,c
   600   00FED0                     
   601                           ;MCAL_Layer/GPIO/hal_gpio.c: 187:     std_ReturnType ret = (std_ReturnType)0x01;
   602   00FED0  0E01               	movlw	1
   603   00FED2  6E27               	movwf	gpio_port_get_direction_status@ret^0,c
   604   00FED4                     
   605                           ;MCAL_Layer/GPIO/hal_gpio.c: 188:     if((port > 8 -1) && (direction_status == ((void*)0
      +                          )) ){
   606   00FED4  0E07               	movlw	7
   607   00FED6  6428               	cpfsgt	gpio_port_get_direction_status@port^0,c
   608   00FED8  EF70  F07F         	goto	u321
   609   00FEDC  EF72  F07F         	goto	u320
   610   00FEE0                     u321:
   611   00FEE0  EF7F  F07F         	goto	l998
   612   00FEE4                     u320:
   613   00FEE4  5023               	movf	gpio_port_get_direction_status@direction_status^0,w,c
   614   00FEE6  1024               	iorwf	(gpio_port_get_direction_status@direction_status+1)^0,w,c
   615   00FEE8  A4D8               	btfss	status,2,c
   616   00FEEA  EF79  F07F         	goto	u331
   617   00FEEE  EF7B  F07F         	goto	u330
   618   00FEF2                     u331:
   619   00FEF2  EF7F  F07F         	goto	l998
   620   00FEF6                     u330:
   621   00FEF6                     
   622                           ;MCAL_Layer/GPIO/hal_gpio.c: 189:         ret = (std_ReturnType)0x00;
   623   00FEF6  0E00               	movlw	0
   624   00FEF8  6E27               	movwf	gpio_port_get_direction_status@ret^0,c
   625                           
   626                           ;MCAL_Layer/GPIO/hal_gpio.c: 190:     }
   627   00FEFA  EF95  F07F         	goto	l1000
   628   00FEFE                     l998:
   629                           
   630                           ;MCAL_Layer/GPIO/hal_gpio.c: 192:        *direction_status = *tris_register[port];
   631   00FEFE  5028               	movf	gpio_port_get_direction_status@port^0,w,c
   632   00FF00  0D02               	mullw	2
   633   00FF02  0E15               	movlw	low _tris_register
   634   00FF04  24F3               	addwf	243,w,c
   635   00FF06  6ED9               	movwf	fsr2l,c
   636   00FF08  0E00               	movlw	high _tris_register
   637   00FF0A  20F4               	addwfc	prodh,w,c
   638   00FF0C  6EDA               	movwf	fsr2h,c
   639   00FF0E  CFDE F025          	movff	postinc2,??_gpio_port_get_direction_status
   640   00FF12  CFDD F026          	movff	postdec2,??_gpio_port_get_direction_status+1
   641   00FF16  C025  FFD9         	movff	??_gpio_port_get_direction_status,fsr2l
   642   00FF1A  C026  FFDA         	movff	??_gpio_port_get_direction_status+1,fsr2h
   643   00FF1E  C023  FFE1         	movff	gpio_port_get_direction_status@direction_status,fsr1l
   644   00FF22  C024  FFE2         	movff	gpio_port_get_direction_status@direction_status+1,fsr1h
   645   00FF26  CFDF FFE7          	movff	indf2,indf1
   646   00FF2A                     l1000:
   647                           
   648                           ;MCAL_Layer/GPIO/hal_gpio.c: 194:     return ret;
   649   00FF2A  5027               	movf	gpio_port_get_direction_status@ret^0,w,c
   650   00FF2C  0012               	return		;funcret
   651   00FF2E                     __end_of_gpio_port_get_direction_status:
   652                           	callstack 0
   653                           
   654 ;; *************** function _gpio_port_direction_initialize *****************
   655 ;; Defined at:
   656 ;;		line 165 in file "MCAL_Layer/GPIO/hal_gpio.c"
   657 ;; Parameters:    Size  Location     Type
   658 ;;  port            1    wreg     enum E2498
   659 ;;  direction       1    0[COMRAM] unsigned char 
   660 ;; Auto vars:     Size  Location     Type
   661 ;;  port            1    4[COMRAM] enum E2498
   662 ;;  ret             1    3[COMRAM] unsigned char 
   663 ;; Return value:  Size  Location     Type
   664 ;;                  1    wreg      unsigned char 
   665 ;; Registers used:
   666 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   667 ;; Tracked objects:
   668 ;;		On entry : 0/0
   669 ;;		On exit  : 0/0
   670 ;;		Unchanged: 0/0
   671 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   672 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   673 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   674 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   675 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   676 ;;Total ram usage:        5 bytes
   677 ;; Hardware stack levels used: 1
   678 ;; This function calls:
   679 ;;		Nothing
   680 ;; This function is called by:
   681 ;;		_main
   682 ;; This function uses a non-reentrant model
   683 ;;
   684                           
   685                           	psect	text4
   686   00FE32                     __ptext4:
   687                           	callstack 0
   688   00FE32                     _gpio_port_direction_initialize:
   689                           	callstack 30
   690                           
   691                           ;incstack = 0
   692                           ;gpio_port_direction_initialize@port stored from wreg
   693   00FE32  6E27               	movwf	gpio_port_direction_initialize@port^0,c
   694   00FE34                     
   695                           ;MCAL_Layer/GPIO/hal_gpio.c: 166:     std_ReturnType ret = (std_ReturnType)0x01;
   696   00FE34  0E01               	movlw	1
   697   00FE36  6E26               	movwf	gpio_port_direction_initialize@ret^0,c
   698   00FE38                     
   699                           ;MCAL_Layer/GPIO/hal_gpio.c: 167:     if(port > 8 -1){
   700   00FE38  0E07               	movlw	7
   701   00FE3A  6427               	cpfsgt	gpio_port_direction_initialize@port^0,c
   702   00FE3C  EF22  F07F         	goto	u311
   703   00FE40  EF24  F07F         	goto	u310
   704   00FE44                     u311:
   705   00FE44  EF28  F07F         	goto	l984
   706   00FE48                     u310:
   707   00FE48                     
   708                           ;MCAL_Layer/GPIO/hal_gpio.c: 168:         ret = (std_ReturnType)0x00;
   709   00FE48  0E00               	movlw	0
   710   00FE4A  6E26               	movwf	gpio_port_direction_initialize@ret^0,c
   711                           
   712                           ;MCAL_Layer/GPIO/hal_gpio.c: 169:     }
   713   00FE4C  EF3A  F07F         	goto	l986
   714   00FE50                     l984:
   715                           
   716                           ;MCAL_Layer/GPIO/hal_gpio.c: 171:         *tris_register[port] = direction;
   717   00FE50  5027               	movf	gpio_port_direction_initialize@port^0,w,c
   718   00FE52  0D02               	mullw	2
   719   00FE54  0E15               	movlw	low _tris_register
   720   00FE56  24F3               	addwf	243,w,c
   721   00FE58  6ED9               	movwf	fsr2l,c
   722   00FE5A  0E00               	movlw	high _tris_register
   723   00FE5C  20F4               	addwfc	prodh,w,c
   724   00FE5E  6EDA               	movwf	fsr2h,c
   725   00FE60  CFDE F024          	movff	postinc2,??_gpio_port_direction_initialize
   726   00FE64  CFDD F025          	movff	postdec2,??_gpio_port_direction_initialize+1
   727   00FE68  C024  FFD9         	movff	??_gpio_port_direction_initialize,fsr2l
   728   00FE6C  C025  FFDA         	movff	??_gpio_port_direction_initialize+1,fsr2h
   729   00FE70  C023  FFDF         	movff	gpio_port_direction_initialize@direction,indf2
   730   00FE74                     l986:
   731                           
   732                           ;MCAL_Layer/GPIO/hal_gpio.c: 173:     return ret;
   733   00FE74  5026               	movf	gpio_port_direction_initialize@ret^0,w,c
   734   00FE76  0012               	return		;funcret
   735   00FE78                     __end_of_gpio_port_direction_initialize:
   736                           	callstack 0
   737   000000                     
   738                           	psect	rparam
   739   000000                     
   740                           	psect	config
   741                           
   742                           ; Padding undefined space
   743   300000                     	org	3145728
   744   300000  FF                 	db	255
   745                           
   746                           ;Config register CONFIG1H @ 0x300001
   747                           ;	Oscillator Selection bits
   748                           ;	OSC = HS, HS oscillator
   749                           ;	Fail-Safe Clock Monitor Enable bit
   750                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   751                           ;	Internal/External Oscillator Switchover bit
   752                           ;	IESO = OFF, Oscillator Switchover mode disabled
   753   300001                     	org	3145729
   754   300001  02                 	db	2
   755                           
   756                           ;Config register CONFIG2L @ 0x300002
   757                           ;	Power-up Timer Enable bit
   758                           ;	PWRT = OFF, PWRT disabled
   759                           ;	Brown-out Reset Enable bits
   760                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   761                           ;	Brown Out Reset Voltage bits
   762                           ;	BORV = 1, 
   763   300002                     	org	3145730
   764   300002  09                 	db	9
   765                           
   766                           ;Config register CONFIG2H @ 0x300003
   767                           ;	Watchdog Timer Enable bit
   768                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   769                           ;	Watchdog Timer Postscale Select bits
   770                           ;	WDTPS = 32768, 1:32768
   771   300003                     	org	3145731
   772   300003  1E                 	db	30
   773                           
   774                           ; Padding undefined space
   775   300004                     	org	3145732
   776   300004  FF                 	db	255
   777                           
   778                           ;Config register CONFIG3H @ 0x300005
   779                           ;	CCP2 MUX bit
   780                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   781                           ;	PORTB A/D Enable bit
   782                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   783                           ;	Low-Power Timer1 Oscillator Enable bit
   784                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   785                           ;	MCLR Pin Enable bit
   786                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   787   300005                     	org	3145733
   788   300005  81                 	db	129
   789                           
   790                           ;Config register CONFIG4L @ 0x300006
   791                           ;	Stack Full/Underflow Reset Enable bit
   792                           ;	STVREN = ON, Stack full/underflow will cause Reset
   793                           ;	Single-Supply ICSP Enable bit
   794                           ;	LVP = OFF, Single-Supply ICSP disabled
   795                           ;	Extended Instruction Set Enable bit
   796                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   797                           ;	Background Debugger Enable bit
   798                           ;	DEBUG = 0x1, unprogrammed default
   799   300006                     	org	3145734
   800   300006  81                 	db	129
   801                           
   802                           ; Padding undefined space
   803   300007                     	org	3145735
   804   300007  FF                 	db	255
   805                           
   806                           ;Config register CONFIG5L @ 0x300008
   807                           ;	Code Protection bit
   808                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   809                           ;	Code Protection bit
   810                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   811                           ;	Code Protection bit
   812                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   813                           ;	Code Protection bit
   814                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   815   300008                     	org	3145736
   816   300008  0F                 	db	15
   817                           
   818                           ;Config register CONFIG5H @ 0x300009
   819                           ;	Boot Block Code Protection bit
   820                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   821                           ;	Data EEPROM Code Protection bit
   822                           ;	CPD = OFF, Data EEPROM not code-protected
   823   300009                     	org	3145737
   824   300009  C0                 	db	192
   825                           
   826                           ;Config register CONFIG6L @ 0x30000A
   827                           ;	Write Protection bit
   828                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   829                           ;	Write Protection bit
   830                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   831                           ;	Write Protection bit
   832                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   833                           ;	Write Protection bit
   834                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   835   30000A                     	org	3145738
   836   30000A  0F                 	db	15
   837                           
   838                           ;Config register CONFIG6H @ 0x30000B
   839                           ;	Configuration Register Write Protection bit
   840                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   841                           ;	Boot Block Write Protection bit
   842                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   843                           ;	Data EEPROM Write Protection bit
   844                           ;	WRTD = OFF, Data EEPROM not write-protected
   845   30000B                     	org	3145739
   846   30000B  E0                 	db	224
   847                           
   848                           ;Config register CONFIG7L @ 0x30000C
   849                           ;	Table Read Protection bit
   850                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   851                           ;	Table Read Protection bit
   852                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   853                           ;	Table Read Protection bit
   854                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   855                           ;	Table Read Protection bit
   856                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   857   30000C                     	org	3145740
   858   30000C  0F                 	db	15
   859                           
   860                           ;Config register CONFIG7H @ 0x30000D
   861                           ;	Boot Block Table Read Protection bit
   862                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   863   30000D                     	org	3145741
   864   30000D  40                 	db	64
   865                           tosu	equ	0xFFF
   866                           tosh	equ	0xFFE
   867                           tosl	equ	0xFFD
   868                           stkptr	equ	0xFFC
   869                           pclatu	equ	0xFFB
   870                           pclath	equ	0xFFA
   871                           pcl	equ	0xFF9
   872                           tblptru	equ	0xFF8
   873                           tblptrh	equ	0xFF7
   874                           tblptrl	equ	0xFF6
   875                           tablat	equ	0xFF5
   876                           prodh	equ	0xFF4
   877                           prodl	equ	0xFF3
   878                           indf0	equ	0xFEF
   879                           postinc0	equ	0xFEE
   880                           postdec0	equ	0xFED
   881                           preinc0	equ	0xFEC
   882                           plusw0	equ	0xFEB
   883                           fsr0h	equ	0xFEA
   884                           fsr0l	equ	0xFE9
   885                           wreg	equ	0xFE8
   886                           indf1	equ	0xFE7
   887                           postinc1	equ	0xFE6
   888                           postdec1	equ	0xFE5
   889                           preinc1	equ	0xFE4
   890                           plusw1	equ	0xFE3
   891                           fsr1h	equ	0xFE2
   892                           fsr1l	equ	0xFE1
   893                           bsr	equ	0xFE0
   894                           indf2	equ	0xFDF
   895                           postinc2	equ	0xFDE
   896                           postdec2	equ	0xFDD
   897                           preinc2	equ	0xFDC
   898                           plusw2	equ	0xFDB
   899                           fsr2h	equ	0xFDA
   900                           fsr2l	equ	0xFD9
   901                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        34
    BSS         4
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      8      47
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_port_read_logic@logic	PTR enum E2480 size(2) Largest target is 1
		 -> portc_logic(COMRAM[1]), 

    gpio_port_get_direction_status@direction_status	PTR enum E2484 size(2) Largest target is 1
		 -> portc_direction_status(COMRAM[1]), 

    port_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), 
		 -> PORTA(BITBIGSFRll[1]), 

    lat_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATB(BITBIGSFRlh[1]), 
		 -> LATA(BITBIGSFRll[1]), 

    tris_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISB(BITBIGSFRh[1]), 
		 -> TRISA(BITBIGSFRll[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_port_get_direction_status
    _main->_gpio_port_read_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     882
                                              6 COMRAM     2     2      0
     _gpio_port_direction_initialize
     _gpio_port_get_direction_status
               _gpio_port_read_logic
              _gpio_port_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_port_write_logic                                5     4      1     264
                                              0 COMRAM     5     4      1
 ---------------------------------------------------------------------------------
 (1) _gpio_port_read_logic                                 6     4      2     264
                                              0 COMRAM     6     4      2
 ---------------------------------------------------------------------------------
 (1) _gpio_port_get_direction_status                       6     4      2     188
                                              0 COMRAM     6     4      2
 ---------------------------------------------------------------------------------
 (1) _gpio_port_direction_initialize                       5     4      1     166
                                              0 COMRAM     5     4      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_port_direction_initialize
   _gpio_port_get_direction_status
   _gpio_port_read_logic
   _gpio_port_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      8      2F       1       37.0%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      2F      39        0.0%
DATA                 0      0      2F       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Jul 18 05:32:54 2023

                                            l93 FE76                                              l98 FF2C  
                                           l103 FECC                                             l108 FF8C  
                                           l141 FFF8                                             l142 FFF8  
                                           l980 FE38                                             l982 FE48  
                                           l990 FED0                                             l984 FE50  
                                           l992 FED4                                             l986 FE74  
                                           l978 FE34                                             l994 FEE4  
                                           l996 FEF6                                             l998 FEFE  
                                           u310 FE48                                             u311 FE44  
                                           u320 FEE4                                             u321 FEE0  
                                           u330 FEF6                                             u331 FEF2  
                                           u340 FE8E                                             u341 FE8A  
                                           u350 FE9E                                             u351 FE9A  
                                           u360 FF44                                             u361 FF40  
                                           u370 FF56                                             u371 FF52  
                                           u387 FFD0                                             _ret 002F  
                                           prod 0FF3                                             wreg 0FE8  
                                          l1000 FF2A                                            l1010 FE9E  
                                          l1020 FF34                                            l1012 FEA6  
                                          l1004 FE7A                                            l1022 FF44  
                                          l1014 FECA                                            l1006 FE7E  
                                          l1024 FF56                                            l1008 FE8E  
                                          l1040 FFDC                                            l1032 FF8E  
                                          l1026 FF5E                                            l1018 FF30  
                                          l1042 FFE8                                            l1034 FF9A  
                                          l1028 FF8A                                            l1036 FFAA  
                                          l1038 FFC6                                            _LATA 0F89  
                                          _LATB 0F8A                                            _LATC 0F8B  
                                          _LATD 0F8C                                            _LATE 0F8D  
                       gpio_port_read_logic@ret 0027                                            _main FF8E  
                                          fsr1h 0FE2                                            fsr2h 0FDA  
                                          indf1 0FE7                                            indf2 0FDF  
                                          fsr1l 0FE1                                            fsr2l 0FD9  
                                          prodl 0FF3                                            start 0000  
                                  ___param_bank 0000                           _gpio_port_write_logic FE78  
                                         ?_main 0023                                           _PORTA 0F80  
                                         _PORTB 0F81                                           _PORTC 0F82  
                                         _PORTD 0F83                                           _PORTE 0F84  
                                         _TRISA 0F92                                           _TRISB 0F93  
                                         _TRISC 0F94                                           _TRISD 0F95  
                                         _TRISE 0F96                        gpio_port_read_logic@port 0028  
                                         _led_0 0022                                           _led_1 0021  
                                         _btn_1 001F                                           _led_2 0020  
                                         tablat 0FF5                                           status 0FD8  
                               __initialization FE00                                    __end_of_main 0000  
                                        ??_main 0029                                   __activetblptr 0002  
                                 _tris_register 0015                       gpio_port_write_logic@port 0027  
        __end_of_gpio_port_direction_initialize FE78                  _gpio_port_direction_initialize FE32  
                        ?_gpio_port_write_logic 0023                                          isa$std 0001  
                                  __pdataCOMRAM 0001                                          tblptrh 0FF7  
                                        tblptrl 0FF6                                          tblptru 0FF8  
                  __end_of_gpio_port_read_logic FF8E                                      __accesstop 0080  
                       __end_of__initialization FE28                                   ___rparam_used 0001  
                                __pcstackCOMRAM 0023                        gpio_port_write_logic@ret 0026  
                                    __pnvCOMRAM 002F                                         __Hparam 0000  
                                       __Lparam 0000                            _gpio_port_read_logic FF2E  
                                       __pcinit FE00                                         __ramtop 1000  
                                       __ptext0 FF8E                                         __ptext1 FE78  
                                       __ptext2 FF2E                                         __ptext3 FECE  
                                       __ptext4 FE32                            end_of_initialization FE28  
             gpio_port_direction_initialize@ret 0026                                   __Lmediumconst 0000  
                       ??_gpio_port_write_logic 0024                           ?_gpio_port_read_logic 0023  
                                       postdec1 0FE5                                         postdec2 0FDD  
                                       postinc0 0FEE                                         postinc2 0FDE  
              ??_gpio_port_get_direction_status 0025                 ?_gpio_port_get_direction_status 0023  
       gpio_port_direction_initialize@direction 0023                                   __pidataCOMRAM FDDE  
                           start_initialization FE00                                    _lat_register 000B  
                        ??_gpio_port_read_logic 0025                                     __pbssCOMRAM 002B  
                                   _btn1_status 002B                                     _led2_status 002C  
                 __end_of_gpio_port_write_logic FECE              gpio_port_get_direction_status@port 0028  
                                     copy_data0 FE14          __end_of_gpio_port_get_direction_status FF2E  
                _gpio_port_get_direction_status FECE  gpio_port_get_direction_status@direction_status 0023  
                     gpio_port_read_logic@logic 0023                                        __Hrparam 0000  
                                      __Lrparam 0000                          _portc_direction_status 002E  
                                      isa$xinst 0000               gpio_port_get_direction_status@ret 0027  
              ??_gpio_port_direction_initialize 0024                 ?_gpio_port_direction_initialize 0023  
            gpio_port_direction_initialize@port 0027                      gpio_port_write_logic@logic 0023  
                                 _port_register 0001                                     _portc_logic 002D  
