[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2017-09-05 21:19:20","objective":"*Memories\n    -Sequential Machines\n    -Memory devices: Latch &amp; FF\n    -RAM &amp; ROM\n    -DFT, MEM BIST\n    -State assignment\n*Packaging\n*ALU design\n    -Adders\n    -Multiplier\n*Backend Design\n    -APR\n    -Special Net\n    -Misc.\n*Architecture\n*Examples","schedule":"wk  date        Notes\n01. 09/14/17 Chapter 5 (Memory types, Set-up &amp; hold time)\n02. 09/21/17 Chapter 5 (Memory devices: Latch, FF, &amp; ROM)\n03. 09/28/17 Chapter 5 (Memory devices: RAM , Clock skew) \n04. 10/05/17 Chapter 5 (Memory timing and clock, Testing)\n05. 10/12/17 Chapter 5 (Sequential machine, State graph)\n06. 10/19/17 (QZ1) Packaging (test and flow)\n07. 10/26/17 Packaging (Production issues)\n08. 11/02/17 Midterm Examination \n09. 11/09/17 Exam review, Chapter 6 (ALU, adder)\n10. 11/16/17 Chapter 6 (Multiplier) \n11. 11/23/17 Chapter 7 (placement)\n12. 11/30/17 Chapter 7 (Routing, Special nets)\n13. 12/07/17 Chapter 7 (Misc before TO) \n14. 12/14/17 Chapter 8 (Architecture)\n15. 12/21/17 (QZ2) Chapter 8 (Architecture)\n16. 12/28/18 Chapter 9  (Example)\n17. 01/04/18 Final Examination\n18. 01/11/18 Exam review, What’s Next?","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nThird edition, Prentice Hall, \nby: Wayne Wolf\n\nReferences:\nEmbedded Systems Design: A Unified Hardware / Software Introduction, \n Vahid / Givargis \n\nRabaey’s Digital Integrated Circuits, J. Rabaey et al.]\n\nClass Notes:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":true}]
