$date
  Wed Jul  9 14:06:37 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module env $end
$upscope $end
$scope module tb_counter $end
$var reg 1 ! clk $end
$var reg 1 " reset_n $end
$var reg 4 # data[3:0] $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % reset_n $end
$var reg 4 & data[3:0] $end
$var reg 4 ' out_reg[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b0000 #
0$
0%
b0000 &
b0000 '
#5000000
1!
1$
#10000000
0!
0$
#15000000
1!
1$
#20000000
0!
1"
0$
1%
#25000000
1!
b0001 #
1$
b0001 &
b0001 '
#30000000
0!
0$
#35000000
1!
b0010 #
1$
b0010 &
b0010 '
#40000000
0!
0$
#45000000
1!
b0011 #
1$
b0011 &
b0011 '
#50000000
0!
0$
#55000000
1!
b0100 #
1$
b0100 &
b0100 '
#60000000
0!
0$
#65000000
1!
b0101 #
1$
b0101 &
b0101 '
#70000000
0!
0$
#75000000
1!
b0110 #
1$
b0110 &
b0110 '
#80000000
0!
0$
#85000000
1!
b0111 #
1$
b0111 &
b0111 '
#90000000
0!
0$
#95000000
1!
b1000 #
1$
b1000 &
b1000 '
#100000000
0!
0"
b0000 #
0$
0%
b0000 &
b0000 '
#105000000
1!
1$
#110000000
0!
0$
#115000000
1!
1$
#120000000
0!
0$
#125000000
1!
1$
#130000000
0!
0$
#135000000
1!
1$
#140000000
0!
0$
#145000000
1!
1$
#150000000
0!
1"
0$
1%
#155000000
1!
b0001 #
1$
b0001 &
b0001 '
#160000000
0!
0$
#165000000
1!
b0010 #
1$
b0010 &
b0010 '
