

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122'
================================================================
* Date:           Fri Mar 10 17:35:10 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.580 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_337_1  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pos = alloca i32 1"   --->   Operation 6 'alloca' 'pos' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctr = alloca i32 1"   --->   Operation 7 'alloca' 'ctr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln344_3_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln344_3"   --->   Operation 8 'read' 'zext_ln344_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln384_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln384"   --->   Operation 9 'read' 'zext_ln384_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln368_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln368"   --->   Operation 10 'read' 'zext_ln368_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_ln384_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub_ln384"   --->   Operation 11 'read' 'sub_ln384_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln384_cast = zext i8 %zext_ln384_read"   --->   Operation 12 'zext' 'zext_ln384_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln368_cast = zext i8 %zext_ln368_read"   --->   Operation 13 'zext' 'zext_ln368_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln384_cast = zext i9 %sub_ln384_read"   --->   Operation 14 'zext' 'sub_ln384_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 0, i32 %ctr"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 0, i32 %pos"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i48"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.09>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pos_1 = load i32 %pos"   --->   Operation 18 'load' 'pos_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ctr_1 = load i32 %ctr" [dilithium2/poly.c:344]   --->   Operation 19 'load' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.11ns)   --->   "%icmp_ln337 = icmp_ult  i32 %ctr_1, i32 %sub_ln384_cast" [dilithium2/poly.c:337]   --->   Operation 21 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.18ns)   --->   "%pos_4 = add i32 %pos_1, i32 3" [dilithium2/poly.c:337]   --->   Operation 22 'add' 'pos_4' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.11ns)   --->   "%icmp_ln337_1 = icmp_ult  i32 %zext_ln368_cast, i32 %pos_4" [dilithium2/poly.c:337]   --->   Operation 23 'icmp' 'icmp_ln337_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln337)   --->   "%xor_ln337 = xor i1 %icmp_ln337_1, i1 1" [dilithium2/poly.c:337]   --->   Operation 24 'xor' 'xor_ln337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln337 = and i1 %icmp_ln337, i1 %xor_ln337" [dilithium2/poly.c:337]   --->   Operation 25 'and' 'and_ln337' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %and_ln337, void %rej_uniform.exit73.exitStub, void %while.body.i66" [dilithium2/poly.c:337]   --->   Operation 26 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i32 %pos_1"   --->   Operation 27 'trunc' 'empty' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.74ns)   --->   "%pos_2 = add i10 %empty, i10 1" [dilithium2/poly.c:338]   --->   Operation 28 'add' 'pos_2' <Predicate = (and_ln337)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i32 %pos_1" [dilithium2/poly.c:338]   --->   Operation 29 'zext' 'zext_ln338' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln338" [dilithium2/poly.c:338]   --->   Operation 30 'getelementptr' 'buf_addr' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:338]   --->   Operation 31 'load' 'buf_load' <Predicate = (and_ln337)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i10 %pos_2" [dilithium2/poly.c:339]   --->   Operation 32 'zext' 'zext_ln339' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf_addr_31 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln339" [dilithium2/poly.c:339]   --->   Operation 33 'getelementptr' 'buf_addr_31' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.77ns)   --->   "%buf_load_9 = load i10 %buf_addr_31" [dilithium2/poly.c:339]   --->   Operation 34 'load' 'buf_load_9' <Predicate = (and_ln337)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln344 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_4_out, i32 %ctr_1" [dilithium2/poly.c:344]   --->   Operation 60 'write' 'write_ln344' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!and_ln337)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 35 [1/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:338]   --->   Operation 35 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_3 : Operation 36 [1/1] (1.74ns)   --->   "%pos_3 = add i10 %empty, i10 2" [dilithium2/poly.c:339]   --->   Operation 36 'add' 'pos_3' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/2] (2.77ns)   --->   "%buf_load_9 = load i10 %buf_addr_31" [dilithium2/poly.c:339]   --->   Operation 37 'load' 'buf_load_9' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i10 %pos_3" [dilithium2/poly.c:340]   --->   Operation 38 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%buf_addr_32 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln340" [dilithium2/poly.c:340]   --->   Operation 39 'getelementptr' 'buf_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%buf_load_10 = load i10 %buf_addr_32" [dilithium2/poly.c:340]   --->   Operation 40 'load' 'buf_load_10' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>

State 4 <SV = 3> <Delay = 7.57>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln338 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dilithium2/poly.c:338]   --->   Operation 41 'specloopname' 'specloopname_ln338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (2.77ns)   --->   "%buf_load_10 = load i10 %buf_addr_32" [dilithium2/poly.c:340]   --->   Operation 42 'load' 'buf_load_10' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i8 %buf_load_10" [dilithium2/poly.c:341]   --->   Operation 43 'trunc' 'trunc_ln341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln341, i8 %buf_load_9, i8 %buf_load" [dilithium2/poly.c:341]   --->   Operation 44 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.03ns)   --->   "%icmp_ln343 = icmp_ult  i23 %t, i23 8380417" [dilithium2/poly.c:343]   --->   Operation 45 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %icmp_ln343, void %if.end.i72, void %if.then.i70" [dilithium2/poly.c:343]   --->   Operation 46 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.18ns)   --->   "%ctr_2 = add i32 %ctr_1, i32 1" [dilithium2/poly.c:344]   --->   Operation 47 'add' 'ctr_2' <Predicate = (icmp_ln343)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln344 = trunc i32 %ctr_1" [dilithium2/poly.c:344]   --->   Operation 48 'trunc' 'trunc_ln344' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %trunc_ln344" [dilithium2/poly.c:344]   --->   Operation 49 'zext' 'zext_ln344' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.71ns)   --->   "%add_ln344 = add i9 %zext_ln344, i9 %zext_ln384_cast" [dilithium2/poly.c:344]   --->   Operation 50 'add' 'add_ln344' <Predicate = (icmp_ln343)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i9 %add_ln344" [dilithium2/poly.c:344]   --->   Operation 51 'zext' 'zext_ln344_1' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.77ns)   --->   "%add_ln344_2 = add i12 %zext_ln344_3_read, i12 %zext_ln344_1" [dilithium2/poly.c:344]   --->   Operation 52 'add' 'add_ln344_2' <Predicate = (icmp_ln343)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln344_2 = zext i12 %add_ln344_2" [dilithium2/poly.c:344]   --->   Operation 53 'zext' 'zext_ln344_2' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i23 %a, i64 0, i64 %zext_ln344_2" [dilithium2/poly.c:344]   --->   Operation 54 'getelementptr' 'a_addr' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.77ns)   --->   "%store_ln344 = store i23 %t, i12 %a_addr" [dilithium2/poly.c:344]   --->   Operation 55 'store' 'store_ln344' <Predicate = (icmp_ln343)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 4096> <RAM>
ST_4 : Operation 56 [1/1] (1.32ns)   --->   "%store_ln344 = store i32 %ctr_2, i32 %ctr" [dilithium2/poly.c:344]   --->   Operation 56 'store' 'store_ln344' <Predicate = (icmp_ln343)> <Delay = 1.32>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln344 = br void %if.end.i72" [dilithium2/poly.c:344]   --->   Operation 57 'br' 'br_ln344' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.32ns)   --->   "%store_ln337 = store i32 %pos_4, i32 %pos" [dilithium2/poly.c:337]   --->   Operation 58 'store' 'store_ln337' <Predicate = true> <Delay = 1.32>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln337 = br void %while.cond.i48" [dilithium2/poly.c:337]   --->   Operation 59 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('ctr') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'ctr' [17]  (1.32 ns)

 <State 2>: 5.09ns
The critical path consists of the following:
	'load' operation ('pos') on local variable 'pos' [21]  (0 ns)
	'add' operation ('pos', dilithium2/poly.c:337) [25]  (2.18 ns)
	'icmp' operation ('icmp_ln337_1', dilithium2/poly.c:337) [26]  (2.11 ns)
	'xor' operation ('xor_ln337', dilithium2/poly.c:337) [27]  (0 ns)
	'and' operation ('and_ln337', dilithium2/poly.c:337) [28]  (0.8 ns)
	blocking operation 8.88e-16 ns on control path)

 <State 3>: 4.52ns
The critical path consists of the following:
	'add' operation ('pos', dilithium2/poly.c:339) [37]  (1.75 ns)
	'getelementptr' operation ('buf_addr_32', dilithium2/poly.c:340) [42]  (0 ns)
	'load' operation ('buf_load_10', dilithium2/poly.c:340) on array 'buf_r' [43]  (2.77 ns)

 <State 4>: 7.58ns
The critical path consists of the following:
	'add' operation ('add_ln344', dilithium2/poly.c:344) [52]  (1.72 ns)
	'add' operation ('add_ln344_2', dilithium2/poly.c:344) [54]  (1.78 ns)
	'getelementptr' operation ('a_addr', dilithium2/poly.c:344) [56]  (0 ns)
	'store' operation ('store_ln344', dilithium2/poly.c:344) of variable 't', dilithium2/poly.c:341 on array 'a' [57]  (2.77 ns)
	blocking operation 1.31 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
