
*** Running vivado
    with args -log O10_block_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source O10_block_design_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Apr 29 13:58:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source O10_block_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/uio/hume/student-u39/lythbh/IN3160/Oblig10'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/uio/hume/student-u39/lythbh/IN3160/Oblig10' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/ifi/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top O10_block_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_axi_gpio_0_0/O10_block_design_axi_gpio_0_0.dcp' for cell 'O10_block_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_processing_system7_0_0/O10_block_design_processing_system7_0_0.dcp' for cell 'O10_block_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_rst_ps7_0_50M_0/O10_block_design_rst_ps7_0_50M_0.dcp' for cell 'O10_block_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_system_0_0/O10_block_design_system_0_0.dcp' for cell 'O10_block_design_i/system_0'
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_auto_pc_0/O10_block_design_auto_pc_0.dcp' for cell 'O10_block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1990.680 ; gain = 0.000 ; free physical = 12857 ; free virtual = 35146
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_processing_system7_0_0/O10_block_design_processing_system7_0_0.xdc] for cell 'O10_block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_processing_system7_0_0/O10_block_design_processing_system7_0_0.xdc] for cell 'O10_block_design_i/processing_system7_0/inst'
Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_axi_gpio_0_0/O10_block_design_axi_gpio_0_0_board.xdc] for cell 'O10_block_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_axi_gpio_0_0/O10_block_design_axi_gpio_0_0_board.xdc] for cell 'O10_block_design_i/axi_gpio_0/U0'
Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_axi_gpio_0_0/O10_block_design_axi_gpio_0_0.xdc] for cell 'O10_block_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_axi_gpio_0_0/O10_block_design_axi_gpio_0_0.xdc] for cell 'O10_block_design_i/axi_gpio_0/U0'
Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_rst_ps7_0_50M_0/O10_block_design_rst_ps7_0_50M_0_board.xdc] for cell 'O10_block_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_rst_ps7_0_50M_0/O10_block_design_rst_ps7_0_50M_0_board.xdc] for cell 'O10_block_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_rst_ps7_0_50M_0/O10_block_design_rst_ps7_0_50M_0.xdc] for cell 'O10_block_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.gen/sources_1/bd/O10_block_design/ip/O10_block_design_rst_ps7_0_50M_0/O10_block_design_rst_ps7_0_50M_0.xdc] for cell 'O10_block_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.srcs/constrs_1/new/O10_constraints.xdc]
Finished Parsing XDC File [/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.srcs/constrs_1/new/O10_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.199 ; gain = 0.000 ; free physical = 12580 ; free virtual = 34869
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.199 ; gain = 700.926 ; free physical = 12580 ; free virtual = 34870
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2334.199 ; gain = 0.000 ; free physical = 12560 ; free virtual = 34850

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2183f4322

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2769.707 ; gain = 435.508 ; free physical = 12145 ; free virtual = 34435

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2183f4322

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2183f4322

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Phase 1 Initialization | Checksum: 2183f4322

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2183f4322

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2183f4322

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Phase 2 Timer Update And Timing Data Collection | Checksum: 2183f4322

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c4a308c0

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Retarget | Checksum: 1c4a308c0
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 31 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d88067be

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Constant propagation | Checksum: 1d88067be
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2107483da

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Sweep | Checksum: 2107483da
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 167 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2107483da

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
BUFG optimization | Checksum: 2107483da
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2107483da

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Shift Register Optimization | Checksum: 2107483da
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 202bdb932

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Post Processing Netlist | Checksum: 202bdb932
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b2ea1bc7

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b2ea1bc7

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Phase 9 Finalization | Checksum: 1b2ea1bc7

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              31  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             167  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b2ea1bc7

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b2ea1bc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b2ea1bc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
Ending Netlist Obfuscation Task | Checksum: 1b2ea1bc7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.480 ; gain = 0.000 ; free physical = 11862 ; free virtual = 34151
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3086.480 ; gain = 752.281 ; free physical = 11862 ; free virtual = 34151
INFO: [Vivado 12-24828] Executing command : report_drc -file O10_block_design_wrapper_drc_opted.rpt -pb O10_block_design_wrapper_drc_opted.pb -rpx O10_block_design_wrapper_drc_opted.rpx
Command: report_drc -file O10_block_design_wrapper_drc_opted.rpt -pb O10_block_design_wrapper_drc_opted.pb -rpx O10_block_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/impl_1/O10_block_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11850 ; free virtual = 34141
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11850 ; free virtual = 34140
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11848 ; free virtual = 34139
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11848 ; free virtual = 34139
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11849 ; free virtual = 34139
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11848 ; free virtual = 34140
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11847 ; free virtual = 34139
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/impl_1/O10_block_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11854 ; free virtual = 34145
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10705cac8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11854 ; free virtual = 34145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11854 ; free virtual = 34145

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4e292092

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11858 ; free virtual = 34149

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fb8facd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11854 ; free virtual = 34145

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fb8facd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11853 ; free virtual = 34145
Phase 1 Placer Initialization | Checksum: fb8facd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11853 ; free virtual = 34145

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5bd23815

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11818 ; free virtual = 34109

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: acf394f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11858 ; free virtual = 34149

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: acf394f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11858 ; free virtual = 34149

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13845c436

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11968 ; free virtual = 34259

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 18 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7 nets or LUTs. Breaked 0 LUT, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11967 ; free virtual = 34258

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: bd17d8dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11966 ; free virtual = 34258
Phase 2.4 Global Placement Core | Checksum: e4f81efe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11966 ; free virtual = 34257
Phase 2 Global Placement | Checksum: e4f81efe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11966 ; free virtual = 34257

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 145eb55f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11966 ; free virtual = 34257

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f9c3e7c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11965 ; free virtual = 34256

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a682dda5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11965 ; free virtual = 34256

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 171cd98a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11965 ; free virtual = 34256

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13b546940

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11963 ; free virtual = 34254

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 180b69545

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11963 ; free virtual = 34254

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 264f70a84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11963 ; free virtual = 34254
Phase 3 Detail Placement | Checksum: 264f70a84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11963 ; free virtual = 34254

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2f10a0675

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.279 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 28aa5d75b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2adfc8776

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254
Phase 4.1.1.1 BUFG Insertion | Checksum: 2f10a0675

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.279. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 295839950

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254
Phase 4.1 Post Commit Optimization | Checksum: 295839950

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 295839950

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 295839950

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254
Phase 4.3 Placer Reporting | Checksum: 295839950

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2781eb268

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254
Ending Placer Task | Checksum: 1e4b34f8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11962 ; free virtual = 34254
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file O10_block_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11954 ; free virtual = 34245
INFO: [Vivado 12-24828] Executing command : report_utilization -file O10_block_design_wrapper_utilization_placed.rpt -pb O10_block_design_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file O10_block_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11953 ; free virtual = 34244
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11951 ; free virtual = 34243
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11943 ; free virtual = 34236
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11938 ; free virtual = 34232
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11938 ; free virtual = 34232
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11938 ; free virtual = 34232
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11936 ; free virtual = 34231
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11935 ; free virtual = 34230
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/impl_1/O10_block_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11930 ; free virtual = 34223
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 12.279 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11926 ; free virtual = 34219
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11910 ; free virtual = 34205
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11910 ; free virtual = 34205
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11910 ; free virtual = 34205
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11910 ; free virtual = 34205
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11908 ; free virtual = 34204
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3174.523 ; gain = 0.000 ; free physical = 11908 ; free virtual = 34205
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/impl_1/O10_block_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fc4f0d29 ConstDB: 0 ShapeSum: d26acf76 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 83017a0d | NumContArr: 2155e3e9 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 229a95330

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3253.016 ; gain = 66.945 ; free physical = 11761 ; free virtual = 34055

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 229a95330

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3253.016 ; gain = 66.945 ; free physical = 11761 ; free virtual = 34055

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 229a95330

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3253.016 ; gain = 66.945 ; free physical = 11761 ; free virtual = 34055
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b071a50c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11725 ; free virtual = 34019
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.441 | TNS=0.000  | WHS=-0.181 | THS=-16.345|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1359
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1359
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c9668a63

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2c9668a63

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 309d61d87

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015
Phase 4 Initial Routing | Checksum: 309d61d87

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.240 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 19c27eac7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.240 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2c6c48a20

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015
Phase 5 Rip-up And Reroute | Checksum: 2c6c48a20

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 261f05089

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.254 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 261f05089

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 261f05089

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015
Phase 6 Delay and Skew Optimization | Checksum: 261f05089

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.254 | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d5ba358b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015
Phase 7 Post Hold Fix | Checksum: 2d5ba358b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.189293 %
  Global Horizontal Routing Utilization  = 0.208502 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d5ba358b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d5ba358b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 266517125

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 266517125

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.254 | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 266517125

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015
Total Elapsed time in route_design: 9.37 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1c820dd1b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1c820dd1b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3297.094 ; gain = 111.023 ; free physical = 11721 ; free virtual = 34015

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3297.094 ; gain = 122.570 ; free physical = 11721 ; free virtual = 34015
INFO: [Vivado 12-24828] Executing command : report_drc -file O10_block_design_wrapper_drc_routed.rpt -pb O10_block_design_wrapper_drc_routed.pb -rpx O10_block_design_wrapper_drc_routed.rpx
Command: report_drc -file O10_block_design_wrapper_drc_routed.rpt -pb O10_block_design_wrapper_drc_routed.pb -rpx O10_block_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/impl_1/O10_block_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file O10_block_design_wrapper_methodology_drc_routed.rpt -pb O10_block_design_wrapper_methodology_drc_routed.pb -rpx O10_block_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file O10_block_design_wrapper_methodology_drc_routed.rpt -pb O10_block_design_wrapper_methodology_drc_routed.pb -rpx O10_block_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/impl_1/O10_block_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file O10_block_design_wrapper_timing_summary_routed.rpt -pb O10_block_design_wrapper_timing_summary_routed.pb -rpx O10_block_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file O10_block_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file O10_block_design_wrapper_route_status.rpt -pb O10_block_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file O10_block_design_wrapper_bus_skew_routed.rpt -pb O10_block_design_wrapper_bus_skew_routed.pb -rpx O10_block_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file O10_block_design_wrapper_power_routed.rpt -pb O10_block_design_wrapper_power_summary_routed.pb -rpx O10_block_design_wrapper_power_routed.rpx
Command: report_power -file O10_block_design_wrapper_power_routed.rpt -pb O10_block_design_wrapper_power_summary_routed.pb -rpx O10_block_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file O10_block_design_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3394.043 ; gain = 0.000 ; free physical = 11673 ; free virtual = 33968
Wrote PlaceDB: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3394.043 ; gain = 0.000 ; free physical = 11672 ; free virtual = 33968
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3394.043 ; gain = 0.000 ; free physical = 11672 ; free virtual = 33969
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3394.043 ; gain = 0.000 ; free physical = 11672 ; free virtual = 33969
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3394.043 ; gain = 0.000 ; free physical = 11672 ; free virtual = 33969
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3394.043 ; gain = 0.000 ; free physical = 11672 ; free virtual = 33970
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3394.043 ; gain = 0.000 ; free physical = 11672 ; free virtual = 33970
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/O10-platform/O10-platform.runs/impl_1/O10_block_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 13:59:29 2025...

*** Running vivado
    with args -log O10_block_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source O10_block_design_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Apr 29 13:59:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source O10_block_design_wrapper.tcl -notrace
Command: open_checkpoint O10_block_design_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1956.773 ; gain = 0.000 ; free physical = 12846 ; free virtual = 35145
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2029.492 ; gain = 1.000 ; free physical = 12753 ; free virtual = 35053
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.680 ; gain = 0.000 ; free physical = 12216 ; free virtual = 34517
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.680 ; gain = 0.000 ; free physical = 12216 ; free virtual = 34517
Read PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2638.680 ; gain = 0.000 ; free physical = 12223 ; free virtual = 34518
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.680 ; gain = 0.000 ; free physical = 12223 ; free virtual = 34518
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.680 ; gain = 0.000 ; free physical = 12223 ; free virtual = 34518
Read Physdb Files: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2638.680 ; gain = 0.000 ; free physical = 12223 ; free virtual = 34518
Restored from archive | CPU: 0.130000 secs | Memory: 2.916885 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2638.680 ; gain = 5.938 ; free physical = 12223 ; free virtual = 34518
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.680 ; gain = 0.000 ; free physical = 12203 ; free virtual = 34510
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2638.680 ; gain = 1006.430 ; free physical = 12203 ; free virtual = 34510
Command: write_bitstream -force O10_block_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/ifi/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./O10_block_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3118.051 ; gain = 479.371 ; free physical = 11370 ; free virtual = 33672
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 14:00:15 2025...
