design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/alu_8bit,alu_8bit,RUN_2025.05.07_17.36.09,flow completed,0h5m52s0ms,0h2m21s0ms,86819.79322410424,0.003148283625,52091.87593446254,-1,77.99000000000001,496.88,122,0,0,0,0,0,0,0,0,0,0,0,2614,1097,0.0,0.0,0.0,0.0,-3.48,0.0,0.0,0.0,0.0,-11.84,964879.0,0.0,27.55,30.35,2.36,0.0,0.0,268,307,40,79,0,0,0,237,5,0,16,14,40,24,15,0,20,9,18,42,16,0,56,164,278,1506.4448,2.07e-05,2.5e-05,8.14e-07,2.57e-05,3.19e-05,6.32e-10,2.84e-05,3.78e-05,9.95e-10,2.9800000000000004,13.48,74.1839762611276,10,1,60,9.520,9.890,0.3,1,10,0.7,0,sky130_fd_sc_hd,AREA 0
