// Seed: 3379728172
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    output logic   id_0,
    output supply0 id_1,
    input  uwire   id_2,
    input  uwire   id_3,
    input  logic   id_4
);
  logic id_6 = id_4;
  always @(posedge 1'd0) begin : LABEL_0
    id_0#(
        .id_4(1'b0 == id_2),
        .id_2(1'b0)
    ) <= id_6;
    $display(1, id_3, 1);
    wait (id_3);
  end
  or primCall (id_0, id_2, id_3, id_4, id_6);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
macromodule module_2 (
    input tri id_0,
    input supply1 id_1,
    output wand id_2,
    input wand id_3,
    output tri1 id_4,
    input uwire id_5
    , id_23,
    output supply0 id_6,
    output tri0 id_7,
    inout wand id_8,
    input tri0 id_9,
    input tri id_10,
    input wire id_11,
    input tri0 id_12,
    input tri1 id_13,
    input supply0 id_14,
    output supply0 id_15
    , id_24,
    output supply1 id_16,
    input tri1 id_17,
    input wor id_18,
    output tri1 id_19,
    output supply0 id_20,
    output wand id_21
);
  wire id_25;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
