{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679021722784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679021722784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 22:55:22 2023 " "Processing started: Thu Mar 16 22:55:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679021722784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679021722784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679021722784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1679021722985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723021 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "busMux busMux.v " "Entity \"busMux\" obtained from \"busMux.v\" instead of from Quartus II megafunction library" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1679021723022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMux " "Found entity 1: busMux" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_unit " "Found entity 1: MDR_unit" {  } { { "MDR_unit.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/MDR_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/MDMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_new.v 1 1 " "Found 1 design units, including 1 entities, in source file and_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_new " "Found entity 1: and_new" {  } { { "and_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/and_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_new.v 1 1 " "Found 1 design units, including 1 entities, in source file or_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_new " "Found entity 1: or_new" {  } { { "or_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/or_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_new.v 1 1 " "Found 1 design units, including 1 entities, in source file not_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_new " "Found entity 1: not_new" {  } { { "not_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/not_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_new.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_new " "Found entity 1: fulladder_new" {  } { { "fulladder_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/fulladder_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_new.v 1 1 " "Found 1 design units, including 1 entities, in source file add_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_new " "Found entity 1: add_new" {  } { { "add_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/add_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_new.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_new " "Found entity 1: sub_new" {  } { { "sub_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/sub_new.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_new.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_new " "Found entity 1: neg_new" {  } { { "neg_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/neg_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_new.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_new " "Found entity 1: mul_new" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_new.v 1 1 " "Found 1 design units, including 1 entities, in source file div_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_new " "Found entity 1: div_new" {  } { { "div_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/div_new.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_shift_left " "Found entity 1: binary_shift_left" {  } { { "binary_shift_left.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/binary_shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_shift_right " "Found entity 1: binary_shift_right" {  } { { "binary_shift_right.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/binary_shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_new_tb " "Found entity 1: and_new_tb" {  } { { "and_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/and_new_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_new_tb " "Found entity 1: or_new_tb" {  } { { "or_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/or_new_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_new_tb " "Found entity 1: not_new_tb" {  } { { "not_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/not_new_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_new_tb " "Found entity 1: fulladder_new_tb" {  } { { "fulladder_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/fulladder_new_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_new_tb.v(87) " "Verilog HDL information at div_new_tb.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "div_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/div_new_tb.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679021723052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/div_new_tb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_new_tb " "Found entity 1: add_new_tb" {  } { { "add_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/add_new_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_new_tb " "Found entity 1: sub_new_tb" {  } { { "sub_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/sub_new_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_new_tb " "Found entity 1: neg_new_tb" {  } { { "neg_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/neg_new_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_new_tb " "Found entity 1: mul_new_tb" {  } { { "mul_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "register_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/register_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file register_64_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_64_bits " "Found entity 1: register_64_bits" {  } { { "register_64_bits.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/register_64_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBus " "Found entity 1: bidirectionalBus" {  } { { "bidirectionalBus.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/bidirectionalBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PC_reg.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/PC_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_new.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_new " "Found entity 1: datapath_new" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_new_tb.v(79) " "Verilog HDL information at datapath_new_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679021723067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_new_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_new_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_new_tb " "Found entity 1: datapath_new_tb" {  } { { "datapath_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_arithmetic " "Found entity 1: shift_right_arithmetic" {  } { { "shift_right_arithmetic.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/shift_right_arithmetic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_right_arithmetic_tb.v(54) " "Verilog HDL information at shift_right_arithmetic_tb.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "shift_right_arithmetic_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/shift_right_arithmetic_tb.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679021723071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_arithmetic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_arithmetic_tb " "Found entity 1: shift_right_arithmetic_tb" {  } { { "shift_right_arithmetic_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/shift_right_arithmetic_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679021723071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679021723071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busMuxIn_R bus.v(12) " "Verilog HDL Implicit Net warning at bus.v(12): created implicit net for \"busMuxIn_R\"" {  } { { "bus.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/bus.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021723072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDatain MDR_unit.v(5) " "Verilog HDL Implicit Net warning at MDR_unit.v(5): created implicit net for \"MDatain\"" {  } { { "MDR_unit.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/MDR_unit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021723072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r3out datapath_new_tb.v(23) " "Verilog HDL Implicit Net warning at datapath_new_tb.v(23): created implicit net for \"r3out\"" {  } { { "datapath_new_tb.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021723072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_new " "Elaborating entity \"datapath_new\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679021723098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:mybus " "Elaborating entity \"bus\" for hierarchy \"bus:mybus\"" {  } { { "datapath_new.v" "mybus" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder bus:mybus\|encoder:bus_Encoder " "Elaborating entity \"encoder\" for hierarchy \"bus:mybus\|encoder:bus_Encoder\"" {  } { { "bus.v" "bus_Encoder" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/bus.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723106 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S encoder.v(8) " "Verilog HDL Always Construct warning at encoder.v(8): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/encoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679021723107 "|datapath_new|bus:mybus|encoder:bus_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] encoder.v(10) " "Inferred latch for \"S\[0\]\" at encoder.v(10)" {  } { { "encoder.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/encoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723107 "|datapath_new|bus:mybus|encoder:bus_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] encoder.v(10) " "Inferred latch for \"S\[1\]\" at encoder.v(10)" {  } { { "encoder.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/encoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723107 "|datapath_new|bus:mybus|encoder:bus_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] encoder.v(10) " "Inferred latch for \"S\[2\]\" at encoder.v(10)" {  } { { "encoder.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/encoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723107 "|datapath_new|bus:mybus|encoder:bus_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] encoder.v(10) " "Inferred latch for \"S\[3\]\" at encoder.v(10)" {  } { { "encoder.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/encoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723107 "|datapath_new|bus:mybus|encoder:bus_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] encoder.v(10) " "Inferred latch for \"S\[4\]\" at encoder.v(10)" {  } { { "encoder.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/encoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723107 "|datapath_new|bus:mybus|encoder:bus_Encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMux bus:mybus\|busMux:bus_Mux " "Elaborating entity \"busMux\" for hierarchy \"bus:mybus\|busMux:bus_Mux\"" {  } { { "bus.v" "bus_Mux" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/bus.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723108 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp busMux.v(14) " "Verilog HDL Always Construct warning at busMux.v(14): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] busMux.v(16) " "Inferred latch for \"temp\[0\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] busMux.v(16) " "Inferred latch for \"temp\[1\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] busMux.v(16) " "Inferred latch for \"temp\[2\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] busMux.v(16) " "Inferred latch for \"temp\[3\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] busMux.v(16) " "Inferred latch for \"temp\[4\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] busMux.v(16) " "Inferred latch for \"temp\[5\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] busMux.v(16) " "Inferred latch for \"temp\[6\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] busMux.v(16) " "Inferred latch for \"temp\[7\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] busMux.v(16) " "Inferred latch for \"temp\[8\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] busMux.v(16) " "Inferred latch for \"temp\[9\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] busMux.v(16) " "Inferred latch for \"temp\[10\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] busMux.v(16) " "Inferred latch for \"temp\[11\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] busMux.v(16) " "Inferred latch for \"temp\[12\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] busMux.v(16) " "Inferred latch for \"temp\[13\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] busMux.v(16) " "Inferred latch for \"temp\[14\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] busMux.v(16) " "Inferred latch for \"temp\[15\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] busMux.v(16) " "Inferred latch for \"temp\[16\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723110 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] busMux.v(16) " "Inferred latch for \"temp\[17\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] busMux.v(16) " "Inferred latch for \"temp\[18\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] busMux.v(16) " "Inferred latch for \"temp\[19\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] busMux.v(16) " "Inferred latch for \"temp\[20\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] busMux.v(16) " "Inferred latch for \"temp\[21\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] busMux.v(16) " "Inferred latch for \"temp\[22\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] busMux.v(16) " "Inferred latch for \"temp\[23\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] busMux.v(16) " "Inferred latch for \"temp\[24\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] busMux.v(16) " "Inferred latch for \"temp\[25\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] busMux.v(16) " "Inferred latch for \"temp\[26\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] busMux.v(16) " "Inferred latch for \"temp\[27\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] busMux.v(16) " "Inferred latch for \"temp\[28\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] busMux.v(16) " "Inferred latch for \"temp\[29\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] busMux.v(16) " "Inferred latch for \"temp\[30\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] busMux.v(16) " "Inferred latch for \"temp\[31\]\" at busMux.v(16)" {  } { { "busMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021723111 "|datapath_new|bus:mybus|busMux:bus_Mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r0 " "Elaborating entity \"register\" for hierarchy \"register:r0\"" {  } { { "datapath_new.v" "r0" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_dp " "Elaborating entity \"alu\" for hierarchy \"alu:alu_dp\"" {  } { { "datapath_new.v" "alu_dp" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723124 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_out alu.v(83) " "Verilog HDL Always Construct warning at alu.v(83): variable \"y_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_mux_out alu.v(84) " "Verilog HDL Always Construct warning at alu.v(84): variable \"bus_mux_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_temp alu.v(88) " "Verilog HDL Always Construct warning at alu.v(88): variable \"add_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_temp alu.v(90) " "Verilog HDL Always Construct warning at alu.v(90): variable \"sub_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_temp alu.v(92) " "Verilog HDL Always Construct warning at alu.v(92): variable \"mul_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_temp alu.v(94) " "Verilog HDL Always Construct warning at alu.v(94): variable \"div_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shr_temp alu.v(96) " "Verilog HDL Always Construct warning at alu.v(96): variable \"shr_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shra_temp alu.v(98) " "Verilog HDL Always Construct warning at alu.v(98): variable \"shra_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shl_temp alu.v(100) " "Verilog HDL Always Construct warning at alu.v(100): variable \"shl_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ror_temp alu.v(102) " "Verilog HDL Always Construct warning at alu.v(102): variable \"ror_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rol_temp alu.v(104) " "Verilog HDL Always Construct warning at alu.v(104): variable \"rol_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_temp alu.v(106) " "Verilog HDL Always Construct warning at alu.v(106): variable \"and_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_temp alu.v(108) " "Verilog HDL Always Construct warning at alu.v(108): variable \"or_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "neg_temp alu.v(110) " "Verilog HDL Always Construct warning at alu.v(110): variable \"neg_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "not_temp alu.v(112) " "Verilog HDL Always Construct warning at alu.v(112): variable \"not_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021723126 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_new alu:alu_dp\|add_new:add_component " "Elaborating entity \"add_new\" for hierarchy \"alu:alu_dp\|add_new:add_component\"" {  } { { "alu.v" "add_component" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_new alu:alu_dp\|add_new:add_component\|fulladder_new:ripple_carry\[0\].inst " "Elaborating entity \"fulladder_new\" for hierarchy \"alu:alu_dp\|add_new:add_component\|fulladder_new:ripple_carry\[0\].inst\"" {  } { { "add_new.v" "ripple_carry\[0\].inst" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/add_new.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_new alu:alu_dp\|add_new:add_component\|fulladder_new:ripple_carry\[0\].inst\|and_new:a1 " "Elaborating entity \"and_new\" for hierarchy \"alu:alu_dp\|add_new:add_component\|fulladder_new:ripple_carry\[0\].inst\|and_new:a1\"" {  } { { "fulladder_new.v" "a1" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/fulladder_new.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_new alu:alu_dp\|add_new:add_component\|fulladder_new:ripple_carry\[0\].inst\|or_new:o1 " "Elaborating entity \"or_new\" for hierarchy \"alu:alu_dp\|add_new:add_component\|fulladder_new:ripple_carry\[0\].inst\|or_new:o1\"" {  } { { "fulladder_new.v" "o1" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/fulladder_new.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_new alu:alu_dp\|add_new:add_component\|fulladder_new:ripple_carry\[0\].inst\|not_new:n1 " "Elaborating entity \"not_new\" for hierarchy \"alu:alu_dp\|add_new:add_component\|fulladder_new:ripple_carry\[0\].inst\|not_new:n1\"" {  } { { "fulladder_new.v" "n1" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/fulladder_new.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_new alu:alu_dp\|sub_new:sub_component " "Elaborating entity \"sub_new\" for hierarchy \"alu:alu_dp\|sub_new:sub_component\"" {  } { { "alu.v" "sub_component" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_new alu:alu_dp\|sub_new:sub_component\|neg_new:neg_y " "Elaborating entity \"neg_new\" for hierarchy \"alu:alu_dp\|sub_new:sub_component\|neg_new:neg_y\"" {  } { { "sub_new.v" "neg_y" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/sub_new.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021723578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_new alu:alu_dp\|mul_new:mul_component " "Elaborating entity \"mul_new\" for hierarchy \"alu:alu_dp\|mul_new:mul_component\"" {  } { { "alu.v" "mul_component" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021724575 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_new.v(26) " "Verilog HDL Case Statement warning at mul_new.v(26): case item expression never matches the case expression" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_new.v(30) " "Verilog HDL Case Statement warning at mul_new.v(30): case item expression never matches the case expression" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_new.v(34) " "Verilog HDL Case Statement warning at mul_new.v(34): case item expression never matches the case expression" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mul_new.v(25) " "Verilog HDL Case Statement warning at mul_new.v(25): incomplete case statement has no default case item" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "partial_prod mul_new.v(13) " "Verilog HDL Always Construct warning at mul_new.v(13): inferring latch(es) for variable \"partial_prod\", which holds its previous value in one or more paths through the always construct" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[0\] mul_new.v(13) " "Inferred latch for \"partial_prod\[0\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[1\] mul_new.v(13) " "Inferred latch for \"partial_prod\[1\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[2\] mul_new.v(13) " "Inferred latch for \"partial_prod\[2\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[3\] mul_new.v(13) " "Inferred latch for \"partial_prod\[3\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[4\] mul_new.v(13) " "Inferred latch for \"partial_prod\[4\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[5\] mul_new.v(13) " "Inferred latch for \"partial_prod\[5\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[6\] mul_new.v(13) " "Inferred latch for \"partial_prod\[6\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[7\] mul_new.v(13) " "Inferred latch for \"partial_prod\[7\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[8\] mul_new.v(13) " "Inferred latch for \"partial_prod\[8\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[9\] mul_new.v(13) " "Inferred latch for \"partial_prod\[9\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[10\] mul_new.v(13) " "Inferred latch for \"partial_prod\[10\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[11\] mul_new.v(13) " "Inferred latch for \"partial_prod\[11\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[12\] mul_new.v(13) " "Inferred latch for \"partial_prod\[12\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724582 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[13\] mul_new.v(13) " "Inferred latch for \"partial_prod\[13\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[14\] mul_new.v(13) " "Inferred latch for \"partial_prod\[14\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[15\] mul_new.v(13) " "Inferred latch for \"partial_prod\[15\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[16\] mul_new.v(13) " "Inferred latch for \"partial_prod\[16\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[17\] mul_new.v(13) " "Inferred latch for \"partial_prod\[17\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[18\] mul_new.v(13) " "Inferred latch for \"partial_prod\[18\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[19\] mul_new.v(13) " "Inferred latch for \"partial_prod\[19\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[20\] mul_new.v(13) " "Inferred latch for \"partial_prod\[20\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[21\] mul_new.v(13) " "Inferred latch for \"partial_prod\[21\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[22\] mul_new.v(13) " "Inferred latch for \"partial_prod\[22\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[23\] mul_new.v(13) " "Inferred latch for \"partial_prod\[23\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[24\] mul_new.v(13) " "Inferred latch for \"partial_prod\[24\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[25\] mul_new.v(13) " "Inferred latch for \"partial_prod\[25\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[26\] mul_new.v(13) " "Inferred latch for \"partial_prod\[26\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[27\] mul_new.v(13) " "Inferred latch for \"partial_prod\[27\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[28\] mul_new.v(13) " "Inferred latch for \"partial_prod\[28\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[29\] mul_new.v(13) " "Inferred latch for \"partial_prod\[29\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[30\] mul_new.v(13) " "Inferred latch for \"partial_prod\[30\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[31\] mul_new.v(13) " "Inferred latch for \"partial_prod\[31\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[32\] mul_new.v(13) " "Inferred latch for \"partial_prod\[32\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[33\] mul_new.v(13) " "Inferred latch for \"partial_prod\[33\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[34\] mul_new.v(13) " "Inferred latch for \"partial_prod\[34\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[35\] mul_new.v(13) " "Inferred latch for \"partial_prod\[35\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[36\] mul_new.v(13) " "Inferred latch for \"partial_prod\[36\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[37\] mul_new.v(13) " "Inferred latch for \"partial_prod\[37\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[38\] mul_new.v(13) " "Inferred latch for \"partial_prod\[38\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[39\] mul_new.v(13) " "Inferred latch for \"partial_prod\[39\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[40\] mul_new.v(13) " "Inferred latch for \"partial_prod\[40\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[41\] mul_new.v(13) " "Inferred latch for \"partial_prod\[41\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[42\] mul_new.v(13) " "Inferred latch for \"partial_prod\[42\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[43\] mul_new.v(13) " "Inferred latch for \"partial_prod\[43\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[44\] mul_new.v(13) " "Inferred latch for \"partial_prod\[44\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[45\] mul_new.v(13) " "Inferred latch for \"partial_prod\[45\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[46\] mul_new.v(13) " "Inferred latch for \"partial_prod\[46\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724583 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[47\] mul_new.v(13) " "Inferred latch for \"partial_prod\[47\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[48\] mul_new.v(13) " "Inferred latch for \"partial_prod\[48\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[49\] mul_new.v(13) " "Inferred latch for \"partial_prod\[49\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[50\] mul_new.v(13) " "Inferred latch for \"partial_prod\[50\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[51\] mul_new.v(13) " "Inferred latch for \"partial_prod\[51\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[52\] mul_new.v(13) " "Inferred latch for \"partial_prod\[52\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[53\] mul_new.v(13) " "Inferred latch for \"partial_prod\[53\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[54\] mul_new.v(13) " "Inferred latch for \"partial_prod\[54\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[55\] mul_new.v(13) " "Inferred latch for \"partial_prod\[55\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[56\] mul_new.v(13) " "Inferred latch for \"partial_prod\[56\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[57\] mul_new.v(13) " "Inferred latch for \"partial_prod\[57\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[58\] mul_new.v(13) " "Inferred latch for \"partial_prod\[58\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[59\] mul_new.v(13) " "Inferred latch for \"partial_prod\[59\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[60\] mul_new.v(13) " "Inferred latch for \"partial_prod\[60\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[61\] mul_new.v(13) " "Inferred latch for \"partial_prod\[61\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[62\] mul_new.v(13) " "Inferred latch for \"partial_prod\[62\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_prod\[63\] mul_new.v(13) " "Inferred latch for \"partial_prod\[63\]\" at mul_new.v(13)" {  } { { "mul_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679021724584 "|alu|mul_new:mul_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_new alu:alu_dp\|div_new:div_component " "Elaborating entity \"div_new\" for hierarchy \"alu:alu_dp\|div_new:div_component\"" {  } { { "alu.v" "div_component" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021724585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_shift_right alu:alu_dp\|binary_shift_right:shr_component " "Elaborating entity \"binary_shift_right\" for hierarchy \"alu:alu_dp\|binary_shift_right:shr_component\"" {  } { { "alu.v" "shr_component" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021724587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_arithmetic alu:alu_dp\|shift_right_arithmetic:shra_component " "Elaborating entity \"shift_right_arithmetic\" for hierarchy \"alu:alu_dp\|shift_right_arithmetic:shra_component\"" {  } { { "alu.v" "shra_component" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021724589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_shift_left alu:alu_dp\|binary_shift_left:shl_component " "Elaborating entity \"binary_shift_left\" for hierarchy \"alu:alu_dp\|binary_shift_left:shl_component\"" {  } { { "alu.v" "shl_component" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021724590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:alu_dp\|rotate_right:ror_component " "Elaborating entity \"rotate_right\" for hierarchy \"alu:alu_dp\|rotate_right:ror_component\"" {  } { { "alu.v" "ror_component" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021724591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:alu_dp\|rotate_left:rol_component " "Elaborating entity \"rotate_left\" for hierarchy \"alu:alu_dp\|rotate_left:rol_component\"" {  } { { "alu.v" "rol_component" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021724592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_unit MDR_unit:mymdr " "Elaborating entity \"MDR_unit\" for hierarchy \"MDR_unit:mymdr\"" {  } { { "datapath_new.v" "mymdr" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021725093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDMux MDR_unit:mymdr\|MDMux:MDMux_inst " "Elaborating entity \"MDMux\" for hierarchy \"MDR_unit:mymdr\|MDMux:MDMux_inst\"" {  } { { "MDR_unit.v" "MDMux_inst" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/MDR_unit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021725100 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxOut MDMux.v(11) " "Verilog HDL Always Construct warning at MDMux.v(11): variable \"BusMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/MDMux.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021725100 "|datapath_new|MDR_unit:mymdr|MDMux:MDMux_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDatain MDMux.v(13) " "Verilog HDL Always Construct warning at MDMux.v(13): variable \"MDatain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDMux.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/MDMux.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679021725101 "|datapath_new|MDR_unit:mymdr|MDMux:MDMux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR_unit:mymdr\|MDR:MDR_inst " "Elaborating entity \"MDR\" for hierarchy \"MDR_unit:mymdr\|MDR:MDR_inst\"" {  } { { "MDR_unit.v" "MDR_inst" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/MDR_unit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679021725101 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1679021725950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19aoc2/Downloads/ELEC374_Lab/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/19aoc2/Downloads/ELEC374_Lab/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679021727005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679021727273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727273 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "90 " "Design contains 90 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0in " "No output dependent on input pin \"r0in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r0in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1in " "No output dependent on input pin \"r1in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2in " "No output dependent on input pin \"r2in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3in " "No output dependent on input pin \"r3in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r4in " "No output dependent on input pin \"r4in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r5in " "No output dependent on input pin \"r5in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r6in " "No output dependent on input pin \"r6in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r7in " "No output dependent on input pin \"r7in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r8in " "No output dependent on input pin \"r8in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r8in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r9in " "No output dependent on input pin \"r9in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r9in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r10in " "No output dependent on input pin \"r10in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r10in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r11in " "No output dependent on input pin \"r11in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r11in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r12in " "No output dependent on input pin \"r12in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r12in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r13in " "No output dependent on input pin \"r13in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r14in " "No output dependent on input pin \"r14in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r15in " "No output dependent on input pin \"r15in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_in " "No output dependent on input pin \"y_in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|y_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zhi_in " "No output dependent on input pin \"zhi_in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|zhi_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zlo_in " "No output dependent on input pin \"zlo_in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|zlo_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in " "No output dependent on input pin \"ir_in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|ir_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_in " "No output dependent on input pin \"pc_in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|pc_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hi_in " "No output dependent on input pin \"hi_in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|hi_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lo_in " "No output dependent on input pin \"lo_in\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|lo_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0out " "No output dependent on input pin \"r0out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1out " "No output dependent on input pin \"r1out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2out " "No output dependent on input pin \"r2out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3out " "No output dependent on input pin \"r3out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r3out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r4out " "No output dependent on input pin \"r4out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r4out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r5out " "No output dependent on input pin \"r5out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r5out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r6out " "No output dependent on input pin \"r6out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r6out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r7out " "No output dependent on input pin \"r7out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r7out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r8out " "No output dependent on input pin \"r8out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r8out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r9out " "No output dependent on input pin \"r9out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r9out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r10out " "No output dependent on input pin \"r10out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r10out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r11out " "No output dependent on input pin \"r11out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r11out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r12out " "No output dependent on input pin \"r12out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r12out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r13out " "No output dependent on input pin \"r13out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r13out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r14out " "No output dependent on input pin \"r14out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r14out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r15out " "No output dependent on input pin \"r15out\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|r15out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hiout " "No output dependent on input pin \"hiout\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|hiout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "loout " "No output dependent on input pin \"loout\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|loout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zhighout " "No output dependent on input pin \"zhighout\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|zhighout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zlowout " "No output dependent on input pin \"zlowout\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|zlowout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pcout " "No output dependent on input pin \"pcout\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|pcout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mdrout " "No output dependent on input pin \"mdrout\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|mdrout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_portout " "No output dependent on input pin \"in_portout\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|in_portout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cout " "No output dependent on input pin \"cout\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|cout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read " "No output dependent on input pin \"Read\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "busEnable " "No output dependent on input pin \"busEnable\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|busEnable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "No output dependent on input pin \"opcode\[0\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|opcode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "No output dependent on input pin \"opcode\[1\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|opcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "No output dependent on input pin \"opcode\[2\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|opcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "No output dependent on input pin \"opcode\[3\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[4\] " "No output dependent on input pin \"opcode\[4\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|opcode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[0\] " "No output dependent on input pin \"Mdatain\[0\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[1\] " "No output dependent on input pin \"Mdatain\[1\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[2\] " "No output dependent on input pin \"Mdatain\[2\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[3\] " "No output dependent on input pin \"Mdatain\[3\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[4\] " "No output dependent on input pin \"Mdatain\[4\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[5\] " "No output dependent on input pin \"Mdatain\[5\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[6\] " "No output dependent on input pin \"Mdatain\[6\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[7\] " "No output dependent on input pin \"Mdatain\[7\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[8\] " "No output dependent on input pin \"Mdatain\[8\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[9\] " "No output dependent on input pin \"Mdatain\[9\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[10\] " "No output dependent on input pin \"Mdatain\[10\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[11\] " "No output dependent on input pin \"Mdatain\[11\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[12\] " "No output dependent on input pin \"Mdatain\[12\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[13\] " "No output dependent on input pin \"Mdatain\[13\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[14\] " "No output dependent on input pin \"Mdatain\[14\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[15\] " "No output dependent on input pin \"Mdatain\[15\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[16\] " "No output dependent on input pin \"Mdatain\[16\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[17\] " "No output dependent on input pin \"Mdatain\[17\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[18\] " "No output dependent on input pin \"Mdatain\[18\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[19\] " "No output dependent on input pin \"Mdatain\[19\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[20\] " "No output dependent on input pin \"Mdatain\[20\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[21\] " "No output dependent on input pin \"Mdatain\[21\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[22\] " "No output dependent on input pin \"Mdatain\[22\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[23\] " "No output dependent on input pin \"Mdatain\[23\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[24\] " "No output dependent on input pin \"Mdatain\[24\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[25\] " "No output dependent on input pin \"Mdatain\[25\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[26\] " "No output dependent on input pin \"Mdatain\[26\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[27\] " "No output dependent on input pin \"Mdatain\[27\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[28\] " "No output dependent on input pin \"Mdatain\[28\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[29\] " "No output dependent on input pin \"Mdatain\[29\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[30\] " "No output dependent on input pin \"Mdatain\[30\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[31\] " "No output dependent on input pin \"Mdatain\[31\]\"" {  } { { "datapath_new.v" "" { Text "C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679021727299 "|datapath_new|Mdatain[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679021727299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "90 " "Implemented 90 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679021727302 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679021727302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679021727302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679021727321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 22:55:27 2023 " "Processing ended: Thu Mar 16 22:55:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679021727321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679021727321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679021727321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679021727321 ""}
