# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
RDI_APPROOT=/opt/Xilinx/Vitis/2022.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/1
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/opt/Xilinx/Vitis/2022.1/bin
LC_ADDRESS=lzh_TW
XILINX_VIVADO=/opt/Xilinx/Vivado/2022.1
LC_NAME=lzh_TW
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.1
RDI_INSTALLROOT=/opt/Xilinx
RDI_PATCHROOT=
LC_MONETARY=lzh_TW
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o
PWD=/mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf
LOGNAME=04.HPOmGn
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MAKEOVERRIDES=${-*-command-variables-*-}
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2022.1/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/mnt/HLSNAS/04.HPOmGn
SYNTH_COMMON=/opt/Xilinx/Vitis/2022.1/scripts/rt/data
LC_PAPER=lzh_TW
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2022.1
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
RDI_PROG=/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
MSG_PLATFORM=No platform matched pattern 'xilinx_u50_gen3x16_xdma_5_202210_1'.
Available platforms are: /opt/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm /opt/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm /opt/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
To add more platform directories, set the PLATFORM_REPO_PATHS variable or point PLATFORM variable to the full path of platform .xpfm file.
SSH_CONNECTION=140.114.14.135 64056 192.168.1.14 1400
RT_TCL_PATH=/opt/Xilinx/Vitis/2022.1/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/opt/Xilinx/Vitis/2022.1
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
MAKEFLAGS= -- TARGET=sw_emu
PYTHONPATH=/opt/xilinx/xrt/python:
LC_IDENTIFICATION=lzh_TW
TERM=xterm
LESSOPEN=| /usr/bin/lesspipe %s
USER=04.HPOmGn
MAKE_TERMERR=/dev/pts/1
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2022.1
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2022.1/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/opt/Xilinx/Vitis/2022.1/data
DISPLAY=localhost:11.0
SHLVL=9
MAKELEVEL=1
LC_TELEPHONE=lzh_TW
LC_MEASUREMENT=lzh_TW
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2022.1
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=39640
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o:/opt/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/opt/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
XCL_BINDIR=/mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/build_dir.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1
SSH_CLIENT=140.114.14.135 64056 1400
LC_TIME=lzh_TW
TCL_LIBRARY=/opt/Xilinx/Vitis/2022.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
PATH=/opt/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/opt/Xilinx/Vivado/2022.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2022.1/bin:/opt/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/opt/Xilinx/Vivado/2022.1/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/Vitis_HLS/2022.1/bin:/opt/Xilinx/Model_Composer/2022.1/bin:/opt/Xilinx/Vitis/2022.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2022.1/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2022.1/aietools/bin:/opt/Xilinx/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/opt/Xilinx/Vitis/2022.1/scripts/rt/data
HDI_APPROOT=/opt/Xilinx/Vitis/2022.1
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/1
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2022.1/tps/isl
LC_NUMERIC=lzh_TW
XILINX_VITIS=/opt/Xilinx/Vitis/2022.1
OLDPWD=/opt/Xilinx/Vitis/2022.1/bin
TARGET=sw_emu
_=/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=44253
XILINX_CD_SESSION=2b1e9e47-48b7-4d44-b5e5-b0e215cca882
XILINX_RS_PORT=39793
XILINX_RS_SESSION=32b1cc40-0cbe-4f7a-9585-2908d2b0790a


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -l -t sw_emu --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --save-temps --config /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/conn_u50.cfg -I /ext --temp_dir _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1 --report_dir /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/reports/_build.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel --optimize 2 -R 2 --kernel_frequency 300 -o build_dir.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel.xclbin _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel.xo 

FINAL PROGRAM OPTIONS
--config /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/conn_u50.cfg
--connectivity.sp Top_Kernel_1.matrixA:HBM[0]
--connectivity.sp Top_Kernel_1.matrixR:HBM[1]
--include /ext
--input_files _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel.xo
--kernel_frequency 300
--link
--optimize 2
--output build_dir.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel.xclbin
--platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
--report_dir /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/reports/_build.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel
--report_level 2
--save-temps
--target sw_emu
--temp_dir _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1

PARSED COMMAND LINE OPTIONS
-l 
-t sw_emu 
--platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm 
--save-temps 
--config /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/conn_u50.cfg 
-I /ext 
--temp_dir _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1 
--report_dir /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/reports/_build.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel 
--optimize 2 
-R 2 
--kernel_frequency 300 
-o build_dir.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel.xclbin 
_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel.xo 

PARSED CONFIG FILE (1) OPTIONS
file: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/conn_u50.cfg
connectivity.sp Top_Kernel_1.matrixA:HBM[0] 
connectivity.sp Top_Kernel_1.matrixR:HBM[1] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.param project.writeIntermediateCheckpoints=1 --advanced.misc "report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --advanced.misc "report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --advanced.param "compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --advanced.param "compiler.reportQorAssessment=pre_opt_design {} post_opt_design {} post_route_design {}" --advanced.misc "report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --advanced.misc "report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --advanced.misc "report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 13 Jun 2023 16:00:45
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 13 Jun 2023 16:00:45
output: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 13 Jun 2023 16:00:46
launch dir: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int
cmd: /opt/Xilinx/Vitis/2022.1/bin/../runtime/bin/regiongen_new -v -m /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel.xml -r /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel.rtd -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 13 Jun 2023 16:00:46
launch dir: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/gcc -I . -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../data/emulation/include -I /usr/include/x86_64-linux-gnu -std=c++14 -I /ext -I /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/Top_Kernel.o -MP -MF obj/Top_Kernel.Cd /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/xo/Top_Kernel/Top_Kernel/cpu_sources/Top_Kernel.cpp -o obj/Top_Kernel.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 13 Jun 2023 16:00:50
launch dir: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin/ar -cr /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel/Top_Kernel.csim_cu.a /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel/obj/Top_Kernel.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 13 Jun 2023 16:00:50
launch dir: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/g++ -I . -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../data/emulation/include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 13 Jun 2023 16:00:51
launch dir: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,Top_Kernel.so -o Top_Kernel.so Top_Kernel/Top_Kernel.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fpo_v7_0 -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 13 Jun 2023 16:00:51
launch dir: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int
cmd: /opt/Xilinx/Vitis/2022.1/bin/xclbinutil --add-section BITSTREAM:RAW:/mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel.so --force --target sw_emu --add-section :JSON:/mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel.rtd --append-section :JSON:/mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/Top_Kernel.xml --add-section SYSTEM_METADATA:RAW:/mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int/systemDiagramModel.json --output /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/build_dir.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 13 Jun 2023 16:00:51
launch dir: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/int
cmd: /opt/Xilinx/Vitis/2022.1/bin/xclbinutil --quiet --info --input /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/build_dir.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 13 Jun 2023 16:00:52
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 13 Jun 2023 16:00:52
output: /mnt/HLSNAS/04.HPOmGn/m111061549/BeamFormer/geqrf/reports/_build.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/Top_Kernel/link/system_estimate_Top_Kernel.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 13 Jun 2023 16:00:52
