/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  reg [8:0] celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [31:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_0z ? celloutsig_1_1z[5] : in_data[181];
  assign celloutsig_0_0z = ~(in_data[48] | in_data[50]);
  assign celloutsig_1_10z = ~((celloutsig_1_9z[4] | celloutsig_1_5z) & (celloutsig_1_0z | celloutsig_1_7z));
  assign celloutsig_0_18z = ~((celloutsig_0_6z | celloutsig_0_5z) & (celloutsig_0_11z | celloutsig_0_11z));
  assign celloutsig_0_26z = ~((celloutsig_0_12z | celloutsig_0_7z) & (celloutsig_0_23z | celloutsig_0_6z));
  assign celloutsig_0_29z = ~((celloutsig_0_21z | celloutsig_0_22z) & (celloutsig_0_13z | celloutsig_0_6z));
  assign celloutsig_0_38z = celloutsig_0_14z ^ celloutsig_0_0z;
  assign celloutsig_0_49z = ~(celloutsig_0_38z ^ celloutsig_0_15z);
  assign celloutsig_1_0z = ~(in_data[155] ^ in_data[111]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z[3] ^ celloutsig_1_2z[0]);
  assign celloutsig_1_13z = ~(_00_ ^ celloutsig_1_5z);
  assign celloutsig_1_18z = ~(celloutsig_1_13z ^ celloutsig_1_8z[2]);
  assign celloutsig_0_9z = ~(in_data[10] ^ celloutsig_0_5z);
  assign celloutsig_0_23z = ~(celloutsig_0_13z ^ celloutsig_0_12z);
  assign celloutsig_1_9z = { celloutsig_1_2z[0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z } + { celloutsig_1_1z[4:1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_8z[2:1], celloutsig_0_15z, celloutsig_0_1z } + { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z };
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 3'h0;
    else _18_ <= { celloutsig_1_2z[0], celloutsig_1_5z, celloutsig_1_0z };
  assign { _00_, _01_[1:0] } = _18_;
  assign celloutsig_0_4z = { in_data[20:18], celloutsig_0_0z, celloutsig_0_3z } == { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z } == in_data[65:59];
  assign celloutsig_0_2z = in_data[66:62] == { in_data[83:82], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z } >= { in_data[49:42], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z } <= { in_data[32:3], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_21z = { in_data[39:37], celloutsig_0_15z } <= { celloutsig_0_20z[2:0], celloutsig_0_4z };
  assign celloutsig_0_47z = { celloutsig_0_41z[7:2], celloutsig_0_26z } && 1'h1;
  assign celloutsig_0_12z = { in_data[77:53], celloutsig_0_10z } && { celloutsig_0_8z[6:4], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_12z = celloutsig_1_9z[1] ? celloutsig_1_1z[2:0] : { celloutsig_1_2z[1], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_20z = in_data[43] ? celloutsig_0_17z[4:1] : { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_8z = ~ in_data[78:72];
  assign celloutsig_0_6z = & in_data[68:64];
  assign celloutsig_1_15z = & { celloutsig_1_12z, in_data[132:119] };
  assign celloutsig_0_11z = & { celloutsig_0_9z, celloutsig_0_8z[4:1] };
  assign celloutsig_0_22z = & { celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_17z, in_data[68:64] };
  assign celloutsig_0_3z = & in_data[25:17];
  assign celloutsig_0_1z = | in_data[64:30];
  assign celloutsig_0_24z = | { celloutsig_0_16z[2:0], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_5z = ~^ in_data[158:156];
  assign celloutsig_0_13z = ~^ { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_10z = ^ { in_data[68:58], celloutsig_0_9z };
  assign celloutsig_1_1z = { in_data[141:138], celloutsig_1_0z, celloutsig_1_0z } >>> in_data[187:182];
  assign celloutsig_1_2z = in_data[135:133] >>> celloutsig_1_1z[2:0];
  assign celloutsig_1_8z = in_data[104:101] >>> { in_data[132:131], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = { in_data[190:189], celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_12z, _00_, _01_[1:0] } >>> { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_5z, _00_, _01_[1:0], celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_16z };
  assign celloutsig_0_17z = { celloutsig_0_16z[0], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_3z } >>> { in_data[63:61], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_41z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_41z = { celloutsig_0_16z[2:0], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_38z };
  assign celloutsig_0_50z = ~((celloutsig_0_47z & celloutsig_0_24z) | (celloutsig_0_6z & celloutsig_0_26z));
  assign celloutsig_1_3z = ~((in_data[173] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z & celloutsig_0_6z) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_1_16z = ~((celloutsig_1_1z[2] & celloutsig_1_9z[4]) | (celloutsig_1_1z[1] & celloutsig_1_15z));
  assign _01_[2] = _00_;
  assign { out_data[128:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
