\doxysubsection{Debugging Pins}
\hypertarget{group___p_i_n___debug}{}\label{group___p_i_n___debug}\index{Debugging Pins@{Debugging Pins}}


GPIO pins assigned for debugging purposes.  


\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_i_n___debug_ga7f6af44a91b62659762fc0adc1d123d1}{\+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+POTI}}~1
\begin{DoxyCompactList}\small\item\em GPIO pin for simulate actual temp. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_i_n___debug_gac09cabd8933f8e06f82ced755ac9fee4}{\+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+CH4}}~4
\begin{DoxyCompactList}\small\item\em GPIO pin for debug with logic analyzer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_i_n___debug_ga7da50bbf1941fc19fa08f6e876a81e22}{\+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+CH5}}~5
\begin{DoxyCompactList}\small\item\em GPIO pin for debug with logic analyzer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_i_n___debug_ga2cdb395bd3538fa5136c692db4d32a2a}{\+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+CH6}}~6
\begin{DoxyCompactList}\small\item\em GPIO pin for debug with logic analyzer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_i_n___debug_gacb9ef6f7db4fecd20a51c8f8a9c82639}{\+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+CH7}}~7
\begin{DoxyCompactList}\small\item\em GPIO pin for debug with logic analyzer. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
GPIO pins assigned for debugging purposes. 



\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_i_n___debug_gac09cabd8933f8e06f82ced755ac9fee4}\index{Debugging Pins@{Debugging Pins}!\_PIN\_DEBUG\_CH4@{\_PIN\_DEBUG\_CH4}}
\index{\_PIN\_DEBUG\_CH4@{\_PIN\_DEBUG\_CH4}!Debugging Pins@{Debugging Pins}}
\doxysubsubsubsection{\texorpdfstring{\_PIN\_DEBUG\_CH4}{\_PIN\_DEBUG\_CH4}}
{\footnotesize\ttfamily \label{group___p_i_n___debug_gac09cabd8933f8e06f82ced755ac9fee4} 
\#define \+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+CH4~4}



GPIO pin for debug with logic analyzer. 

\Hypertarget{group___p_i_n___debug_ga7da50bbf1941fc19fa08f6e876a81e22}\index{Debugging Pins@{Debugging Pins}!\_PIN\_DEBUG\_CH5@{\_PIN\_DEBUG\_CH5}}
\index{\_PIN\_DEBUG\_CH5@{\_PIN\_DEBUG\_CH5}!Debugging Pins@{Debugging Pins}}
\doxysubsubsubsection{\texorpdfstring{\_PIN\_DEBUG\_CH5}{\_PIN\_DEBUG\_CH5}}
{\footnotesize\ttfamily \label{group___p_i_n___debug_ga7da50bbf1941fc19fa08f6e876a81e22} 
\#define \+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+CH5~5}



GPIO pin for debug with logic analyzer. 

\Hypertarget{group___p_i_n___debug_ga2cdb395bd3538fa5136c692db4d32a2a}\index{Debugging Pins@{Debugging Pins}!\_PIN\_DEBUG\_CH6@{\_PIN\_DEBUG\_CH6}}
\index{\_PIN\_DEBUG\_CH6@{\_PIN\_DEBUG\_CH6}!Debugging Pins@{Debugging Pins}}
\doxysubsubsubsection{\texorpdfstring{\_PIN\_DEBUG\_CH6}{\_PIN\_DEBUG\_CH6}}
{\footnotesize\ttfamily \label{group___p_i_n___debug_ga2cdb395bd3538fa5136c692db4d32a2a} 
\#define \+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+CH6~6}



GPIO pin for debug with logic analyzer. 

\Hypertarget{group___p_i_n___debug_gacb9ef6f7db4fecd20a51c8f8a9c82639}\index{Debugging Pins@{Debugging Pins}!\_PIN\_DEBUG\_CH7@{\_PIN\_DEBUG\_CH7}}
\index{\_PIN\_DEBUG\_CH7@{\_PIN\_DEBUG\_CH7}!Debugging Pins@{Debugging Pins}}
\doxysubsubsubsection{\texorpdfstring{\_PIN\_DEBUG\_CH7}{\_PIN\_DEBUG\_CH7}}
{\footnotesize\ttfamily \label{group___p_i_n___debug_gacb9ef6f7db4fecd20a51c8f8a9c82639} 
\#define \+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+CH7~7}



GPIO pin for debug with logic analyzer. 

\Hypertarget{group___p_i_n___debug_ga7f6af44a91b62659762fc0adc1d123d1}\index{Debugging Pins@{Debugging Pins}!\_PIN\_DEBUG\_POTI@{\_PIN\_DEBUG\_POTI}}
\index{\_PIN\_DEBUG\_POTI@{\_PIN\_DEBUG\_POTI}!Debugging Pins@{Debugging Pins}}
\doxysubsubsubsection{\texorpdfstring{\_PIN\_DEBUG\_POTI}{\_PIN\_DEBUG\_POTI}}
{\footnotesize\ttfamily \label{group___p_i_n___debug_ga7f6af44a91b62659762fc0adc1d123d1} 
\#define \+\_\+\+PIN\+\_\+\+DEBUG\+\_\+\+POTI~1}



GPIO pin for simulate actual temp. 

