// Seed: 4052123424
module module_0;
  wire id_2, id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  supply0 id_0,
    output uwire   id_1,
    output uwire   id_2
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  id_5 :
  assert property (@(posedge "" < id_4 or posedge -1 - id_5 or 1) -1) id_3 = 1;
endmodule
