Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/sys_fault/tb_isim_beh.exe -prj D:/sys_fault/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/sys_fault/ipcore_dir/ROM.vhd" into library work
Parsing VHDL file "D:/sys_fault/ipcore_dir/RAM.vhd" into library work
Parsing VHDL file "D:/sys_fault/ipcore_dir/cordic_v4_0.vhd" into library work
Parsing VHDL file "D:/sys_fault/CU.vhd" into library work
Parsing VHDL file "D:/sys_fault/system.vhd" into library work
Parsing VHDL file "D:/sys_fault/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture ram_a of entity RAM [ram_default]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture rom_a of entity ROM [rom_default]
Compiling architecture fsm_process of entity CU [cu_default]
Compiling package math_real
Compiling package bip_utils_pkg_v2_0
Compiling package std_logic_signed
Compiling package mult_gen_pkg_v11_0
Compiling package cordic_v4_0_pack
Compiling architecture behavioral of entity cordic_v4_0 [\cordic_v4_0(2,5,0,0,"virtex5","...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/XilinxCoreLib/cordic_v4_0.vhd" Line 769: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/XilinxCoreLib/cordic_v4_0.vhd" Line 905: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/XilinxCoreLib/cordic_v4_0.vhd" Line 769: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/XilinxCoreLib/cordic_v4_0.vhd" Line 905: Range is empty (null range)
Compiling architecture cordic_v4_0_a of entity cordic_v4_0 [cordic_v4_0_default]
Compiling architecture behavioral of entity system [system_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 41 VHDL Units
Built simulation executable D:/sys_fault/tb_isim_beh.exe
Fuse Memory Usage: 59936 KB
Fuse CPU Usage: 5639 ms
