Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's382_bench' from file '../rtl/s382.v'.
  Done elaborating 's382_bench'.
Mapping s382_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       8013    -826  UC_11_reg/CK --> UC_17_reg/D
 area_map         7830    -814  UC_10_reg/CK --> UC_17_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7830    -814         0 UC_10_reg/CK --> UC_17_reg/D
 incr_delay       7982    -767         0 UC_10_reg/CK --> UC_17_reg/D

  Done mapping s382_bench
  Synthesis succeeded.
  Incrementally optimizing s382_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7982    -767         0 UC_10_reg/CK --> UC_17_reg/D
 incr_delay       8034    -687         0 UC_10_reg/CK --> UC_18_reg/D
 incr_delay       8039    -687         0 UC_10_reg/CK --> UC_18_reg/D
 incr_delay       8045    -687         0 UC_10_reg/CK --> UC_18_reg/D
 init_drc         8045    -687         0 UC_10_reg/CK --> UC_18_reg/D
 init_area        8045    -687         0 UC_10_reg/CK --> UC_18_reg/D
 rem_buf          7919    -687         0 UC_19_reg/CK --> C3_Q2_reg/D
 rem_inv          7480    -687         0 UC_19_reg/CK --> C3_Q1_reg/D
 merge_bi         7396    -687         0 UC_19_reg/CK --> C3_Q1_reg/D
 glob_area        7376    -687         0 UC_19_reg/CK --> C3_Q1_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7376    -687         0 UC_19_reg/CK --> C3_Q1_reg/D
 incr_delay       7506    -687         0 UC_10_reg/CK --> UC_18_reg/D
 init_drc         7506    -687         0 UC_10_reg/CK --> UC_18_reg/D
 init_area        7506    -687         0 UC_10_reg/CK --> UC_18_reg/D
 rem_buf          7444    -687         0 UC_10_reg/CK --> UC_18_reg/D
 rem_inv          7381    -687         0 UC_10_reg/CK --> UC_18_reg/D
 glob_area        7365    -687         0 UC_10_reg/CK --> C3_Q2_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7365    -687         0 UC_10_reg/CK --> C3_Q2_reg/D
 init_area        7365    -687         0 UC_10_reg/CK --> C3_Q2_reg/D

  Done mapping s382_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:05:49 PM
  Module:                 s382_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
UC_10_reg/CK                                  0               0 R
UC_10_reg/Q         DFFSRX1      2   14.1    49     +98      98 F
g18/A                                                +0      98  
g18/Y               NOR2X1       3   18.7    76     +66     164 R
g926/B                                               +0     164  
g926/Y              NAND2X1      1    6.3    40     +40     204 F
g16/A                                                +0     204  
g16/Y               NAND2X1      1   12.6    49     +39     243 R
g15/A                                                +0     243  
g15/Y               NAND2X2      1   12.6    38     +40     284 F
g932/A                                               +0     284  
g932/Y              NAND2X2      5   36.8    57     +47     330 R
g722/A                                               +0     330  
g722/Y              INVX1        3   23.7    55     +54     384 F
g721/A                                               +0     384  
g721/Y              INVX1        2   14.4    43     +43     427 R
g930/A                                               +0     427  
g930/Y              NAND2X1      1    8.0    41     +41     468 F
g927/B                                               +0     468  
g927/Y              NOR2X1       1   18.7    77     +59     527 R
UC_18_reg/D         DFFSRX1                          +0     527  
UC_18_reg/CK        setup                     0    +160     687 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -687ps (TIMING VIOLATION)
Start-point  : UC_10_reg/CK
End-point    : UC_18_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:05:49 PM
  Module:                 s382_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1          10   313.630    gsclib 
AOI21X1          8   250.904    gsclib 
AOI22X1          3   125.454    gsclib 
CLKBUFX1         1    26.136    gsclib 
CLKBUFX2         1    31.363    gsclib 
DFFSRX1         21  3402.903    gsclib 
INVX1           39   815.451    gsclib 
INVX2            5   130.680    gsclib 
MX2X1            1    62.726    gsclib 
NAND2X1         27   705.672    gsclib 
NAND2X2          3   109.770    gsclib 
NAND3X1         10   365.900    gsclib 
NAND4X1          4   167.272    gsclib 
NOR2X1          15   392.040    gsclib 
OAI21X1          4   167.272    gsclib 
OR2X1            4   125.452    gsclib 
XOR2X1           3   172.497    gsclib 
---------------------------------------
total          159  7365.122           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        21 3402.903   46.2 
inverter          44  946.131   12.8 
buffer             2   57.499    0.8 
logic             92 2958.589   40.2 
-------------------------------------
total            159 7365.122  100.0 

Normal exit.
