<?xml version='1.0' encoding='UTF-8'?>
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.5" public="true" xsi:noNamespaceSchemaLocation="https://schemas.microchip.com/com/microchip/atdf/4.5/atdf.xsd">
  <!--
 Copyright (c) 2024 Microchip Technology Inc.

 SPDX-License-Identifier: Apache-2.0

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
  <!--
CHPMKR VERSION: 2.17.0
-->
  <file timestamp="2024-11-05T16:47:43Z"/>
  <variants xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
    <variant ordercode="PIC32CM5112GC00100-I/NA" mhc:ordercode="PIC32CM5112GC00100-I/NA" package="TQFP100" pinout="P100" speedmax="72000000" tempmin="-40" tempmax="85" vccmin="1.62" vccmax="3.63"/>
    <variant ordercode="PIC32CM5112GC00100-V/NA" mhc:ordercode="PIC32CM5112GC00100-V/NA" package="TQFP100" pinout="P100" speedmax="72000000" tempmin="-40" tempmax="105" vccmin="1.62" vccmax="3.63"/>
    <variant ordercode="PIC32CM5112GC00100-E/NA" mhc:ordercode="PIC32CM5112GC00100-E/NA" package="TQFP100" pinout="P100" speedmax="72000000" tempmin="-40" tempmax="125" vccmin="1.62" vccmax="3.63"/>
  </variants>
  <devices>
    <device name="PIC32CM5112GC00100" architecture="CORTEX-M23" family="PIC32CM" series="PIC32CMGC00">
      <address-spaces>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="little">
          <memory-segment name="BROMC_ROM" start="0x4000000" size="0x10000" type="rom" rw="R" exec="true"/>
          <memory-segment name="FCR_BFM" start="0x8000000" size="0x4000" type="flash" rw="RW" exec="true"/>
          <memory-segment name="FCR_CFM_BOOTCFG1A" start="0xA000000" size="0x1000" type="flash" rw="RW"/>
          <memory-segment name="FCR_CFM_USEROTP" start="0xA001000" size="0x1000" type="user_signatures" rw="RW"/>
          <memory-segment name="FCR_CFM_BOOTCFG1" start="0xA002000" size="0x1000" type="flash" rw="RW"/>
          <memory-segment name="FCR_CFM_ROMCFG" start="0xA003000" size="0x1000" type="flash" rw="RW"/>
          <memory-segment name="FCR_CFM_VSS0" start="0xA004000" size="0x1000" type="flash" rw="RW"/>
          <memory-segment name="FCR_CFM_VSS1" start="0xA005000" size="0x1000" type="flash" rw="RW"/>
          <memory-segment name="FCR_CFM_TEST" start="0xA006000" size="0x1000" type="flash" rw="RW"/>
          <memory-segment name="FCR_CFM_CALOTP" start="0xA007000" size="0x1000" type="other" rw="R"/>
          <memory-segment name="FCR_PFM" start="0xC000000" size="0x80000" type="flash" rw="RW" exec="true"/>
          <memory-segment name="MCRAMC_RET" start="0x20000000" size="0x00020000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="APB0_BRIDGE" start="0x44000000" size="0x00034000" type="io" rw="RW"/>
          <memory-segment name="APB1_BRIDGE" start="0x44800000" size="0x0003a000" type="io" rw="RW"/>
          <memory-segment name="APB2_BRIDGE" start="0x45000000" size="0x00010000" type="io" rw="RW"/>
          <memory-segment name="PPB" start="0xe0000000" size="0x00100000" type="io" rw="RW"/>
        </address-space>
      </address-spaces>
      <parameters>
        <param name="NUM_IRQ" value="141" caption="Number of interrupt request lines"/>
        <param name="__BKPT_NUM" value="4" caption="Number of breakpoints comparators"/>
        <param name="__CM23_REV" value="0x0000" caption="Cortex-M23 Core Revision"/>
        <param name="__ETM_PRESENT" value="0" caption="No Embedded Trace Macro implemented"/>
        <param name="__FPU_PRESENT" value="0" caption="No FPU"/>
        <param name="__MPU_NS_REGIONS" value="8" caption="Number of Non-Secure Memory Protection Regions"/>
        <param name="__MPU_PRESENT" value="1" caption="MPU implemented"/>
        <param name="__MPU_REGIONS" value="8" caption="same as __MPU_S_REGIONS"/>
        <param name="__MPU_S_REGIONS" value="8" caption="Number of Secure Memory Protection Regions"/>
        <param name="__MTB_PRESENT" value="0" caption="No Macro Trace Buffer implemented"/>
        <param name="__NVIC_PRIO_BITS" value="2" caption="Number of NVIC Priority Bits"/>
        <param name="__SAUREGION_PRESENT" value="0" caption="Number of Security Attribute Unit Regions (No SAU)"/>
        <param name="__SEC_ENABLED" value="0" caption="ARMv8-M security extensions (Trust Zone) enabled"/>
        <param name="__SYST_NUM" value="2" caption="Number of SYSTICK, include secure and non-secure SYSTICK timers"/>
        <param name="__VTOR_PRESENT" value="1" caption="Include Vector Table Offset Register"/>
        <param name="__Vendor_SysTickConfig" value="0" caption="Standard SYSTICK used"/>
        <param name="__WPT_NUM" value="2" caption="Number of watch point comparators"/>
        <param name="POWER_DOMAIN" value="PD_CORE"/>
        <param name="__ARCH_ARM" value="1"/>
        <param name="__ARCH_ARM_CORTEX_M" value="1"/>
      </parameters>
      <peripherals>
        <module name="AC" id="03784" name2="cmp_ac_u2501_v2" version="2a0">
          <instance name="AC">
            <register-group name="AC" name-in-module="AC" address-space="base" offset="0x4482A000"/>
            <signals>
              <signal group="AIN" index="0" function="B" pad="PA07"/>
              <signal group="AIN" index="1" function="B" pad="PA08"/>
              <signal group="AIN" index="2" function="B" pad="PB00"/>
              <signal group="AIN" index="3" function="B" pad="PB03"/>
              <signal group="CMP" index="0" function="B" pad="PA01" ioset="1"/>
              <signal group="CMP" index="0" function="B" pad="PA13" ioset="2"/>
              <signal group="CMP" index="1" function="B" pad="PA02" ioset="1"/>
              <signal group="CMP" index="1" function="B" pad="PB07" ioset="2"/>
            </signals>
            <parameters>
              <param name="ATEST_IMPLEMENTED" value="1" caption="Defines if the ATEST register is implemented"/>
              <param name="ATEST_SIZE" value="2" caption="Defines the number of effective bits in ATEST register"/>
              <param name="DACVALUE_BIT" value="7" caption="Defines the number of bits in DACCTRLn.VALUE"/>
              <param name="IO_INPUTS" value="4" caption="Defines the number of AC pair inputs connected to IO pins"/>
              <param name="PAIRS" value="1" caption="Defines the number of AC pairs"/>
              <param name="NUM_CMP" value="2" caption="Number of comparators"/>
              <param name="LOAD_CALIB" value="0" caption="Defines if calibration is required"/>
              <param name="GCLK_ID" value="34"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="21" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="40" caption="Instance index for AC"/>
              <param name="MCLK_ID_APB" value="50" caption="Index for AC APB clock"/>
              <param name="PAC_ID" value="40" caption="Index for AC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="ADC" id="03620" name2="adc_msh_ctrl_apb_v1" version="1b0">
          <instance name="ADC">
            <register-group name="ADC" name-in-module="ADC" address-space="base" offset="0x44818000"/>
            <signals>
              <signal group="ADC0_AIN" index="0" function="B" pad="PA03"/>
              <signal group="ADC0_AIN" index="1" function="B" pad="PA04"/>
              <signal group="ADC0_AIN" index="2" function="B" pad="PA05"/>
              <signal group="ADC0_AIN" index="3" function="B" pad="PA06"/>
              <signal group="ADC0_AIN" index="4" function="B" pad="PA07"/>
              <signal group="ADC0_AIN" index="5" function="B" pad="PA08"/>
              <signal group="ADC0_AIN" index="6" function="B" pad="PA09"/>
              <signal group="ADC0_AIN" index="7" function="B" pad="PB00"/>
              <signal group="ADC0_AIN" index="8" function="B" pad="PB03"/>
              <signal group="ADC0_AIN" index="9" function="B" pad="PB04"/>
              <signal group="ADC0_AIN" index="10" function="B" pad="PB05"/>
              <signal group="ADC0_AIN" index="11" function="B" pad="PB06"/>
              <signal group="ADC0_ANN" index="0" function="B" pad="PA04"/>
              <signal group="ADC0_ANN" index="2" function="B" pad="PA06"/>
              <signal group="ADC0_ANN" index="4" function="B" pad="PA08"/>
              <signal group="RES_TEST" index="0" function="ADC_TEST_PAD" pad="PD08"/>
              <signal group="RES_TEST" index="1" function="ADC_TEST_PAD" pad="PD09"/>
              <signal group="RES_TEST" index="2" function="ADC_TEST_PAD" pad="PD07"/>
              <signal group="RES_TEST" index="3" function="ADC_TEST_PAD" pad="PA00"/>
              <signal group="RES_TEST" index="4" function="ADC_TEST_PAD" pad="PA01"/>
              <signal group="RES_TEST" index="5" function="ADC_TEST_PAD" pad="PA02"/>
              <signal group="RES_TEST" index="6" function="ADC_TEST_PAD" pad="PA03"/>
              <signal group="RES_TEST" index="7" function="ADC_TEST_PAD" pad="PA04"/>
              <signal group="RES_TEST" index="8" function="ADC_TEST_PAD" pad="PB03"/>
              <signal group="RES_TEST" index="9" function="ADC_TEST_PAD" pad="PB04"/>
              <signal group="RES_TEST" index="10" function="ADC_TEST_PAD" pad="PB05"/>
              <signal group="RES_TEST" index="11" function="ADC_TEST_PAD" pad="PB06"/>
              <signal group="VREFH" function="VOLT_REF" pad="PA09"/>
            </signals>
            <parameters>
              <param name="APB_FIFO_DEPTH" value="16" caption="--"/>
              <param name="CHNSAR_NMBR1" value="16" caption="--"/>
              <param name="CHNSAR_NMBR2" value="0" caption="--"/>
              <param name="CHNSAR_NMBR3" value="0" caption="--"/>
              <param name="CHNSAR_NMBR4" value="0" caption="--"/>
              <param name="DCMP_NMBR" value="1" caption="--"/>
              <param name="EARLY_INTR_PRESENT" value="1" caption="--"/>
              <param name="FLTR_NMBR" value="1" caption="--"/>
              <param name="OCP_ADDR_WIDTH" value="0" caption="--"/>
              <param name="OCP_FIFO_DEPTH" value="0" caption="--"/>
              <param name="OCP_PORT_PRESENT" value="0" caption="--"/>
              <param name="SARCORE_NMBR" value="1" caption="--"/>
              <param name="TRGS_NMBR" value="16" caption="--"/>
              <param name="VREF_STARTUP_TIME" value="50" caption="--"/>
              <param name="GCLK_ID" value="33"/>
              <param name="DMAC_ID_PFFRDY" value="37"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="12" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="39" caption="Instance index for ADC"/>
              <param name="MCLK_ID_APB" value="49" caption="Index for ADC APB clock"/>
              <param name="PAC_ID" value="39" caption="Index for ADC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="AT" id="04932" name2="sec_anti_tamper_v1" version="1a0">
          <instance name="AT">
            <register-group name="AT" name-in-module="AT" address-space="base" offset="0x4500C000"/>
            <parameters>
              <param name="AT_TMPR_OSC_NUM_INV" value="881" caption="Number of inverters in tamper oscillator"/>
              <param name="AT_CTRLAPRIV_IMPLEMENTED" value="1" caption="Implement the CTRLA.PRIV bit and privilege access filtering to registers.0 = CTRLA.PRIV not implemented1 = CTRLA.PRIV implemented"/>
              <param name="AT_WPCTRL_IMPLEMENTED" value="0" caption="Implement the WPCTRL register for write protection. 1 = Use WPCTRL register is preset . Used to control write protection enable/disable. 0 = No WPCTRL sfr, only used in legacy device with a PACUse at_wrprot to control write protection enable/disable"/>
              <param name="AT_WPCTRL_KEY" value="0x412054" caption="WPCTRL 24-bit key value. See register description for usage.Set to a unique value for each macro. ASCII of &quot;A T&quot;"/>
              <param name="BRIDGE_ID" value="2" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="6" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="45" caption="Instance index for AT"/>
              <param name="MCLK_ID_APB" value="56" caption="Index for AT APB clock"/>
              <param name="PAC_ID" value="45" caption="Index for AT registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="BROMC" id="04402" name2="prm_boot_ahb_v2" version="2a0">
          <instance name="BROMC">
            <register-group name="BROMC" name-in-module="BROMC" address-space="base" offset="0x44804000"/>
            <parameters>
              <param name="BROMC_PADDR_MSB" value="12" caption="--"/>
              <param name="BROMC_PDATA_MSB" value="31" caption="--"/>
              <param name="BROMC_PSTRB_MSB" value="3" caption="--"/>
              <param name="BROMC_PPROT_MSB" value="5" caption="--"/>
              <param name="BROMC_ROM_ADDR_MSB" value="13" caption="--"/>
              <param name="BROMC_ROM_DATA_MSB" value="31" caption="--"/>
              <param name="BROMC_ROM_DATA_SIZE" value="16384" caption="--"/>
              <param name="BROMC_ROM_PRMWS_DEFAULT" value="0" caption="--"/>
              <param name="BROMC_ROM_KEN" value="0" caption="--"/>
              <param name="BROMC_ROM_CRC_EN" value="1" caption="--"/>
              <param name="BROMC_ROM_SPLIT" value="0x3400" caption="(8K for PK code)  (Note: This parameter may change once boot and PK code sizes are known)"/>
              <param name="BROMC_BOOTCRC_MODE" value="2" caption="--"/>
              <param name="BROMC_FUSES_DATA_MSB" value="127" caption="See Flash Control Chapter for Values"/>
              <param name="BROMC_FUSES_RDY_MSB" value="14" caption="See Flash Control Chapter for Values"/>
              <param name="BROMC_FUSES_UCFG_ROWID" value="14" caption="See Chapter 5 CCFG Fuse map for Values"/>
              <param name="BROMC_FUSES_UCFG_START" value="0" caption="See Chapter 5 CCFG Fuse map for Values"/>
              <param name="BROMC_CTRLAPRIV_IMPLEMENTED" value="1" caption="--"/>
              <param name="BROMC_WPCTRL_IMPLEMENTED" value="0" caption="--"/>
              <param name="BROMC_WPCTRL_KEY" value="0x42524F" caption="--"/>
              <param name="BROMC_NUM_COOLDN_CYCLES" value="2" caption="--"/>
              <param name="BROMC_NUM_WARMUP_CYCLES" value="2" caption="--"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="2" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="23" caption="Instance index for BROMC"/>
              <param name="MCLK_ID_AHB" value="32" caption="Index for BROMC AHB clock"/>
              <param name="MCLK_ID_APB" value="33" caption="Index for BROMC APB clock"/>
              <param name="PAC_ID" value="23" caption="Index for BROMC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="CAN" id="05010" name2="can_fd_apb_v1" version="1a0">
          <instance name="CAN0">
            <register-group name="CAN0" name-in-module="CAN" address-space="base" offset="0x4402E000"/>
            <signals>
              <signal group="RX" function="H" pad="PA10" ioset="3"/>
              <signal group="RX" function="H" pad="PC01" ioset="1"/>
              <signal group="RX" function="H" pad="PD06" ioset="2"/>
              <signal group="TX" function="H" pad="PA11" ioset="3"/>
              <signal group="TX" function="H" pad="PC02" ioset="1"/>
              <signal group="TX" function="H" pad="PD08" ioset="2"/>
            </signals>
            <parameters>
              <param name="ECC_ERR_IMPLEMENTED" value="0" caption="ECC error implemented?"/>
              <param name="INTERNAL_TB_SOF" value="3" caption="0: No SOF and no internal Time base, 1: SOF and no internal Time"/>
              <param name="MSG_RAM_ADDR" value="0x20" caption="8-bits MSB"/>
              <param name="NUMBER_TS" value="1" caption="0: 4 Timestamp reg, 1: 8 timestamp reg, 2: 16 timestamp reg"/>
              <param name="PRIV_IMPLEMENTED" value="1" caption="Privilege access is implemented? 0: CTRLA.PRIV bit not implemented, 1: CTRLA.PRIV bit implemented"/>
              <param name="RXD_SYNC_METHOD" value="0" caption="RXD Synchronization Method"/>
              <param name="SYNT_TIMESTAMP" value="0x00000" caption="CAN_SYNT_TIMESTAMP[19:16]: CREL.YEAR reset value (BCD-coded),CAN_SYNT_TIMESTAMP[15:8]: CREL.MON reset value (BCD-coded), CAN_SYNT_TIMESTAMP[7:0]: CREL.DAY reset value (BCD-coded)"/>
              <param name="WPCTRL_IMPLEMENTED" value="0" caption="Write protection control register implemented?"/>
              <param name="WPCTRL_KEY" value="0x43414E" caption="Write protection 24 bit key"/>
              <param name="GCLK_ID" value="6"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="23" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="17" caption="Instance index for CAN0"/>
              <param name="MCLK_ID_AHB" value="23" caption="Index for CAN0 AHB clock"/>
              <param name="PAC_ID" value="17" caption="Index for CAN0 registers write protection"/>
            </parameters>
          </instance>
          <instance name="CAN1">
            <register-group name="CAN1" name-in-module="CAN" address-space="base" offset="0x44030000"/>
            <signals>
              <signal group="RX" function="H" pad="PA00" ioset="2"/>
              <signal group="RX" function="H" pad="PC05" ioset="1"/>
              <signal group="RX" function="H" pad="PD12" ioset="3"/>
              <signal group="TX" function="H" pad="PA01" ioset="2"/>
              <signal group="TX" function="H" pad="PC06" ioset="1"/>
              <signal group="TX" function="H" pad="PD13" ioset="3"/>
            </signals>
            <parameters>
              <param name="ECC_ERR_IMPLEMENTED" value="0" caption="ECC error implemented?"/>
              <param name="INTERNAL_TB_SOF" value="3" caption="0: No SOF and no internal Time base, 1: SOF and no internal Time"/>
              <param name="MSG_RAM_ADDR" value="0x20" caption="8-bits MSB"/>
              <param name="NUMBER_TS" value="1" caption="0: 4 Timestamp reg, 1: 8 timestamp reg, 2: 16 timestamp reg"/>
              <param name="PRIV_IMPLEMENTED" value="1" caption="Privilege access is implemented? 0: CTRLA.PRIV bit not implemented, 1: CTRLA.PRIV bit implemented"/>
              <param name="RXD_SYNC_METHOD" value="0" caption="RXD Synchronization Method"/>
              <param name="SYNT_TIMESTAMP" value="0x00000" caption="CAN_SYNT_TIMESTAMP[19:16]: CREL.YEAR reset value (BCD-coded),CAN_SYNT_TIMESTAMP[15:8]: CREL.MON reset value (BCD-coded), CAN_SYNT_TIMESTAMP[7:0]: CREL.DAY reset value (BCD-coded)"/>
              <param name="WPCTRL_IMPLEMENTED" value="0" caption="Write protection control register implemented?"/>
              <param name="WPCTRL_KEY" value="0x43414E" caption="Write protection 24 bit key"/>
              <param name="GCLK_ID" value="7"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="24" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="18" caption="Instance index for CAN1"/>
              <param name="MCLK_ID_AHB" value="24" caption="Index for CAN1 AHB clock"/>
              <param name="PAC_ID" value="18" caption="Index for CAN1 registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="CCL" id="03628" name2="cla_ccl_u2225_v2" version="2b0">
          <instance name="CCL0">
            <register-group name="CCL0" name-in-module="CCL" address-space="base" offset="0x4482E000"/>
            <signals>
              <signal group="IN" index="0" function="I" pad="PC12" ioset="2"/>
              <signal group="IN" index="0" function="I" pad="PC01" ioset="1"/>
              <signal group="IN" index="1" function="I" pad="PC02" ioset="1"/>
              <signal group="IN" index="1" function="I" pad="PC14" ioset="2"/>
              <signal group="IN" index="2" function="I" pad="PC15" ioset="2"/>
              <signal group="IN" index="2" function="I" pad="PC09" ioset="1"/>
              <signal group="IN" index="3" function="I" pad="PD00" ioset="1"/>
              <signal group="IN" index="3" function="I" pad="PD18" ioset="2"/>
              <signal group="IN" index="4" function="I" pad="PD01" ioset="1"/>
              <signal group="IN" index="4" function="I" pad="PD17" ioset="2"/>
              <signal group="IN" index="5" function="I" pad="PD10" ioset="1"/>
              <signal group="IN" index="5" function="I" pad="PD19" ioset="2"/>
              <signal group="IN" index="6" function="I" pad="PA00" ioset="1"/>
              <signal group="IN" index="6" function="I" pad="PA14" ioset="2"/>
              <signal group="IN" index="7" function="I" pad="PA01" ioset="1"/>
              <signal group="IN" index="7" function="I" pad="PA15" ioset="2"/>
              <signal group="IN" index="8" function="I" pad="PA10" ioset="1"/>
              <signal group="IN" index="8" function="I" pad="PA18" ioset="2"/>
              <signal group="IN" index="9" function="I" pad="PB12" ioset="2"/>
              <signal group="IN" index="9" function="I" pad="PB05" ioset="1"/>
              <signal group="IN" index="10" function="I" pad="PB14" ioset="2"/>
              <signal group="IN" index="10" function="I" pad="PB06" ioset="1"/>
              <signal group="IN" index="11" function="I" pad="PB15" ioset="2"/>
              <signal group="IN" index="11" function="I" pad="PB10" ioset="1"/>
              <signal group="OUT" index="0" function="I" pad="PC13" ioset="2"/>
              <signal group="OUT" index="0" function="I" pad="PC03" ioset="1"/>
              <signal group="OUT" index="1" function="I" pad="PD14" ioset="2"/>
              <signal group="OUT" index="1" function="I" pad="PD08" ioset="1"/>
              <signal group="OUT" index="2" function="I" pad="PA02" ioset="1"/>
              <signal group="OUT" index="2" function="I" pad="PA19" ioset="2"/>
              <signal group="OUT" index="3" function="I" pad="PB16" ioset="2"/>
              <signal group="OUT" index="3" function="I" pad="PC00" ioset="1"/>
            </signals>
            <parameters>
              <param name="LUT_NUM" value="4" caption="Number of LUT in a CCL"/>
              <param name="GCLK_ID" value="36"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="23" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="42" caption="Instance index for CCL0"/>
              <param name="MCLK_ID_APB" value="52" caption="Index for CCL0 APB clock"/>
              <param name="PAC_ID" value="42" caption="Index for CCL0 registers write protection"/>
            </parameters>
          </instance>
          <instance name="CCL1">
            <register-group name="CCL1" name-in-module="CCL" address-space="base" offset="0x44830000"/>
            <signals>
              <signal group="IN" index="0" function="I" pad="PC11" ioset="2"/>
              <signal group="IN" index="0" function="I" pad="PC04" ioset="1"/>
              <signal group="IN" index="1" function="I" pad="PC17" ioset="2"/>
              <signal group="IN" index="1" function="I" pad="PC05" ioset="1"/>
              <signal group="IN" index="2" function="I" pad="PC16" ioset="2"/>
              <signal group="IN" index="2" function="I" pad="PC10" ioset="1"/>
              <signal group="IN" index="3" function="I" pad="PD06" ioset="1"/>
              <signal group="IN" index="3" function="I" pad="PD20" ioset="2"/>
              <signal group="IN" index="4" function="I" pad="PD16" ioset="2"/>
              <signal group="IN" index="4" function="I" pad="PD07" ioset="1"/>
              <signal group="IN" index="5" function="I" pad="PD11" ioset="1"/>
              <signal group="IN" index="5" function="I" pad="PD12" ioset="2"/>
              <signal group="IN" index="6" function="I" pad="PA16" ioset="2"/>
              <signal group="IN" index="6" function="I" pad="PA09" ioset="1"/>
              <signal group="IN" index="7" function="I" pad="PA17" ioset="2"/>
              <signal group="IN" index="7" function="I" pad="PA06" ioset="1"/>
              <signal group="IN" index="8" function="I" pad="PA11" ioset="1"/>
              <signal group="IN" index="8" function="I" pad="PA12" ioset="2"/>
              <signal group="IN" index="9" function="I" pad="PB11" ioset="2"/>
              <signal group="IN" index="9" function="I" pad="PB04" ioset="1"/>
              <signal group="IN" index="10" function="I" pad="PB13" ioset="2"/>
              <signal group="IN" index="10" function="I" pad="PB03" ioset="1"/>
              <signal group="IN" index="11" function="I" pad="PB07" ioset="2"/>
              <signal group="IN" index="11" function="I" pad="PB08" ioset="1"/>
              <signal group="OUT" index="0" function="I" pad="PC19" ioset="2"/>
              <signal group="OUT" index="0" function="I" pad="PC06" ioset="1"/>
              <signal group="OUT" index="1" function="I" pad="PD15" ioset="2"/>
              <signal group="OUT" index="1" function="I" pad="PD09" ioset="1"/>
              <signal group="OUT" index="2" function="I" pad="PA05" ioset="1"/>
              <signal group="OUT" index="2" function="I" pad="PA20" ioset="2"/>
              <signal group="OUT" index="3" function="I" pad="PB00" ioset="1"/>
              <signal group="OUT" index="3" function="I" pad="PB17" ioset="2"/>
            </signals>
            <parameters>
              <param name="LUT_NUM" value="4" caption="Number of LUT in a CCL"/>
              <param name="GCLK_ID" value="37"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="24" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="43" caption="Instance index for CCL1"/>
              <param name="MCLK_ID_APB" value="53" caption="Index for CCL1 APB clock"/>
              <param name="PAC_ID" value="43" caption="Index for CCL1 registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="CoreDebug" id="SYSTEM_IP" version="1.0.0">
          <instance name="CoreDebug">
            <register-group name="CoreDebug" name-in-module="CoreDebug" address-space="base" offset="0xE000EDF0"/>
          </instance>
        </module>
        <module name="DIB" id="SYSTEM_IP" version="1.0.0">
          <instance name="DIB">
            <register-group name="DIB" name-in-module="DIB" address-space="base" offset="0xE000EFB0"/>
          </instance>
        </module>
        <module name="DMAC" id="dma_u2223_v2" name2="dma_u2223_v2" version="2i0">
          <instance name="DMAC">
            <register-group name="DMAC" name-in-module="DMAC" address-space="base" offset="0x44802000"/>
            <parameters>
              <param name="CH_NUM" value="8" caption="--"/>
              <param name="EVIN_NUM" value="4" caption="--"/>
              <param name="EVOUT_NUM" value="4" caption="--"/>
              <param name="LVL_NUM" value="4" caption="--"/>
              <param name="QOSCTRL_D_RESETVALUE" value="2" caption="--"/>
              <param name="QOSCTRL_F_RESETVALUE" value="2" caption="--"/>
              <param name="QOSCTRL_WRB_RESETVALUE" value="2" caption="--"/>
              <param name="SPLIT_IRQ_NUM" value="4" caption="--"/>
              <param name="TRIG_NUM" value="43" caption="--"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="1" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="21" caption="Instance index for DMAC"/>
              <param name="MCLK_ID_AHB" value="28" caption="Index for DMAC AHB clock"/>
              <param name="MCLK_ID_APB" value="29" caption="Index for DMAC APB clock"/>
              <param name="PAC_ID" value="21" caption="Index for DMAC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="DSU" id="04465" name2="icd_dsu_v1" version="1a0">
          <instance name="DSU">
            <register-group name="DSU" name-in-module="DSU" address-space="base" offset="0x44000000"/>
            <signals>
              <signal group="MSA" function="DSU_MSA" pad="PC05"/>
              <signal group="SWCCSTAT" function="DSU_SWCCSTAT" pad="PC06"/>
            </signals>
            <parameters>
              <param name="DSU_BASE_ADDR_INTERNAL" value="0x44000000" caption="--"/>
              <param name="DSU_CPU_NUM" value="0" caption="--"/>
              <param name="DSU_TZ_IMPLEMENTED" value="1" caption="--"/>
              <param name="DSU_CORESIGHT_REVISION" value="0x0" caption="--"/>
              <param name="DSU_CORESIGHT_ENTRY" value="0xE00FF001 0x0 0x0 0x0" caption="--"/>
              <param name="DSU_ID_MASKID" value="0x00" caption="Microchip Device Mask ID which provides the value for bits [15:8] of the ID - Part Number."/>
              <param name="DSU_ID_VER" value="0x0" caption="ID Version Code provides the Mask Revision value for the device. Use metal changeable cells to configure this value."/>
              <param name="DSU_SD_KEY" value="0xFFABAFD0" caption="--"/>
              <param name="DSU_DCFG_MASK" value="0xFF0FFF0F 0x10FC7F80 0xC0800203 0x0 0x0 0x0 0x0 0x0" caption="--"/>
              <param name="DSU_DAL1_VAL" value="0x55" caption="--"/>
              <param name="DSU_DAL2_VAL" value="0xAA" caption="--"/>
              <param name="DSU_CTRLAPRIV_IMPLEMENTED" value="1" caption="--"/>
              <param name="DSU_CTRLB_IMPLEMENTED_MASK" value="0x00000000" caption="--"/>
              <param name="DSU_WPCTRL_IMPLEMENTED" value="0" caption="--"/>
              <param name="DSU_WPCTRL_KEY" value="0x445355" caption="--"/>
              <param name="DSU_PRVKEY_IMPLEMENTED" value="0" caption="key sourced by PUF, not DSU"/>
              <param name="DSU_BRCTRL_KEY" value="0x445355" caption="--"/>
              <param name="DSU_TDID_DIE" value="0x00" caption="--"/>
              <param name="DSU_TDID_MASK" value="0x00" caption="--"/>
              <param name="DSU_SWCCS_IMPLEMENTED" value="1" caption="--"/>
              <param name="DSU_TESTMODE_IMPLEMENTED_MASK" value="0x000007FF 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="DSU_FUSES_DATA_MSB" value="127" caption="128-bit bus"/>
              <param name="DSU_FUSES_RDY_MSB" value="14" caption="15 bit fuse ready bus"/>
              <param name="DSU_FUSES_ID_DEVID_START" value="24" caption="DEVID field is DSUCFG0[31:24]"/>
              <param name="DSU_FUSES_ID_DEVID_SIZE" value="8" caption="--"/>
              <param name="DSU_FUSES_ID_DEVID_ROWID" value="8" caption="DEVID on RowID Index = 8"/>
              <param name="DSU_FUSES_DCFG_START" value="0 32 64 96 0 32 64 96" caption="--"/>
              <param name="DSU_FUSES_DCFG_SIZE" value="32 32 32 32 32 32 32 32" caption="--"/>
              <param name="DSU_FUSES_DCFG_ROWID" value="8 8 8 8 9 9 9 9" caption="DSUCFG7-0 = FCCFG39-32"/>
              <param name="DMAC_ID_DCC0" value="1"/>
              <param name="DMAC_ID_DCC1" value="2"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="0" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="0" caption="Instance index for DSU"/>
              <param name="MCLK_ID_AHB" value="0" caption="Index for DSU AHB clock"/>
              <param name="PAC_ID" value="0" caption="Index for DSU registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="DWT" id="SYSTEM_IP" version="1.0.0">
          <instance name="DWT">
            <register-group name="DWT" name-in-module="DWT" address-space="base" offset="0xE0001000"/>
            <parameters>
              <param name="__WPT_NUM" value="2" caption="Number of DWT watchpoint comparators"/>
            </parameters>
          </instance>
        </module>
        <module name="EIC" id="03706" name2="int_eic_u2804_v1" version="1b0">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0x44020000"/>
            <signals>
              <signal group="EXTINT" index="0" function="A" pad="PA00"/>
              <signal group="EXTINT" index="0" function="A" pad="PA16"/>
              <signal group="EXTINT" index="0" function="A" pad="PB00"/>
              <signal group="EXTINT" index="0" function="A" pad="PB15"/>
              <signal group="EXTINT" index="0" function="A" pad="PC00"/>
              <signal group="EXTINT" index="0" function="A" pad="PC16"/>
              <signal group="EXTINT" index="0" function="A" pad="PD18"/>
              <signal group="EXTINT" index="1" function="A" pad="PA01"/>
              <signal group="EXTINT" index="1" function="A" pad="PA17"/>
              <signal group="EXTINT" index="1" function="A" pad="PB01"/>
              <signal group="EXTINT" index="1" function="A" pad="PB16"/>
              <signal group="EXTINT" index="1" function="A" pad="PC01"/>
              <signal group="EXTINT" index="1" function="A" pad="PC17"/>
              <signal group="EXTINT" index="1" function="A" pad="PD01"/>
              <signal group="EXTINT" index="1" function="A" pad="PD19"/>
              <signal group="EXTINT" index="2" function="A" pad="PA02"/>
              <signal group="EXTINT" index="2" function="A" pad="PA18"/>
              <signal group="EXTINT" index="2" function="A" pad="PB02"/>
              <signal group="EXTINT" index="2" function="A" pad="PB12"/>
              <signal group="EXTINT" index="2" function="A" pad="PB17"/>
              <signal group="EXTINT" index="2" function="A" pad="PC02"/>
              <signal group="EXTINT" index="2" function="A" pad="PC18"/>
              <signal group="EXTINT" index="2" function="A" pad="PD04"/>
              <signal group="EXTINT" index="2" function="A" pad="PD20"/>
              <signal group="EXTINT" index="3" function="A" pad="PA03"/>
              <signal group="EXTINT" index="3" function="A" pad="PA19"/>
              <signal group="EXTINT" index="3" function="A" pad="PB03"/>
              <signal group="EXTINT" index="3" function="A" pad="PC03"/>
              <signal group="EXTINT" index="3" function="A" pad="PC19"/>
              <signal group="EXTINT" index="3" function="A" pad="PD05"/>
              <signal group="EXTINT" index="4" function="A" pad="PA04"/>
              <signal group="EXTINT" index="4" function="A" pad="PA20"/>
              <signal group="EXTINT" index="4" function="A" pad="PB04"/>
              <signal group="EXTINT" index="4" function="A" pad="PC04"/>
              <signal group="EXTINT" index="4" function="A" pad="PD07"/>
              <signal group="EXTINT" index="5" function="A" pad="PA05"/>
              <signal group="EXTINT" index="5" function="A" pad="PB05"/>
              <signal group="EXTINT" index="5" function="A" pad="PC05"/>
              <signal group="EXTINT" index="5" function="A" pad="PD08"/>
              <signal group="EXTINT" index="6" function="A" pad="PA06"/>
              <signal group="EXTINT" index="6" function="A" pad="PB06"/>
              <signal group="EXTINT" index="6" function="A" pad="PC06"/>
              <signal group="EXTINT" index="6" function="A" pad="PD09"/>
              <signal group="EXTINT" index="7" function="A" pad="PA07"/>
              <signal group="EXTINT" index="8" function="A" pad="PA08"/>
              <signal group="EXTINT" index="8" function="A" pad="PB07"/>
              <signal group="EXTINT" index="8" function="A" pad="PD10"/>
              <signal group="EXTINT" index="9" function="A" pad="PA09"/>
              <signal group="EXTINT" index="9" function="A" pad="PB08"/>
              <signal group="EXTINT" index="9" function="A" pad="PC09"/>
              <signal group="EXTINT" index="9" function="A" pad="PD11"/>
              <signal group="EXTINT" index="10" function="A" pad="PA10"/>
              <signal group="EXTINT" index="10" function="A" pad="PB09"/>
              <signal group="EXTINT" index="10" function="A" pad="PC10"/>
              <signal group="EXTINT" index="10" function="A" pad="PD12"/>
              <signal group="EXTINT" index="11" function="A" pad="PA11"/>
              <signal group="EXTINT" index="11" function="A" pad="PB10"/>
              <signal group="EXTINT" index="11" function="A" pad="PC11"/>
              <signal group="EXTINT" index="11" function="A" pad="PD13"/>
              <signal group="EXTINT" index="12" function="A" pad="PA12"/>
              <signal group="EXTINT" index="12" function="A" pad="PB11"/>
              <signal group="EXTINT" index="12" function="A" pad="PC12"/>
              <signal group="EXTINT" index="12" function="A" pad="PD14"/>
              <signal group="EXTINT" index="13" function="A" pad="PA13"/>
              <signal group="EXTINT" index="13" function="A" pad="PC13"/>
              <signal group="EXTINT" index="13" function="A" pad="PD15"/>
              <signal group="EXTINT" index="14" function="A" pad="PA14"/>
              <signal group="EXTINT" index="14" function="A" pad="PB13"/>
              <signal group="EXTINT" index="14" function="A" pad="PC14"/>
              <signal group="EXTINT" index="14" function="A" pad="PD16"/>
              <signal group="EXTINT" index="15" function="A" pad="PA15"/>
              <signal group="EXTINT" index="15" function="A" pad="PB14"/>
              <signal group="EXTINT" index="15" function="A" pad="PC15"/>
              <signal group="EXTINT" index="15" function="A" pad="PD17"/>
              <signal group="NMI" function="A" pad="PD00"/>
            </signals>
            <parameters>
              <param name="EXTINT_NUM" value="16" caption="--"/>
              <param name="NUMBER_OF_CONFIG_REGS" value="2" caption="=(EIC_EXTINT_NUM +7) / 8"/>
              <param name="NUMBER_OF_INTERRUPTS" value="16" caption="=(EIC_EXTINT_NUM)"/>
              <param name="SECURE_IMPLEMENTED" value="1" caption="--"/>
              <param name="GCLK_ID" value="5"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="16" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="13" caption="Instance index for EIC"/>
              <param name="MCLK_ID_APB" value="13" caption="Index for EIC APB clock"/>
              <param name="PAC_ID" value="13" caption="Index for EIC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="EVSYS" id="03601" name2="ptg_evsys_u2504_v2" version="2b0">
          <instance name="EVSYS">
            <register-group name="EVSYS" name-in-module="EVSYS" address-space="base" offset="0x44806000"/>
            <parameters>
              <param name="ASYNCHRONOUS_CHANNELS" value="0xFFFFF000" caption="--"/>
              <param name="CHANNELS" value="12" caption="--"/>
              <param name="CHANNELS_BITS" value="4" caption="=LEN( BIN(EVSYS_CHANNELS-1)) - 2)derived parameter"/>
              <param name="GENERATORS" value="90" caption="Should be 90"/>
              <param name="GENERATORS_BITS" value="7" caption="=LEN( BIN(EVSYS_GENERATORS-1)) - 2)derived parameter"/>
              <param name="SECURE_IMPLEMENTED" value="0" caption="--"/>
              <param name="SPLIT_IRQ_NUM" value="12" caption="--"/>
              <param name="SYNCH_NUM" value="12" caption="--"/>
              <param name="SYNCH_NUM_BITS" value="4" caption="=LEN( BIN(EVSYS_SYNCH_NUM-1)) - 2)derived parameter"/>
              <param name="USERS" value="62" caption="Should be 62"/>
              <param name="USERS_BITS" value="6" caption="=LEN( BIN(EVSYS_USERS-1)) - 2)derived parameter"/>
              <param name="USERS_GROUPS" value="2" caption="=(EVSYS_USERS+31) / 32derived parameter"/>
              <param name="GCLK_ID_CH0" value="8"/>
              <param name="GCLK_ID_CH1" value="9"/>
              <param name="GCLK_ID_CH2" value="10"/>
              <param name="GCLK_ID_CH3" value="11"/>
              <param name="GCLK_ID_CH4" value="12"/>
              <param name="GCLK_ID_CH5" value="13"/>
              <param name="GCLK_ID_CH6" value="14"/>
              <param name="GCLK_ID_CH7" value="15"/>
              <param name="GCLK_ID_CH8" value="16"/>
              <param name="GCLK_ID_CH9" value="17"/>
              <param name="GCLK_ID_CH10" value="18"/>
              <param name="GCLK_ID_CH11" value="19"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="3" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="25" caption="Instance index for EVSYS"/>
              <param name="MCLK_ID_APB" value="35" caption="Index for EVSYS APB clock"/>
              <param name="PAC_ID" value="25" caption="Index for EVSYS registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="FCR" id="04972" name2="pfm_ctrlr_apb_v2" version="2a0">
          <instance name="FCR">
            <register-group name="FCR" name-in-module="FCR" address-space="base" offset="0x44002000"/>
            <parameters>
              <param name="FCR_AHB_PORTS_NB" value="1" caption="--"/>
              <param name="FCR_CTRLAPRIV_IMPLEMENTED" value="1" caption="--"/>
              <param name="FCR_INTFLAGSET_IMPLEMENTED" value="1" caption="--"/>
              <param name="FCR_WPCTRL_IMPLEMENTED" value="0" caption="--"/>
              <param name="FCR_WPCTRL_KEY" value="0x464352" caption="--"/>
              <param name="FCR_PDMO_MSB" value="7" caption="--"/>
              <param name="FCR_PFM_ADDR_BASE" value="0x0C000000" caption="--"/>
              <param name="FCR_BFM_ADDR_BASE" value="0x08000000" caption="--"/>
              <param name="FCR_CFM_ADDR_BASE" value="0x0A000000" caption="--"/>
              <param name="FCR_FCD_ADDR_BASE" value="0x0B000000" caption="--"/>
              <param name="FCR_VSS_CFG0_BASE" value="0x0A004000" caption="--"/>
              <param name="FCR_VSS_CFG1_BASE" value="0x0A005000" caption="--"/>
              <param name="FCR_VSS_CFG2_BASE" value="0" caption="--"/>
              <param name="FCR_VSS_CFG3_BASE" value="0" caption="--"/>
              <param name="FCR_VSS_CFG4_BASE" value="0" caption="--"/>
              <param name="FCR_VSS_CFG5_BASE" value="0" caption="--"/>
              <param name="FCR_CRC_PRESENT" value="1" caption="--"/>
              <param name="FCR_FLT_PRESENT" value="1" caption="--"/>
              <param name="FCR_ECC_PRESENT" value="1" caption="--"/>
              <param name="FCR_PCHE_PRESENT" value="1" caption="--"/>
              <param name="FCR_PCHE_AHB_NUM" value="0" caption="--"/>
              <param name="FCR_PCHE_NUM_LINES" value="4" caption="--"/>
              <param name="FCR_PCHE_TAG_MASK" value="0xF9F8000F" caption="--"/>
              <param name="FCR_FUSES_READY_CYCLES" value="2" caption="--"/>
              <param name="FCR_FUSES_DATA_CYCLES" value="4" caption="--"/>
              <param name="FUSES_RDY_MSB" value="14" caption="--"/>
              <param name="FUSES_DATA_MSB" value="127" caption="--"/>
              <param name="FCR_HDATA_SIZE" value="32" caption="--"/>
              <param name="FCR_F1RR_ADDR" value="0x0A007000" caption="--"/>
              <param name="FCR_F2RR_ADDR" value="0" caption="Not applicable for QSilver"/>
              <param name="FCR_RR_NUM_READS" value="1" caption="--"/>
              <param name="FCR_NUM_RR_SFR" value="1" caption="--"/>
              <param name="FCR_FFF_ADDR" value="0x0A007040" caption="--"/>
              <param name="FCR_NOT_FFF_VALUE" value="0xA5A5A5A5" caption="--"/>
              <param name="FCR_OTPLOCK_ADDR" value="0x0A007060" caption="--"/>
              <param name="FCR_CAL_ADDR" value="0x0A007080" caption="--"/>
              <param name="FCR_CAL_NUM_READS" value="14" caption="--"/>
              <param name="FCR_PBUCFG_ADDR" value="0x0A003400" caption="--"/>
              <param name="FCR_PERIOD_MIN" value="75" caption="--"/>
              <param name="FCR_PERIOD_NOM" value="116" caption="--"/>
              <param name="FCR_TCALH_NS" value="10000" caption="--"/>
              <param name="PFM_NUM_PANELS" value="1" caption="--"/>
              <param name="PFM_PNL_ADDR_MSB" value="18" caption="--"/>
              <param name="PFM_SYS_ADDR_MSB" value="18" caption="--"/>
              <param name="PFM_ROW_ADDR_MSB" value="9" caption="--"/>
              <param name="PFM_PAGE_ADDR_MSB" value="11" caption="--"/>
              <param name="PFM_PNL_DATA_MSB" value="139" caption="--"/>
              <param name="PFM_DATA_MSB" value="127" caption="--"/>
              <param name="PFM_PNL_WDATA_MSB" value="34" caption="Parameter only in DOS Rev C, not in RTL"/>
              <param name="PFM_NUM_RR" value="2" caption="--"/>
              <param name="PFM_SRHT_PRESENT" value="0" caption="--"/>
              <param name="BFM_PNL_ADDR_MSB" value="13" caption="--"/>
              <param name="BFM_SYS_ADDR_MSB" value="13" caption="--"/>
              <param name="CFM_PNL_ADDR_MSB" value="14" caption="--"/>
              <param name="CFM_SYS_ADDR_MSB" value="14" caption="--"/>
              <param name="NVR_NUM_PAGES" value="12" caption="--"/>
              <param name="PFM_TDPDH_NS" value="5000" caption="--"/>
              <param name="PFM_TDPDS_NS" value="100" caption="--"/>
              <param name="PFM_TMS_NS" value="5000" caption="See Note 2"/>
              <param name="PFM_TMH_NS" value="100" caption="See Note 2"/>
              <param name="PFM_TRT_NS" value="500" caption="--"/>
              <param name="PFM_TRHR_NS" value="1000" caption="--"/>
              <param name="PFM_TONWAIT_NS" value="6000" caption="--"/>
              <param name="PFM_TLKCFG_NS" value="1000" caption="--"/>
              <param name="PFM_ACC_NS" value="25" caption="--"/>
              <param name="PFM_ACC_HT_NS" value="30" caption="--"/>
              <param name="PFM_ACC_RECALL_NS" value="70" caption="--"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="1" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="1" caption="Instance index for FCR"/>
              <param name="MCLK_ID_AHB" value="1" caption="Index for FCR AHB clock"/>
              <param name="PAC_ID" value="1" caption="Index for FCR registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="FCW" id="04971" name2="pfm_ctrlw_apb_v2" version="2a0">
          <instance name="FCW">
            <register-group name="FCW" name-in-module="FCW" address-space="base" offset="0x44004000"/>
            <parameters>
              <param name="FCW_CTRLAPRIV_IMPLEMENTED" value="1" caption="--"/>
              <param name="FCW_INTFLAGSET_IMPLEMENTED" value="1" caption="--"/>
              <param name="FCW_WPCTRL_IMPLEMENTED" value="0" caption="--"/>
              <param name="FCW_WPCTRL_KEY" value="0x464357" caption="--"/>
              <param name="FCW_PFM_ADDR_BASE" value="0x0C000000" caption="--"/>
              <param name="FCW_BFM_ADDR_BASE" value="0x08000000" caption="--"/>
              <param name="FCW_CFM_ADDR_BASE" value="0x0A000000" caption="--"/>
              <param name="FCW_VSS_CFG0_BASE" value="0x0A004000" caption="--"/>
              <param name="FCW_VSS_CFG1_BASE" value="0x0A005000" caption="--"/>
              <param name="FCW_VSS_CFG2_BASE" value="0" caption="Not applicable for QS"/>
              <param name="FCW_VSS_CFG3_BASE" value="0" caption="Not applicable for QS"/>
              <param name="FCW_VSS_CFG4_BASE" value="0" caption="Not applicable for QS"/>
              <param name="FCW_VSS_CFG5_BASE" value="0" caption="Not applicable for QS"/>
              <param name="FCW_PWP_REGIONS" value="4" caption="--"/>
              <param name="FCW_PWP_MSB" value="6" caption="--"/>
              <param name="FCW_TAMPER_PRESENT" value="1" caption="--"/>
              <param name="FCW_TAMPER_ADDR" value="0x0A003200" caption="--"/>
              <param name="FCW_TAMPER_DATA" value="0x00000000" caption="--"/>
              <param name="FCW_SD_USE_CPCNT" value="1" caption="--"/>
              <param name="FCW_NUM_DATA_SFR" value="4" caption="(PFM_DATA_MSB+1)/32"/>
              <param name="FCW_TPAR_MSB" value="3" caption="(PFM_PNL_DATA_MSB - PFM_DATA_MSB)/4"/>
              <param name="FCW_PERIOD_MIN" value="75" caption="--"/>
              <param name="FCW_PERIOD_NOM" value="116" caption="--"/>
              <param name="PFM_SIZE" value="6" caption="--"/>
              <param name="PFM_NUM_PANELS" value="1" caption="--"/>
              <param name="PFM_PNL_ADDR_MSB" value="18" caption="--"/>
              <param name="PFM_SYS_ADDR_MSB" value="18" caption="--"/>
              <param name="PFM_ROW_ADDR_MSB" value="9" caption="--"/>
              <param name="PFM_PAGE_ADDR_MSB" value="11" caption="--"/>
              <param name="PFM_PNL_DATA_MSB" value="139" caption="--"/>
              <param name="PFM_DATA_MSB" value="127" caption="--"/>
              <param name="PFM_NUM_RR" value="2" caption="--"/>
              <param name="BFM_PNL_ADDR_MSB" value="13" caption="--"/>
              <param name="BFM_SYS_ADDR_MSB" value="13" caption="--"/>
              <param name="CFM_PNL_ADDR_MSB" value="14" caption="--"/>
              <param name="CFM_SYS_ADDR_MSB" value="14" caption="--"/>
              <param name="NVR_NUM_PAGES" value="12" caption="--"/>
              <param name="PFM_TWS_NS" value="5" caption="value irrelevant, must be &gt;0"/>
              <param name="PFM_TWH_NS" value="5" caption="value irrelevant, must be &gt;0"/>
              <param name="PFM_TNVS_NS" value="4000" caption="See Note 2"/>
              <param name="PFM_TPROG_NS" value="18000" caption="See Note 3"/>
              <param name="PFM_TPREPROG_NS" value="3000" caption="See Note 3"/>
              <param name="PFM_TADS_NS" value="15" caption="See Note 2"/>
              <param name="PFM_TADH_NS" value="15" caption="See Note 2"/>
              <param name="PFM_TPGS_NS" value="8000" caption="See Note 2"/>
              <param name="PFM_TPREPGH_NS" value="15" caption="See Note 2"/>
              <param name="PFM_TPREPGS_NS" value="1000" caption="See Note 2"/>
              <param name="PFM_TPGH_NS" value="15" caption="See Note 2"/>
              <param name="PFM_TRCV_PROG_NS" value="5000" caption="See Note 2"/>
              <param name="PFM_TRCV_ERASE_NS" value="50000" caption="See Note 2"/>
              <param name="PFM_TERASE_NS" value="18000000" caption="See Note 3"/>
              <param name="PFM_TERASE_RETRY_NS" value="4500000" caption="See Note 3"/>
              <param name="PFM_TSCE_NS" value="18000000" caption="See Note 3"/>
              <param name="PFM_TRW_NS" value="100" caption="See Note 2"/>
              <param name="PFM_TPUMPENS" value="1000" caption="See Note 2"/>
              <param name="PFM_TPUMPENH" value="100" caption="See Note 2"/>
              <param name="PFM_TPUMP_CYCLES" value="1029" caption="See Note 2"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="2" caption="H2PB Peripheral ID"/>
              <param name="FLASH_SIZE" value="524288"/>
              <param name="INSTANCE_ID" value="2" caption="Instance index for FCW"/>
              <param name="MCLK_ID_AHB" value="2" caption="Index for FCW AHB clock"/>
              <param name="PAC_ID" value="2" caption="Index for FCW registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="FPB" id="SYSTEM_IP" version="1.0.0">
          <instance name="FPB">
            <register-group name="FPB" name-in-module="FPB" address-space="base" offset="0xE0002000"/>
            <parameters>
              <param name="__BKPT_NUM" value="4" caption="Number of FPB breakpoint comparators"/>
            </parameters>
          </instance>
        </module>
        <module name="FREQM" id="03707" name2="clk_freqm_u2257_v3" version="3a0">
          <instance name="FREQM">
            <register-group name="FREQM" name-in-module="FREQM" address-space="base" offset="0x4400C000"/>
            <parameters>
              <param name="MSRCLK_NB" value="2" caption="Number of measured clock sources"/>
              <param name="GCLK_ID_MSR0" value="2"/>
              <param name="GCLK_ID_MSR1" value="3"/>
              <param name="GCLK_ID_REF" value="4"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="6" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="10" caption="Instance index for FREQM"/>
              <param name="MCLK_ID_APB" value="10" caption="Index for FREQM APB clock"/>
              <param name="PAC_ID" value="10" caption="Index for FREQM registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="FUSES" id="fuses" name2="fuses" version="1a0">
          <instance name="FUSES">
            <register-group name="FUSES_ROMCFG" name-in-module="FUSES_ROMCFG" address-space="base" offset="0x0A003000"/>
<register-group name="FUSES_BOOTCFG1" name-in-module="FUSES_BOOTCFG1" address-space="base" offset="0x0A002000"/>
<register-group name="FUSES_BOOTCFG1A" name-in-module="FUSES_BOOTCFG1" address-space="base" offset="0x0A000000"/>
            <register-group name="FUSES_CALOTP" name-in-module="FUSES_CALOTP" address-space="base" offset="0x0A007000"/>
          </instance>
        </module>
        <module name="GCLK" id="03588" name2="clk_gclk_u2122_v1" version="1d0">
          <instance name="GCLK">
            <register-group name="GCLK" name-in-module="GCLK" address-space="base" offset="0x44008000"/>
            <signals>
              <signal group="IO" index="0" function="K" pad="PB06"/>
              <signal group="IO" index="0" function="K" pad="PB15"/>
              <signal group="IO" index="0" function="K" pad="PC09"/>
              <signal group="IO" index="0" function="K" pad="PD05"/>
              <signal group="IO" index="1" function="K" pad="PC00"/>
              <signal group="IO" index="1" function="K" pad="PC10"/>
              <signal group="IO" index="1" function="K" pad="PC05"/>
              <signal group="IO" index="1" function="K" pad="PD04"/>
              <signal group="IO" index="2" function="K" pad="PC01"/>
              <signal group="IO" index="3" function="K" pad="PC02"/>
              <signal group="IO" index="4" function="K" pad="PC03"/>
              <signal group="IO" index="5" function="K" pad="PC04"/>
              <signal group="IO" index="6" function="K" pad="PB16"/>
              <signal group="IO" index="6" function="K" pad="PB10"/>
              <signal group="IO" index="7" function="K" pad="PB09"/>
              <signal group="TST_GCLK" function="DSU_TEST_GCLK" pad="PC08"/>
            </signals>
            <parameters>
              <param name="GEN_NUM" value="12" caption="--"/>
              <param name="IO_NUM" value="8" caption="derived, # of &quot;1&quot; in GCLK_GEN_IO_EXIST"/>
              <param name="MUXED_NUM" value="39" caption="Number of GCLK channels"/>
              <param name="SOURCE_NUM" value="11" caption="--"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="4" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="8" caption="Instance index for GCLK"/>
              <param name="MCLK_ID_APB" value="8" caption="Index for GCLK APB clock"/>
              <param name="PAC_ID" value="8" caption="Index for GCLK registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="H2PB" id="04947" name2="bus_ahb2apb_v1" version="1a0">
          <instance name="H2PB0">
            <register-group name="H2PB0" name-in-module="H2PB" address-space="base" offset="0x44032000"/>
            <parameters>
              <param name="H2PB_MST_N" value="2" caption="--"/>
              <param name="H2PB_MST_MAX" value="1" caption="derived parameter"/>
              <param name="H2PB_SLV_N" value="32" caption="--"/>
              <param name="H2PB_SLV_MAX" value="31" caption="derived parameter"/>
              <param name="H2PB_PADDR_IDXB" value="5" caption="derived parameter"/>
              <param name="H2PB_PADDR_LSB" value="13" caption="--"/>
              <param name="H2PB_WPCTRL_IMPLEMENTED" value="0" caption="--"/>
              <param name="H2PB_PAGE_SIZE" value="8192" caption="derived parameter"/>
              <param name="H2PB_OWN_SFR_SLOT" value="25" caption="--"/>
              <param name="H2PB_PADDR_SIZE" value="18" caption="local parameter"/>
              <param name="H2PB_PADDR_MSB" value="17" caption="derived local parameter"/>
              <param name="H2PB_BASE_MSB" value="13" caption="derived parameter"/>
              <param name="H2PB_USE_HSEL" value="1" caption="--"/>
              <param name="H2PB_USE_DPATH_PIPER" value="0" caption="1=&quot;all pipelined&quot;0=&quot;address pipelined&quot;"/>
              <param name="H2PB_USE_EARLY_PREAD" value="0" caption="--"/>
              <param name="H2PB_CLK_DIV_EN" value="0" caption="1=&quot;n:1 clock&quot;0=&quot;1:1 clock&quot;"/>
              <param name="H2PB_USE_PSTRB_FOR_READS" value="1" caption="--"/>
              <param name="H2PB_WPCTRL_KEY" value="0x504230" caption="--"/>
              <param name="H2PB_NONSEC_INIT_VAL" value="0x00000001" caption="--"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="25" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="19" caption="Instance index for H2PB0"/>
              <param name="MCLK_ID_AHB" value="25" caption="Index for H2PB0 AHB clock"/>
              <param name="MCLK_ID_APB" value="26" caption="Index for H2PB0 APB clock"/>
              <param name="PAC_ID" value="19" caption="Index for H2PB0 registers write protection"/>
            </parameters>
          </instance>
          <instance name="H2PB1">
            <register-group name="H2PB1" name-in-module="H2PB" address-space="base" offset="0x44838000"/>
            <parameters>
              <param name="H2PB_MST_N" value="2" caption="--"/>
              <param name="H2PB_MST_MAX" value="1" caption="derived parameter"/>
              <param name="H2PB_SLV_N" value="32" caption="--"/>
              <param name="H2PB_SLV_MAX" value="31" caption="derived parameter"/>
              <param name="H2PB_PADDR_IDXB" value="5" caption="derived parameter"/>
              <param name="H2PB_PADDR_LSB" value="13" caption="--"/>
              <param name="H2PB_WPCTRL_IMPLEMENTED" value="0" caption="--"/>
              <param name="H2PB_PAGE_SIZE" value="8192" caption="derived parameter"/>
              <param name="H2PB_OWN_SFR_SLOT" value="28" caption="--"/>
              <param name="H2PB_PADDR_SIZE" value="18" caption="local parameter"/>
              <param name="H2PB_PADDR_MSB" value="17" caption="derived local parameter"/>
              <param name="H2PB_BASE_MSB" value="13" caption="derived parameter"/>
              <param name="H2PB_USE_HSEL" value="1" caption="--"/>
              <param name="H2PB_USE_DPATH_PIPER" value="0" caption="1=&quot;all pipelined&quot;0=&quot;address pipelined&quot;"/>
              <param name="H2PB_USE_EARLY_PREAD" value="0" caption="--"/>
              <param name="H2PB_CLK_DIV_EN" value="0" caption="1=&quot;n:1 clock&quot;0=&quot;1:1 clock&quot;"/>
              <param name="H2PB_USE_PSTRB_FOR_READS" value="1" caption="--"/>
              <param name="H2PB_WPCTRL_KEY" value="0x504231" caption="--"/>
              <param name="H2PB_NONSEC_INIT_VAL" value="0x00000000" caption="--"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="28" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="46" caption="Instance index for H2PB1"/>
              <param name="MCLK_ID_AHB" value="57" caption="Index for H2PB1 AHB clock"/>
              <param name="MCLK_ID_APB" value="58" caption="Index for H2PB1 APB clock"/>
              <param name="PAC_ID" value="46" caption="Index for H2PB1 registers write protection"/>
            </parameters>
          </instance>
          <instance name="H2PB2">
            <register-group name="H2PB2" name-in-module="H2PB" address-space="base" offset="0x4500E000"/>
            <parameters>
              <param name="H2PB_MST_N" value="1" caption="--"/>
              <param name="H2PB_MST_MAX" value="0" caption="derived parameter"/>
              <param name="H2PB_SLV_N" value="8" caption="--"/>
              <param name="H2PB_SLV_MAX" value="7" caption="derived parameter"/>
              <param name="H2PB_PADDR_IDXB" value="3" caption="derived parameter"/>
              <param name="H2PB_PADDR_LSB" value="13" caption="--"/>
              <param name="H2PB_WPCTRL_IMPLEMENTED" value="0" caption="--"/>
              <param name="H2PB_PAGE_SIZE" value="8192" caption="derived parameter"/>
              <param name="H2PB_OWN_SFR_SLOT" value="7" caption="--"/>
              <param name="H2PB_PADDR_SIZE" value="16" caption="local parameter"/>
              <param name="H2PB_PADDR_MSB" value="15" caption="derived local parameter"/>
              <param name="H2PB_BASE_MSB" value="15" caption="derived parameter"/>
              <param name="H2PB_USE_HSEL" value="1" caption="--"/>
              <param name="H2PB_USE_DPATH_PIPER" value="1" caption="1=&quot;all pipelined&quot;0=&quot;address pipelined&quot;"/>
              <param name="H2PB_USE_EARLY_PREAD" value="0" caption="--"/>
              <param name="H2PB_CLK_DIV_EN" value="1" caption="1=&quot;n:1 clock&quot;0=&quot;1:1 clock&quot;"/>
              <param name="H2PB_USE_PSTRB_FOR_READS" value="1" caption="--"/>
              <param name="H2PB_WPCTRL_KEY" value="0x504232" caption="--"/>
              <param name="H2PB_NONSEC_INIT_VAL" value="0x00" caption="--"/>
              <param name="BRIDGE_ID" value="2" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="7" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="47" caption="Instance index for H2PB2"/>
              <param name="MCLK_ID_AHB" value="59" caption="Index for H2PB2 AHB clock"/>
              <param name="MCLK_ID_APB" value="60" caption="Index for H2PB2 APB clock"/>
              <param name="PAC_ID" value="47" caption="Index for H2PB2 registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="HMATRIX2" id="bus_hmatrix2_v5" name2="bus_hmatrix2_v5" version="5f0">
          <instance name="HMATRIX2">
            <register-group name="HMATRIX2" name-in-module="HMATRIX2" address-space="base" offset="0x44010000"/>
            <parameters>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="8" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="22" caption="Instance index for HMATRIX2"/>
              <param name="MCLK_ID_AHB" value="30" caption="Index for HMATRIX2 AHB clock"/>
              <param name="MCLK_ID_APB" value="31" caption="Index for HMATRIX2 APB clock"/>
              <param name="PAC_ID" value="22" caption="Index for HMATRIX2 registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="ICB" id="SYSTEM_IP" version="1.0.0">
          <instance name="ICB">
            <register-group name="ICB" name-in-module="ICB" address-space="base" offset="0xE000E000"/>
          </instance>
        </module>
        <module name="MCLK" id="04158" name2="clk_mclk_v1" version="1a0">
          <instance name="MCLK">
            <register-group name="MCLK" name-in-module="MCLK" address-space="base" offset="0x4400A000"/>
            <parameters>
              <param name="MCLK_SYNC_EDGES" value="1" caption="--"/>
              <param name="MCLK_DIV_CLK_NUM" value="3" caption="one for all other, one for H2PB2 domain, one for MBISTINTF"/>
              <param name="MCLK_CKDIV_REGS_BITS" value="8" caption="--"/>
              <param name="MCLK_CKDIV_RESET_VALUE" value="0x1 0x2 0x4 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1" caption="values must be binary divisor numberunused divisors must be 8'h1"/>
              <param name="MCLK_CKDIV_WRLOCK" value="0x00000000" caption="--"/>
              <param name="MCLK_CPU_CLK_DIVIDER" value="0" caption="--"/>
              <param name="MCLK_CPU_CLK_IDLE" value="0" caption="--"/>
              <param name="MCLK_CPU_CLK_OFFDLY" value="2" caption="--"/>
              <param name="MCLK_CPU_CLK_ONDLY" value="0" caption="--"/>
              <param name="MCLK_SYS_CLK_DIVIDER" value="0" caption="--"/>
              <param name="MCLK_SYS_CLK_OFFDLY" value="2" caption="--"/>
              <param name="MCLK_CLKMSK_NUM" value="65" caption="--"/>
              <param name="MCLK_CKPER_IMPLEMENTED" value="0xFFFFFFFF 0xFFFFFFFF 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="MCLK_CKPER_RSTVAL" value="0xFFEEFFFF 0xFFFFFFFF 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="MCLK_CKPER_DIVIDER" value="0 0 0 1 1 1 0 1 0 0 0 0 1 0 0 1 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0" caption="--"/>
              <param name="MCLK_CKPER_REQEXISTS" value="0xD9FFFFFF 0xE1FFFFFF 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="MCLK_CKPER_MASTER" value="0x11800004 0x40400000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="MCLK_CKPER_WILLRISE" value="0x00080000 0x10000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="JTAG_IMPLEMENTED" value="1" caption="--"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="5" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="9" caption="Instance index for MCLK"/>
              <param name="MCLK_ID_APB" value="9" caption="Index for MCLK APB clock"/>
              <param name="PAC_ID" value="9" caption="Index for MCLK registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="MCRAMC" id="04921" name2="drm_mcramc_v5" version="5b0">
          <instance name="MCRAMC">
            <register-group name="MCRAMC" name-in-module="MCRAMC" address-space="base" offset="0x4402C000"/>
            <parameters>
              <param name="AHB_CLOCK_ENABLE" value="0" caption="--"/>
              <param name="AHB_ECC" value="1" caption="--"/>
              <param name="AHB_PORTS_NB" value="8" caption="--"/>
              <param name="AHB_READ_PREBUFFERING" value="0" caption="--"/>
              <param name="AHB_REQUEST_ISOLATION_REGISTER" value="0" caption="--"/>
              <param name="ARBITRATION_TYPE" value="2" caption="Parameter should be &quot;ENUM_HOPSCOTCH&quot;Fix for text parameter in ConstellationCONST_DEV-1173"/>
              <param name="BIT_STROBE_RAM" value="0" caption="parameter n/a if STORE_BYTE_STROBE=0"/>
              <param name="CHANNELS_NB" value="2" caption="--"/>
              <param name="ECC_SYNDROM_REGISTER" value="0" caption="--"/>
              <param name="HADDR_READ_ISOLATION_REGISTER" value="0" caption="--"/>
              <param name="HRDATA_ISOLATION_CONFIGURABLE" value="1" caption="--"/>
              <param name="HRDATA_ISOLATION_DEFAULT" value="0" caption="default to 0 wait states"/>
              <param name="MCRAMC_CLK_GATER" value="0" caption="--"/>
              <param name="MCRAMC_PADDR_SIZE" value="13" caption="--"/>
              <param name="MEMORY_AUTO_CORRECTION" value="1" caption="--"/>
              <param name="MEMORY_ENABLE_POLARITY" value="0" caption="--"/>
              <param name="MW_CLOCK_ENABLE" value="0" caption="--"/>
              <param name="MW_DATA_SIZE" value="32" caption="--"/>
              <param name="MW_PORT_SLICES_NB" value="0" caption="--"/>
              <param name="M0_CLOCK_ENABLE" value="0" caption="--"/>
              <param name="M0_DATA_SIZE" value="32" caption="--"/>
              <param name="M0_HYBRID_READ_WRITE_ACCESS" value="0" caption="--"/>
              <param name="M0_PORT_SLICES_NB" value="0" caption="--"/>
              <param name="PRIVILEGED_BIT_CHECK" value="1" caption="--"/>
              <param name="RAM_ADD_SIZE" value="14" caption="--"/>
              <param name="RAM_AHB_ADDRESS_OFFSET" value="0" caption="--"/>
              <param name="RAM_ERASE" value="0" caption="--"/>
              <param name="STORE_BYTE_STROBE" value="0" caption="--"/>
              <param name="ULTRA" value="1" caption="--"/>
              <param name="WP_KEY" value="0x465852" caption="&quot;FXR&quot;"/>
              <param name="WRITE_ENABLE_POLARITY" value="0" caption="--"/>
              <param name="WRITE_ENABLE_USED" value="1" caption="--"/>
              <param name="WRITE_MASK_POLARITY" value="0" caption="--"/>
              <param name="WRITE_PROTECT_REGISTER" value="0" caption="--"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="22" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="16" caption="Instance index for MCRAMC"/>
              <param name="MCLK_ID_APB" value="21" caption="Index for MCRAMC APB clock"/>
              <param name="MCLK_ID_AHB" value="22" caption="Index for MCRAMC AHB clock"/>
              <param name="PAC_ID" value="16" caption="Index for MCRAMC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="MPU" id="SYSTEM_IP" version="1.0.0">
          <instance name="MPU">
            <register-group name="MPU" name-in-module="MPU" address-space="base" offset="0xE000ED90"/>
            <parameters>
              <param name="__MPU_REGIONS" value="8" caption="Number of MPU regions"/>
            </parameters>
          </instance>
        </module>
        <module name="NVIC" id="SYSTEM_IP" version="1.0.0">
          <instance name="NVIC">
            <register-group name="NVIC" name-in-module="NVIC" address-space="base" offset="0xE000E100"/>
            <parameters>
              <param name="NUM_IRQ" value="141" caption="Number of interrupt request lines"/>
            </parameters>
          </instance>
        </module>
        <module name="OSC32KCTRL" id="03717" name2="osc_osc32kctrl_u2400_v2" version="2a0">
          <instance name="OSC32KCTRL">
            <register-group name="OSC32KCTRL" name-in-module="OSC32KCTRL" address-space="base" offset="0x45008000"/>
            <signals>
              <signal group="CLKIN32" index="32" function="XOSC32K_XIN32_AMODE" pad="PB01"/>
              <signal group="XIN32" index="32" function="XOSC32K_XIN32" pad="PB01"/>
              <signal group="XOUT32" index="32" function="XOSC32K_XOUT32" pad="PB02"/>
            </signals>
            <parameters>
              <param name="BRIDGE_ID" value="2" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="4" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="7" caption="Instance index for OSC32KCTRL"/>
              <param name="MCLK_ID_APB" value="7" caption="Index for OSC32KCTRL APB clock"/>
              <param name="PAC_ID" value="7" caption="Index for OSC32KCTRL registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="OSCCTRL" id="03718" name2="osc_oscctrl_u2401_v2" version="2b0">
          <instance name="OSCCTRL">
            <register-group name="OSCCTRL" name-in-module="OSCCTRL" address-space="base" offset="0x44006000"/>
            <signals>
              <signal group="CLKIN" function="XOSC_XIN_AMODE" pad="PD05"/>
              <signal group="XIN" function="XOSC_XIN" pad="PD05"/>
              <signal group="XOUT" function="XOSC_XOUT" pad="PD04"/>
            </signals>
            <parameters>
              <param name="DFLL48M_ATEST_IMPLEMENTED" value="1" caption="--"/>
              <param name="DFLL48M_ATEST_SIZE" value="8" caption="--"/>
              <param name="DFLL48M_IS_STARTUP_OSCILLATOR" value="1" caption="--"/>
              <param name="DFLL48M_RC48MCAL0_PORVAL" value="0x00000000" caption="--"/>
              <param name="DIV_8MHZ_NUM" value="2" caption="--"/>
              <param name="FRACDIVS_NUM" value="0" caption="--"/>
              <param name="FRACDIV_DIVIDER_RESET_VAL" value="0" caption="--"/>
              <param name="FRACDIV_PLLSRC" value="0" caption="--"/>
              <param name="PLLS_NUM" value="1" caption="--"/>
              <param name="PLL0_OUTPUTS_NUM" value="5" caption="--"/>
              <param name="PLL1_OUTPUTS_NUM" value="0" caption="--"/>
              <param name="USBHS_NUM" value="1" caption="should be 0, but IP has bug"/>
              <param name="XOSC_ATEST_IMPLEMENTED" value="1" caption="--"/>
              <param name="XOSC_ATEST_SIZE" value="4" caption="--"/>
              <param name="XOSC_CFD_CLK_SELECT_SIZE" value="4" caption="--"/>
              <param name="XOSC_CFD_HAS_RETENTION" value="0" caption="--"/>
              <param name="GCLK_ID_DFLL48M" value="0"/>
              <param name="GCLK_ID_PLL" value="1"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="3" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="6" caption="Instance index for OSCCTRL"/>
              <param name="MCLK_ID_APB" value="6" caption="Index for OSCCTRL APB clock"/>
              <param name="PAC_ID" value="6" caption="Index for OSCCTRL registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PAC" id="04298" name2="sec_pac_apb_v1" version="1a0">
          <instance name="PAC">
            <register-group name="PAC" name-in-module="PAC" address-space="base" offset="0x44022000"/>
            <parameters>
              <param name="PAC_PER_WRPROT_MASK" value="0xFFFFFFFF 0x0003FFFF 0x00000000 0x00000000" caption="Peripheral implemented mask. If PAC_PER_WRPROT_MASK[x]=1 then the PAC implements an SFR bit in INTFLAG, STATUS, and LOCK with the location of &lt;REG&gt;(x/32)[x mod 32]"/>
              <param name="PAC_STATUS_RESET_VALUE" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="WRP STATUS Reset Value for Peripherals. On reset STATUS(x/32)[x mod 32]=PAC_STATUS_RESET_VALUE[x]The reset value for each peripheral should always be 0. The parameter exists if there is an unforeseen circumstance requiring it to be 1. Test blocks are not one of them as they are protected by dsu_test_mode."/>
              <param name="PAC_LOCK_RESET_VALUE" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="PAC_ERRORS_INBAND" value="1" caption="--"/>
              <param name="PAC_CTRLAPRIV_IMPLEMENTED" value="1" caption="--"/>
              <param name="PAC_INTFLAGSET_IMPLEMENTED" value="0" caption="--"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="17" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="14" caption="Instance index for PAC"/>
              <param name="MCLK_ID_APB" value="14" caption="Index for PAC APB clock"/>
              <param name="PAC_ID" value="14" caption="Index for PAC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PDM" id="test_pdm_v1" name2="test_pdm_v1" version="1.0.0">
          <instance name="PDM">
            <signals>
              <signal group="PDMDIS" function="TST_DIG" pad="PDMDIS"/>
              <signal group="PDMI" index="0" function="PDMI_TEST" pad="PD07"/>
              <signal group="PDMI" index="1" function="PDMI_TEST" pad="PD08"/>
              <signal group="PDMI" index="2" function="PDMI_TEST" pad="PD09"/>
              <signal group="PDMI" index="3" function="PDMI_TEST" pad="PA00"/>
              <signal group="PDMO" index="0" function="PDMO_LV_TEST" pad="PB03"/>
              <signal group="PDMO" index="1" function="PDMO_LV_TEST" pad="PB04"/>
              <signal group="PDMO" index="2" function="PDMO_LV_TEST" pad="PB05"/>
              <signal group="PDMO" index="3" function="PDMO_LV_TEST" pad="PB06"/>
              <signal group="PDMO" index="4" function="PDMO_LV_TEST" pad="PC00"/>
              <signal group="PDMO" index="5" function="PDMO_LV_TEST" pad="PC01"/>
              <signal group="PDMO" index="6" function="PDMO_LV_TEST" pad="PC02"/>
              <signal group="PDMO" index="7" function="PDMO_LV_TEST" pad="PC03"/>
              <signal group="PDMO0_MV" function="PDMO_MV_TEST" pad="PB03"/>
              <signal group="PDMO1_MV" function="PDMO_MV_TEST" pad="PB04"/>
              <signal group="PDMO2_MV" function="PDMO_MV_TEST" pad="PB05"/>
              <signal group="PDMO3_MV" function="PDMO_MV_TEST" pad="PB06"/>
              <signal group="PDMO4_MV" function="PDMO_MV_TEST" pad="PC00"/>
              <signal group="PDMO5_MV" function="PDMO_MV_TEST" pad="PC01"/>
              <signal group="PDMO6_MV" function="PDMO_MV_TEST" pad="PC02"/>
              <signal group="PDMO7_MV" function="PDMO_MV_TEST" pad="PC03"/>
            </signals>
          </instance>
        </module>
        <module name="PM" id="03926" name2="pwr_rpmu_pm_v1" version="1c0">
          <instance name="PM">
            <register-group name="PM" name-in-module="PM" address-space="base" offset="0x45000000"/>
            <parameters>
              <param name="BACKUP_IMPLEMENTED" value="1" caption="--"/>
              <param name="PD_NUM" value="1" caption="Number of Switchable Power Domains2 total domains (PD_CORE_SW and PD_CORE_BU)"/>
              <param name="BRIDGE_ID" value="2" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="0" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="3" caption="Instance index for PM"/>
              <param name="MCLK_ID_APB" value="3" caption="Index for PM APB clock"/>
              <param name="PAC_ID" value="3" caption="Index for PM registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PORT" id="03720" name2="gpio_port_u2210_v4" version="4a0">
          <instance name="PORT">
            <register-group name="PORT" name-in-module="PORT" address-space="base" offset="0x44800000"/>
            <signals>
              <signal group="P" index="0" function="default" pad="PA00"/>
              <signal group="P" index="1" function="default" pad="PA01"/>
              <signal group="P" index="2" function="default" pad="PA02"/>
              <signal group="P" index="3" function="default" pad="PA03"/>
              <signal group="P" index="4" function="default" pad="PA04"/>
              <signal group="P" index="5" function="default" pad="PA05"/>
              <signal group="P" index="6" function="default" pad="PA06"/>
              <signal group="P" index="7" function="default" pad="PA07"/>
              <signal group="P" index="8" function="default" pad="PA08"/>
              <signal group="P" index="9" function="default" pad="PA09"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="32" function="default" pad="PB00"/>
              <signal group="P" index="33" function="default" pad="PB01"/>
              <signal group="P" index="34" function="default" pad="PB02"/>
              <signal group="P" index="35" function="default" pad="PB03"/>
              <signal group="P" index="36" function="default" pad="PB04"/>
              <signal group="P" index="37" function="default" pad="PB05"/>
              <signal group="P" index="38" function="default" pad="PB06"/>
              <signal group="P" index="39" function="default" pad="PB07"/>
              <signal group="P" index="40" function="default" pad="PB08"/>
              <signal group="P" index="41" function="default" pad="PB09"/>
              <signal group="P" index="42" function="default" pad="PB10"/>
              <signal group="P" index="43" function="default" pad="PB11"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
              <signal group="P" index="46" function="default" pad="PB14"/>
              <signal group="P" index="47" function="default" pad="PB15"/>
              <signal group="P" index="48" function="default" pad="PB16"/>
              <signal group="P" index="49" function="default" pad="PB17"/>
              <signal group="P" index="64" function="default" pad="PC00"/>
              <signal group="P" index="65" function="default" pad="PC01"/>
              <signal group="P" index="66" function="default" pad="PC02"/>
              <signal group="P" index="67" function="default" pad="PC03"/>
              <signal group="P" index="68" function="default" pad="PC04"/>
              <signal group="P" index="69" function="default" pad="PC05"/>
              <signal group="P" index="70" function="default" pad="PC06"/>
              <signal group="P" index="71" function="default" pad="PC07"/>
              <signal group="P" index="72" function="default" pad="PC08"/>
              <signal group="P" index="73" function="default" pad="PC09"/>
              <signal group="P" index="74" function="default" pad="PC10"/>
              <signal group="P" index="75" function="default" pad="PC11"/>
              <signal group="P" index="76" function="default" pad="PC12"/>
              <signal group="P" index="77" function="default" pad="PC13"/>
              <signal group="P" index="78" function="default" pad="PC14"/>
              <signal group="P" index="79" function="default" pad="PC15"/>
              <signal group="P" index="80" function="default" pad="PC16"/>
              <signal group="P" index="81" function="default" pad="PC17"/>
              <signal group="P" index="82" function="default" pad="PC18"/>
              <signal group="P" index="83" function="default" pad="PC19"/>
              <signal group="P" index="96" function="default" pad="PD00"/>
              <signal group="P" index="97" function="default" pad="PD01"/>
              <signal group="P" index="98" function="default" pad="PD02"/>
              <signal group="P" index="99" function="default" pad="PD03"/>
              <signal group="P" index="100" function="default" pad="PD04"/>
              <signal group="P" index="101" function="default" pad="PD05"/>
              <signal group="P" index="102" function="default" pad="PD06"/>
              <signal group="P" index="103" function="default" pad="PD07"/>
              <signal group="P" index="104" function="default" pad="PD08"/>
              <signal group="P" index="105" function="default" pad="PD09"/>
              <signal group="P" index="106" function="default" pad="PD10"/>
              <signal group="P" index="107" function="default" pad="PD11"/>
              <signal group="P" index="108" function="default" pad="PD12"/>
              <signal group="P" index="109" function="default" pad="PD13"/>
              <signal group="P" index="110" function="default" pad="PD14"/>
              <signal group="P" index="111" function="default" pad="PD15"/>
              <signal group="P" index="112" function="default" pad="PD16"/>
              <signal group="P" index="113" function="default" pad="PD17"/>
              <signal group="P" index="114" function="default" pad="PD18"/>
              <signal group="P" index="115" function="default" pad="PD19"/>
              <signal group="P" index="116" function="default" pad="PD20"/>
            </signals>
            <parameters>
              <param name="AHB_IMPLEMENTED" value="0" caption="No AHB bus"/>
              <param name="BITS" value="117" caption="--"/>
              <param name="DIR_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="DIR_IMPLEMENTED" value="0x001FFFFF 0x0003FFFF 0x000FFFFF 0x001FFFFF" caption="DIR RegistersImplemented"/>
              <param name="DRVSTR" value="0" caption="No DRVSTR bits"/>
              <param name="DRVSTR_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="DRVSTR_IMPLEMENTED" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="PINCFG.DRVSTR0RegistersImplemented"/>
              <param name="DRVSTR1_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="DRVSTR1_IMPLEMENTED" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="PINCFG.DRVSTR1RegistersImplemented"/>
              <param name="EVENT_IMPLEMENTED" value="0x001FFFFF 0x0003FFFF 0x000FFFFF 0x001FFFFF" caption="Event RegistersImplemented"/>
              <param name="EV_NUM" value="4" caption="--"/>
              <param name="GROUPS" value="4" caption="--"/>
              <param name="HADDR_MSB" value="31" caption="--"/>
              <param name="INEN_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="INEN_IMPLEMENTED" value="0x001FFFFF 0x0003FFFF 0x000FFFFF 0x001FFFFF" caption="PINCFG.INENRegistersImplemented"/>
              <param name="IOBUS_IMPLEMENTED" value="0" caption="No IOBUS"/>
              <param name="MSB" value="116" caption="PORT_BITS-1"/>
              <param name="NONSEC_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="NONSEC_IMPLEMENTED" value="0x001FFFFF 0x0003FFFF 0x000FFFFF 0x001FFFFF" caption="NONSECRegistersImplemented"/>
              <param name="ODRAIN" value="1" caption="--"/>
              <param name="ODRAIN_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="ODRAIN_IMPLEMENTED" value="0x001FFFFF 0x0003FFFF 0x000FFFFF 0x001FFFFF" caption="PINCFG.ODRAINRegistersImplemented"/>
              <param name="OUT_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="OUT_IMPLEMENTED" value="0x001FFFFF 0x0003FFFF 0x000FFFFF 0x001FFFFF" caption="OUT RegistersImplemented"/>
              <param name="PIN_IMPLEMENTED" value="0x001FFFFF 0x0003FFFF 0x000FFFFF 0x001FFFFF" caption="Port PinsImplemented"/>
              <param name="PMUXBIT0_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x0000000C" caption="--"/>
              <param name="PMUXBIT0_IMPLEMENTED" value="0x001FFFFF 0x0003FFF9 0x000FFE7F 0x001FFFC3" caption="Bit 0 of PMUX field"/>
              <param name="PMUXBIT1_DEFAULT_VAL" value="0x00000000 0x00000000 0x000001E0 0x0000000C" caption="--"/>
              <param name="PMUXBIT1_IMPLEMENTED" value="0x0007FFFF 0x000387F9 0x000FFE7F 0x001FFFF3" caption="Bit 1 of PMUX field"/>
              <param name="PMUXBIT2_DEFAULT_VAL" value="0x00000000 0x00000000 0x000001E0 0x0000000C" caption="--"/>
              <param name="PMUXBIT2_IMPLEMENTED" value="0x001BFFFF 0x00007FF9 0x0000067F 0x00003FC3" caption="Bit 2 of PMUX field"/>
              <param name="PMUXBIT3_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="PMUXBIT3_IMPLEMENTED" value="0x001FFFFF 0x0003FFF9 0x000BFE7F 0x001FDFF3" caption="Bit 3 of PMUX field"/>
              <param name="PMUXEN_DEFAULT_VAL" value="0x00000000 0x00000000 0x000001E0 0x00000000" caption="--"/>
              <param name="PMUXEN_IMPLEMENTED" value="0x001FFFFF 0x0003FFFF 0x000FFFFF 0x001FFFFF" caption="PINCFG.PMUXEN bit"/>
              <param name="PPP_IMPLEMENTED" value="0" caption="No IOBUS2"/>
              <param name="PULLEN_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="PULLEN_IMPLEMENTED" value="0x001FFFFF 0x0003FFFF 0x000FFFFF 0x001FFFFF" caption="PINCFG.PULLENRegistersImplemented"/>
              <param name="SECURE_IMPLEMENTED" value="1" caption="Mixed Secure Enabled"/>
              <param name="SLEWLIM" value="2" caption="Number of SLEWLIM bit"/>
              <param name="SLEWLIM_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="SLEWLIM_IMPLEMENTED" value="0x0007C07F 0x00038078 0x000FF87F 0x001FCFC3" caption="PINCFG.SLEWLIM0RegistersImplemented"/>
              <param name="SLEWLIM1_DEFAULT_VAL" value="0x00000000 0x00000000 0x00000000 0x00000000" caption="--"/>
              <param name="SLEWLIM1_IMPLEMENTED" value="0x0007C07F 0x00038078 0x000FF87F 0x001FCFC3" caption="PINCFG.SLEWLIM1RegistersImplemented"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="0" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="20" caption="Instance index for PORT"/>
              <param name="MCLK_ID_APB" value="27" caption="Index for PORT APB clock"/>
              <param name="PAC_ID" value="20" caption="Index for PORT registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PTC" id="04743" name2="afe_ptc_ctrl_apb_plrs_v1" version="1a0">
          <instance name="PTC">
            <register-group name="PTC" name-in-module="PTC" address-space="base" offset="0x4482C000"/>
            <signals>
              <signal group="PTCXY" index="0" function="P" pad="PD06"/>
              <signal group="PTCXY" index="1" function="P" pad="PD07"/>
              <signal group="PTCXY" index="2" function="P" pad="PD08"/>
              <signal group="PTCXY" index="3" function="P" pad="PD09"/>
              <signal group="PTCXY" index="4" function="P" pad="PA00"/>
              <signal group="PTCXY" index="5" function="P" pad="PA01"/>
              <signal group="PTCXY" index="6" function="P" pad="PA02"/>
              <signal group="PTCXY" index="7" function="P" pad="PA03"/>
              <signal group="PTCXY" index="8" function="P" pad="PA04"/>
              <signal group="PTCXY" index="9" function="P" pad="PA05"/>
              <signal group="PTCXY" index="10" function="P" pad="PA06"/>
              <signal group="PTCXY" index="11" function="P" pad="PA07"/>
              <signal group="PTCXY" index="12" function="P" pad="PA08"/>
              <signal group="PTCXY" index="13" function="P" pad="PA09"/>
              <signal group="PTCXY" index="14" function="P" pad="PB00"/>
              <signal group="PTCXY" index="15" function="P" pad="PB03"/>
              <signal group="PTCXY" index="16" function="P" pad="PB04"/>
              <signal group="PTCXY" index="17" function="P" pad="PB05"/>
              <signal group="PTCXY" index="18" function="P" pad="PB06"/>
              <signal group="PTCXY" index="19" function="P" pad="PC00"/>
              <signal group="PTCXY" index="20" function="P" pad="PC01"/>
              <signal group="PTCXY" index="21" function="P" pad="PC02"/>
              <signal group="PTCXY" index="22" function="P" pad="PA10"/>
              <signal group="PTCXY" index="23" function="P" pad="PA11"/>
              <signal group="PTCXY" index="24" function="P" pad="PA12"/>
              <signal group="PTCXY" index="25" function="P" pad="PA13"/>
              <signal group="PTCXY" index="26" function="P" pad="PB07"/>
              <signal group="PTCXY" index="27" function="P" pad="PB08"/>
              <signal group="PTCXY" index="28" function="P" pad="PB09"/>
              <signal group="PTCXY" index="29" function="P" pad="PB10"/>
              <signal group="PTCXY" index="30" function="P" pad="PC09"/>
              <signal group="PTCXY" index="31" function="P" pad="PC10"/>
              <signal group="PTCXY" index="32" function="P" pad="PA14"/>
              <signal group="PTCXY" index="33" function="P" pad="PA15"/>
              <signal group="PTCXY" index="34" function="P" pad="PA16"/>
              <signal group="PTCXY" index="35" function="P" pad="PA17"/>
              <signal group="DRV" index="0" function="P" pad="PD06"/>
              <signal group="DRV" index="1" function="P" pad="PD07"/>
              <signal group="DRV" index="2" function="P" pad="PD08"/>
              <signal group="DRV" index="3" function="P" pad="PD09"/>
              <signal group="DRV" index="4" function="P" pad="PA00"/>
              <signal group="DRV" index="5" function="P" pad="PA01"/>
              <signal group="DRV" index="6" function="P" pad="PA02"/>
              <signal group="DRV" index="7" function="P" pad="PA03"/>
              <signal group="DRV" index="8" function="P" pad="PA04"/>
              <signal group="DRV" index="9" function="P" pad="PA05"/>
              <signal group="DRV" index="10" function="P" pad="PA06"/>
              <signal group="DRV" index="11" function="P" pad="PA07"/>
              <signal group="DRV" index="12" function="P" pad="PA08"/>
              <signal group="DRV" index="13" function="P" pad="PA09"/>
              <signal group="DRV" index="14" function="P" pad="PB00"/>
              <signal group="DRV" index="15" function="P" pad="PB03"/>
              <signal group="DRV" index="16" function="P" pad="PB04"/>
              <signal group="DRV" index="17" function="P" pad="PB05"/>
              <signal group="DRV" index="18" function="P" pad="PB06"/>
              <signal group="DRV" index="19" function="P" pad="PC00"/>
              <signal group="DRV" index="20" function="P" pad="PC01"/>
              <signal group="DRV" index="21" function="P" pad="PC02"/>
              <signal group="DRV" index="22" function="P" pad="PA10"/>
              <signal group="DRV" index="23" function="P" pad="PA11"/>
              <signal group="DRV" index="24" function="P" pad="PA12"/>
              <signal group="DRV" index="25" function="P" pad="PA13"/>
              <signal group="DRV" index="26" function="P" pad="PB07"/>
              <signal group="DRV" index="27" function="P" pad="PB08"/>
              <signal group="DRV" index="28" function="P" pad="PB09"/>
              <signal group="DRV" index="29" function="P" pad="PB10"/>
              <signal group="DRV" index="30" function="P" pad="PC09"/>
              <signal group="DRV" index="31" function="P" pad="PC10"/>
              <signal group="DRV" index="32" function="P" pad="PA14"/>
              <signal group="DRV" index="33" function="P" pad="PA15"/>
              <signal group="DRV" index="34" function="P" pad="PA16"/>
              <signal group="DRV" index="35" function="P" pad="PA17"/>
              <signal group="ECI" index="0" function="P" pad="PC03"/>
              <signal group="ECI" index="1" function="P" pad="PC04"/>
            </signals>
            <parameters>
              <param name="PTC_PDATA_MSB" value="31" caption="APB Data Bus Size MSB"/>
              <param name="PTC_PADDR_MSB" value="12" caption="APB Address Bus Size MSB"/>
              <param name="PTC_PADDR_SIZE" value="13" caption="Number of bits of the paddr input busPossible Values = PTC_PADDR_MSB -1"/>
              <param name="PTC_LINES_NUM" value="36" caption="Number of PTC lines desired (0 to 64)"/>
              <param name="PTC_CAL_IMPLEMENTED" value="1" caption="Defines if the CALIB register is implemented (1 = implemented)"/>
              <param name="PTC_CAL_SIZE" value="16" caption="Defines Bitfield size for CALIB register"/>
              <param name="PTC_CAL_PORVAL" value="0x00000000" caption="Defines the CALIB register reset value after POR0x00000000 to 0xFFFFFFFF"/>
              <param name="PTC_ATEST_IMPLEMENTED" value="1" caption="Defines if the ATEST register is implemented (1 = implemented)"/>
              <param name="PTC_ATEST_SIZE" value="8" caption="Defines the number of effective bits in ATEST register"/>
              <param name="PTC_WPCTRL_IMPLEMENTED" value="0" caption="Implement the WPCTRL register for write protection.0 = Use apb_ptc_wrprot to control write protection enable/disable1 = Use WPCTRL register to control write protection enable/disable."/>
              <param name="PTC_PRIV_IMPLEMENTED" value="1" caption="Implement the PRIV register for privilege/non-privilege bus accesses.0 = Register not present1 = Register present"/>
              <param name="PTC_WPCTRL_KEY" value="0x505443" caption="WPCTRL 24-bit key value. See register description for usage.Set to a unique value for each macro."/>
              <param name="GCLK_ID" value="35"/>
              <param name="DMAC_ID_EOC" value="38"/>
              <param name="DMAC_ID_SEQ" value="39"/>
              <param name="DMAC_ID_WCOMP" value="40"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="22" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="41" caption="Instance index for PTC"/>
              <param name="MCLK_ID_APB" value="51" caption="Index for PTC APB clock"/>
              <param name="PAC_ID" value="41" caption="Index for PTC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="RSTC" id="03926" name2="pwr_rpmu_rstc_v1" version="1c0">
          <instance name="RSTC">
            <register-group name="RSTC" name-in-module="RSTC" address-space="base" offset="0x45004000"/>
            <parameters>
              <param name="BACKUP_IMPLEMENTED" value="1"/>
              <param name="CM_DBGRESET_STRETCHED" value="3" caption="Reset stretcher size for Cortex CPU related to DBGRESET."/>
              <param name="CM_HRESET_N_STRETCHED" value="3" caption="Reset stretcher size for Cortex CPU related to HRESETn."/>
              <param name="CM_PORESET_STRETCHED" value="3" caption="Reset stretcher size for Cortex CPU related to PORESET."/>
              <param name="HIB_IMPLEMENTED" value="1"/>
              <param name="VBAT_IMPLEMENTED" value="0" caption="One if VBAT (Battery backup mode) is supported"/>
              <param name="BRIDGE_ID" value="2" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="2" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="5" caption="Instance index for RSTC"/>
              <param name="MCLK_ID_APB" value="5" caption="Index for RSTC APB clock"/>
              <param name="PAC_ID" value="5" caption="Index for RSTC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="03608" name2="tmr_rtc_u2250_v3" version="3b0">
          <instance name="RTC">
            <register-group name="RTC" name-in-module="RTC" address-space="base" offset="0x45006000"/>
            <signals>
              <signal group="IN" index="0" function="RTC_PAD_IE" pad="PA07"/>
              <signal group="IN" index="1" function="RTC_PAD_IE" pad="PA08"/>
              <signal group="IN" index="2" function="RTC_PAD_IE" pad="PA09"/>
              <signal group="IN" index="3" function="RTC_PAD_IE" pad="PB00"/>
              <signal group="IN" index="4" function="RTC_PAD_IE" pad="PB07"/>
              <signal group="IN" index="5" function="RTC_PAD_IE" pad="PB08"/>
              <signal group="IN" index="6" function="RTC_PAD_IE" pad="PB11"/>
              <signal group="IN" index="7" function="RTC_PAD_IE" pad="PB12"/>
              <signal group="OUT" index="0" function="_RTC_PAD_OE_N" pad="PB03"/>
              <signal group="OUT" index="1" function="_RTC_PAD_OE_N" pad="PB04"/>
              <signal group="OUT" index="2" function="_RTC_PAD_OE_N" pad="PB05"/>
              <signal group="OUT" index="3" function="_RTC_PAD_OE_N" pad="PB06"/>
              <signal group="OUT" index="4" function="_RTC_PAD_OE_N" pad="PB09"/>
              <signal group="OUT" index="5" function="_RTC_PAD_OE_N" pad="PB10"/>
              <signal group="OUT" index="6" function="_RTC_PAD_OE_N" pad="PB13"/>
              <signal group="OUT" index="7" function="_RTC_PAD_OE_N" pad="PB14"/>
            </signals>
            <parameters>
              <param name="NUM_OF_ALARMS" value="2" caption="--"/>
              <param name="NUM_OF_BKREGS" value="0" caption="--"/>
              <param name="NUM_OF_COMP16" value="4" caption="=2 * RTC_NUM_OF_ALARMS"/>
              <param name="NUM_OF_TAMPERS" value="8" caption="--"/>
              <param name="DMAC_ID_TIMESTAMP" value="3"/>
              <param name="BRIDGE_ID" value="2" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="3" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="12" caption="Instance index for RTC"/>
              <param name="MCLK_ID_APB" value="12" caption="Index for RTC APB clock"/>
              <param name="PAC_ID" value="12" caption="Index for RTC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="SAU" id="SYSTEM_IP" version="1.0.0">
          <instance name="SAU">
            <register-group name="SAU" name-in-module="SAU" address-space="base" offset="0xE000EDD0"/>
          </instance>
        </module>
        <module name="SCB" id="SYSTEM_IP" version="1.0.0">
          <instance name="SCB">
            <register-group name="SCB" name-in-module="SCB" address-space="base" offset="0xE000ED00"/>
          </instance>
        </module>
        <module name="SERCOM" id="03715" name2="com_sercom_u2201_v6" version="6c0">
          <instance name="SERCOM0">
            <register-group name="SERCOM0" name-in-module="SERCOM" address-space="base" offset="0x44808000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PB15" ioset="2"/>
              <signal group="PAD" index="0" function="D" pad="PC00" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PB16" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PC01" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PB17" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PC02" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PC11" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PC03" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="16" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="GCLK_ID_SLOW" value="20"/>
              <param name="GCLK_ID_CORE" value="21"/>
              <param name="DMAC_ID_RX" value="4"/>
              <param name="DMAC_ID_TX" value="5"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="4" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="26" caption="Instance index for SERCOM0"/>
              <param name="MCLK_ID_APB" value="36" caption="Index for SERCOM0 APB clock"/>
              <param name="PAC_ID" value="26" caption="Index for SERCOM0 registers write protection"/>
            </parameters>
          </instance>
          <instance name="SERCOM1">
            <register-group name="SERCOM1" name-in-module="SERCOM" address-space="base" offset="0x4480A000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PC15" ioset="3"/>
              <signal group="PAD" index="0" function="D" pad="PD01"/>
              <signal group="PAD" index="1" function="D" pad="PC14" ioset="3"/>
              <signal group="PAD" index="1" function="D" pad="PD00"/>
              <signal group="PAD" index="2" function="D" pad="PC13" ioset="3"/>
              <signal group="PAD" index="2" function="D" pad="PC06" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PD10" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PC12" ioset="3"/>
              <signal group="PAD" index="3" function="D" pad="PC05" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PD11" ioset="2"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="16" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="GCLK_ID_SLOW" value="20"/>
              <param name="GCLK_ID_CORE" value="22"/>
              <param name="DMAC_ID_RX" value="6"/>
              <param name="DMAC_ID_TX" value="7"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="5" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="27" caption="Instance index for SERCOM1"/>
              <param name="MCLK_ID_APB" value="37" caption="Index for SERCOM1 APB clock"/>
              <param name="PAC_ID" value="27" caption="Index for SERCOM1 registers write protection"/>
            </parameters>
          </instance>
          <instance name="SERCOM2">
            <register-group name="SERCOM2" name-in-module="SERCOM" address-space="base" offset="0x4480C000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PC04" ioset="1"/>
              <signal group="PAD" index="0" function="D" pad="PC19" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PC18" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PD06" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PC17" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PD07" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PC16" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PD08" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="16" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="GCLK_ID_SLOW" value="20"/>
              <param name="GCLK_ID_CORE" value="23"/>
              <param name="DMAC_ID_RX" value="8"/>
              <param name="DMAC_ID_TX" value="9"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="6" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="28" caption="Instance index for SERCOM2"/>
              <param name="MCLK_ID_APB" value="38" caption="Index for SERCOM2 APB clock"/>
              <param name="PAC_ID" value="28" caption="Index for SERCOM2 registers write protection"/>
            </parameters>
          </instance>
          <instance name="SERCOM3">
            <register-group name="SERCOM3" name-in-module="SERCOM" address-space="base" offset="0x4480E000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PD16" ioset="2"/>
              <signal group="PAD" index="0" function="D" pad="PD09" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PA00" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PD15" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PA01" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PD17" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PA02" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PD14" ioset="2"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="16" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="GCLK_ID_SLOW" value="20"/>
              <param name="GCLK_ID_CORE" value="24"/>
              <param name="DMAC_ID_RX" value="10"/>
              <param name="DMAC_ID_TX" value="11"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="7" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="29" caption="Instance index for SERCOM3"/>
              <param name="MCLK_ID_APB" value="39" caption="Index for SERCOM3 APB clock"/>
              <param name="PAC_ID" value="29" caption="Index for SERCOM3 registers write protection"/>
            </parameters>
          </instance>
          <instance name="SERCOM4">
            <register-group name="SERCOM4" name-in-module="SERCOM" address-space="base" offset="0x44820000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA03" ioset="1"/>
              <signal group="PAD" index="0" function="D" pad="PD19" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PA04" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PD20" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PA05" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PD18" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PA14" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PA06" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="16" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="0" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="0" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="GCLK_ID_CORE" value="28"/>
              <param name="DMAC_ID_RX" value="24"/>
              <param name="DMAC_ID_TX" value="25"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="16" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="34" caption="Instance index for SERCOM4"/>
              <param name="MCLK_ID_APB" value="44" caption="Index for SERCOM4 APB clock"/>
              <param name="PAC_ID" value="34" caption="Index for SERCOM4 registers write protection"/>
            </parameters>
          </instance>
          <instance name="SERCOM5">
            <register-group name="SERCOM5" name-in-module="SERCOM" address-space="base" offset="0x44822000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA16" ioset="2"/>
              <signal group="PAD" index="0" function="D" pad="PB03" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PA17" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PB04" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PA18" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PB05" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PA15" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PB06" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="16" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="0" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="0" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="GCLK_ID_CORE" value="29"/>
              <param name="DMAC_ID_RX" value="26"/>
              <param name="DMAC_ID_TX" value="27"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="17" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="35" caption="Instance index for SERCOM5"/>
              <param name="MCLK_ID_APB" value="45" caption="Index for SERCOM5 APB clock"/>
              <param name="PAC_ID" value="35" caption="Index for SERCOM5 registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="SUPC" id="03926" name2="pwr_rpmu_supc_v1" version="1c0">
          <instance name="SUPC">
            <register-group name="SUPC" name-in-module="SUPC" address-space="base" offset="0x45002000"/>
            <signals>
              <signal group="RESETn" function="RES" pad="RESET_N"/>
              <signal group="SMOR_DTEST" index="0" function="SUPC_VREF_TESTMODE" pad="PD08"/>
              <signal group="SMOR_DTEST" index="1" function="SUPC_VREF_TESTMODE" pad="PD09"/>
              <signal group="SMOR_DTEST" index="2" function="SUPC_VREF_TESTMODE" pad="PD07"/>
              <signal group="SMOR_DTEST" index="3" function="SUPC_VREF_TESTMODE" pad="PA00"/>
              <signal group="SMOR_DTEST" index="4" function="SUPC_VREF_TESTMODE" pad="PA01"/>
              <signal group="SMOR_DTEST" index="5" function="SUPC_VREF_TESTMODE" pad="PA02"/>
              <signal group="SMOR_DTEST" index="6" function="SUPC_VREF_TESTMODE" pad="PA03"/>
              <signal group="SMOR_DTEST" index="7" function="SUPC_VREF_TESTMODE" pad="PA04"/>
              <signal group="SMOR_DTEST" index="8" function="SUPC_VREF_TESTMODE" pad="PB03"/>
              <signal group="SMOR_DTEST" index="9" function="SUPC_VREF_TESTMODE" pad="PB04"/>
              <signal group="SMOR_DTEST" index="10" function="SUPC_VREF_TESTMODE" pad="PB05"/>
              <signal group="SMOR_DTEST" index="11" function="SUPC_VREF_TESTMODE" pad="PB06"/>
              <signal group="SMOR_DTEST" index="12" function="SUPC_VREF_TESTMODE" pad="PC00"/>
              <signal group="SMOR_DTEST" index="13" function="SUPC_VREF_TESTMODE" pad="PA06"/>
              <signal group="SMOR_DTEST" index="14" function="SUPC_VREF_TESTMODE" pad="PA07"/>
              <signal group="SMOR_DTEST" index="15" function="SUPC_VREF_TESTMODE" pad="PC03"/>
              <signal group="OUT" index="0" function="SUPC" pad="PB04"/>
              <signal group="OUT" index="1" function="SUPC" pad="PB05"/>
              <signal group="USERLDO" function="USER_LDO" pad="PD06"/>
              <signal group="USERLDO_OUT" function="USER_LDO_OP_AMP" pad="USERLDO"/>
            </signals>
            <parameters>
              <param name="ADDVREG_NUM" value="1" caption="Jira PWR109-210"/>
              <param name="ADDVREG_PLL_NUM" value="0" caption="--"/>
              <param name="ADDVREG_PLL_START_INDEX" value="1" caption="--"/>
              <param name="BKOUT_NUM" value="2" caption="--"/>
              <param name="BORVDDUSB_NUM" value="1" caption="(Jira PWR109-219)"/>
              <param name="CHRG_PUMP_NUM" value="2" caption="--"/>
              <param name="IOB_IMPLEMENTED" value="0" caption="--"/>
              <param name="USER_LDO_IMPLEMENTED" value="1" caption="--"/>
              <param name="VBAT_IMPLEMENTED" value="0" caption="--"/>
              <param name="VREGSW_NUM" value="1" caption="--"/>
              <param name="BRIDGE_ID" value="2" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="1" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="4" caption="Instance index for SUPC"/>
              <param name="MCLK_ID_APB" value="4" caption="Index for SUPC APB clock"/>
              <param name="PAC_ID" value="4" caption="Index for SUPC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="SysTick" id="SYSTEM_IP" version="1.0.0">
          <instance name="SysTick">
            <register-group name="SysTick" name-in-module="SysTick" address-space="base" offset="0xE000E010"/>
            <parameters>
              <param name="__SYST_NUM" value="2" caption="Number of implemented SysTick timers"/>
            </parameters>
          </instance>
        </module>
        <module name="TCC" id="03610" name2="tmr_tcc_u2213_v4" version="4d0">
          <instance name="TCC0">
            <register-group name="TCC0" name-in-module="TCC" address-space="base" offset="0x44810000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PA19" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PB11" ioset="3"/>
              <signal group="WO" index="0" function="F" pad="PC00" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PA20" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PB12" ioset="3"/>
              <signal group="WO" index="1" function="F" pad="PC01" ioset="1"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="MASTER_SLAVE_MODE" value="1" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="GCLK_ID_TCC01" value="25"/>
              <param name="DMAC_ID_OVF" value="12"/>
              <param name="DMAC_ID_MC0" value="13"/>
              <param name="DMAC_ID_MC1" value="14"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="8" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="30" caption="Instance index for TCC0"/>
              <param name="MCLK_ID_APB" value="40" caption="Index for TCC0 APB clock"/>
              <param name="PAC_ID" value="30" caption="Index for TCC0 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC1">
            <register-group name="TCC1" name-in-module="TCC" address-space="base" offset="0x44812000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PC02" ioset="1"/>
              <signal group="WO" index="0" function="F" pad="PC09" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PC03" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PC10" ioset="2"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="MASTER_SLAVE_MODE" value="2" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="GCLK_ID_TCC01" value="25"/>
              <param name="DMAC_ID_OVF" value="15"/>
              <param name="DMAC_ID_MC0" value="16"/>
              <param name="DMAC_ID_MC1" value="17"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="9" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="31" caption="Instance index for TCC1"/>
              <param name="MCLK_ID_APB" value="41" caption="Index for TCC1 APB clock"/>
              <param name="PAC_ID" value="31" caption="Index for TCC1 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC2">
            <register-group name="TCC2" name-in-module="TCC" address-space="base" offset="0x44814000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PB09" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PC04" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PB08" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PC05" ioset="1"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="GCLK_ID" value="26"/>
              <param name="DMAC_ID_OVF" value="18"/>
              <param name="DMAC_ID_MC0" value="19"/>
              <param name="DMAC_ID_MC1" value="20"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="10" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="32" caption="Instance index for TCC2"/>
              <param name="MCLK_ID_APB" value="42" caption="Index for TCC2 APB clock"/>
              <param name="PAC_ID" value="32" caption="Index for TCC2 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC3">
            <register-group name="TCC3" name-in-module="TCC" address-space="base" offset="0x44816000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PB13" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PD00" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PB14" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PD01" ioset="1"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="GCLK_ID" value="27"/>
              <param name="DMAC_ID_OVF" value="21"/>
              <param name="DMAC_ID_MC0" value="22"/>
              <param name="DMAC_ID_MC1" value="23"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="11" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="33" caption="Instance index for TCC3"/>
              <param name="MCLK_ID_APB" value="43" caption="Index for TCC3 APB clock"/>
              <param name="PAC_ID" value="33" caption="Index for TCC3 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC4">
            <register-group name="TCC4" name-in-module="TCC" address-space="base" offset="0x44824000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PA10" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PD07" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PA11" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PD08" ioset="1"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="GCLK_ID" value="30"/>
              <param name="DMAC_ID_OVF" value="28"/>
              <param name="DMAC_ID_MC0" value="29"/>
              <param name="DMAC_ID_MC1" value="30"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="18" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="36" caption="Instance index for TCC4"/>
              <param name="MCLK_ID_APB" value="46" caption="Index for TCC4 APB clock"/>
              <param name="PAC_ID" value="36" caption="Index for TCC4 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC5">
            <register-group name="TCC5" name-in-module="TCC" address-space="base" offset="0x44826000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PD10" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PD09" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PA00" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PD11" ioset="2"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="GCLK_ID" value="31"/>
              <param name="DMAC_ID_OVF" value="31"/>
              <param name="DMAC_ID_MC0" value="32"/>
              <param name="DMAC_ID_MC1" value="33"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="19" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="37" caption="Instance index for TCC5"/>
              <param name="MCLK_ID_APB" value="47" caption="Index for TCC5 APB clock"/>
              <param name="PAC_ID" value="37" caption="Index for TCC5 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC6">
            <register-group name="TCC6" name-in-module="TCC" address-space="base" offset="0x44828000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PA01" ioset="1"/>
              <signal group="WO" index="0" function="F" pad="PD12" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PA02" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PD13" ioset="2"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="GCLK_ID" value="32"/>
              <param name="DMAC_ID_OVF" value="34"/>
              <param name="DMAC_ID_MC0" value="35"/>
              <param name="DMAC_ID_MC1" value="36"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="20" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="38" caption="Instance index for TCC6"/>
              <param name="MCLK_ID_APB" value="48" caption="Index for TCC6 APB clock"/>
              <param name="PAC_ID" value="38" caption="Index for TCC6 registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="TESTVAL" id="test_valio_mapper_v1" name2="test_valio_mapper_v1" version="1.0.0">
          <instance name="TESTVAL">
            <signals>
              <signal group="VALIO" index="0" function="VALIO" pad="PD00"/>
              <signal group="VALIO" index="1" function="VALIO" pad="PD01"/>
              <signal group="VALIO" index="2" function="VALIO" pad="PC04"/>
              <signal group="VALIO" index="3" function="VALIO" pad="PA05"/>
              <signal group="VALIO" index="4" function="VALIO" pad="PC01"/>
              <signal group="VALIO" index="5" function="VALIO" pad="PC02"/>
            </signals>
          </instance>
        </module>
        <module name="USB" id="03613" name2="usb_u2222_v1" version="1d0">
          <instance name="USB">
            <register-group name="USB" name-in-module="USB" address-space="base" offset="0x44832000"/>
            <signals>
              <signal group="SOF" function="H" pad="PD01"/>
              <signal group="USBDM" function="H" pad="PD02"/>
              <signal group="USBDP" function="H" pad="PD03"/>
            </signals>
            <parameters>
              <param name="AHB_2_USB_FIFO_DEPTH" value="4" caption="bytes number, should be at least 2, and 2^n (4,8,16 ...)"/>
              <param name="AHB_2_USB_RD_DATA_BITS" value="8" caption="8, 16 or 32, here : 8-bits is required as UTMI interface should work in 8-bits mode"/>
              <param name="AHB_2_USB_WR_DATA_BITS" value="32" caption="8, 16 or 32 : here, AHB transfer is made in word mode"/>
              <param name="AHB_2_USB_WR_THRESHOLD" value="2" caption="as soon as there are N bytes-free inside the fifo, ahb read transfer is requested"/>
              <param name="DATA_BUS_16_8" value="0" caption="UTMI/SIE data bus size : 0 -&gt; 8 bits, 1 -&gt; 16 bits"/>
              <param name="EPNUM" value="8" caption="parameter for rtl : max of ENDPOINT and PIPE NUM"/>
              <param name="EPT_NUM" value="8" caption="Number of USB end points"/>
              <param name="INITIAL_CONTROL_QOS" value="3" caption="CONTROL QOS RESET value"/>
              <param name="INITIAL_DATA_QOS" value="3" caption="DATA QOS RESET value"/>
              <param name="MISSING_SOF_DET_IMPLEMENTED" value="1" caption="48 mHz xPLL feature implemented"/>
              <param name="PIPE_NUM" value="8" caption="Number of USB pipes"/>
              <param name="SYSTEM_CLOCK_IS_CKUSB" value="0" caption="Dual (1'b0) or Single (1'b1) clock system"/>
              <param name="USB_2_AHB_FIFO_DEPTH" value="4" caption="bytes number, should be at least 2, and 2^n (4,8,16 ...)"/>
              <param name="USB_2_AHB_RD_DATA_BITS" value="16" caption="8, 16 or 32, here : 8-bits is required as UTMI interface should work in 8-bits mode"/>
              <param name="USB_2_AHB_RD_THRESHOLD" value="2" caption="as soon as there are 16 bytes-free inside the fifo, ahb read transfer is requested"/>
              <param name="USB_2_AHB_WR_DATA_BITS" value="8" caption="8, 16 or 32 : here : 8-bits is required as UTMI interface should work in 8-bits mode"/>
              <param name="GCLK_ID" value="38"/>
              <param name="BRIDGE_ID" value="1" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="25" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="44" caption="Instance index for USB"/>
              <param name="MCLK_ID_AHB" value="54" caption="Index for USB AHB clock"/>
              <param name="MCLK_ID_APB" value="55" caption="Index for USB APB clock"/>
              <param name="PAC_ID" value="44" caption="Index for USB registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="03611" name2="wdt_u2251_v2" version="2b0">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0x4400E000"/>
            <parameters>
              <param name="FUSES_UPDATE_SUPPORT" value="0" caption="WDT Fuse Update Support"/>
              <param name="BRIDGE_ID" value="0" caption="H2PB Bridge ID"/>
              <param name="PERIPH_ID" value="7" caption="H2PB Peripheral ID"/>
              <param name="INSTANCE_ID" value="11" caption="Instance index for WDT"/>
              <param name="MCLK_ID_APB" value="11" caption="Index for WDT APB clock"/>
              <param name="PAC_ID" value="11" caption="Index for WDT registers write protection"/>
            </parameters>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt name="Reset" index="-15" caption="Reset Vector, invoked on Power up and warm reset"/>
        <interrupt name="NonMaskableInt" index="-14" caption="Non maskable Interrupt, cannot be stopped or preempted"/>
        <interrupt name="HardFault" index="-13" caption="Hard Fault, all classes of Fault"/>
        <interrupt name="SVCall" index="-5" caption="System Service Call via SVC instruction"/>
        <interrupt name="PendSV" index="-2" caption="Pendable request for system service"/>
        <interrupt name="SysTick" index="-1" caption="System Tick Timer"/>
        <interrupt name="FCR" index="0" module-instance="FCR"/>
        <interrupt name="FCW" index="1" module-instance="FCW"/>
        <interrupt name="PM" index="2" module-instance="PM"/>
        <interrupt name="SUPC" index="3" module-instance="SUPC"/>
        <interrupt name="OSCCTRL_XOSCRDY" index="4" module-instance="OSCCTRL"/>
        <interrupt name="OSCCTRL_DFLLRDY" index="5" module-instance="OSCCTRL"/>
        <interrupt name="OSCCTRL_PLLLOCKR_0" index="6" module-instance="OSCCTRL"/>
        <interrupt name="OSC32KCTRL_XOSC32KRDY" index="7" module-instance="OSC32KCTRL"/>
        <interrupt name="OSC32KCTRL_XOSC32KFAIL" index="8" module-instance="OSC32KCTRL"/>
        <interrupt name="MCLK" index="9" module-instance="MCLK"/>
        <interrupt name="FREQM" index="10" module-instance="FREQM"/>
        <interrupt name="WDT" index="11" module-instance="WDT"/>
        <interrupt name="RTC_TAMPER" index="12" module-instance="RTC"/>
        <interrupt name="RTC_OVF" index="13" module-instance="RTC"/>
        <interrupt name="RTC_PER0" index="14" module-instance="RTC"/>
        <interrupt name="RTC_CMP0" index="15" module-instance="RTC"/>
        <interrupt name="EIC_EXTINT0" index="16" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT1" index="17" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT2" index="18" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT3" index="19" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT4" index="20" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT5" index="21" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT6" index="22" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT7" index="23" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT8" index="24" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT9" index="25" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT10" index="26" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT11" index="27" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT12" index="28" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT13" index="29" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT14" index="30" module-instance="EIC"/>
        <interrupt name="EIC_EXTINT15" index="31" module-instance="EIC"/>
        <interrupt name="EIC_NSCHK" index="32" module-instance="EIC"/>
        <interrupt name="MCRAMC" index="34" module-instance="MCRAMC"/>
        <interrupt name="CAN0_INT0" index="35" module-instance="CAN0"/>
        <interrupt name="CAN0_INT1" index="36" module-instance="CAN0"/>
        <interrupt name="CAN0_BERR" index="37" module-instance="CAN0"/>
        <interrupt name="CAN1_INT0" index="38" module-instance="CAN1"/>
        <interrupt name="CAN1_INT1" index="39" module-instance="CAN1"/>
        <interrupt name="CAN1_BERR" index="40" module-instance="CAN1"/>
        <interrupt name="PORT" index="41" module-instance="PORT"/>
        <interrupt name="DMAC_TCMPL0" index="42" module-instance="DMAC"/>
        <interrupt name="DMAC_TCMPL1" index="43" module-instance="DMAC"/>
        <interrupt name="DMAC_TCMPL2" index="44" module-instance="DMAC"/>
        <interrupt name="DMAC_TCMPL3" index="45" module-instance="DMAC"/>
        <interrupt name="DMAC_TCMPL4" index="46" module-instance="DMAC"/>
        <interrupt name="HMATRIX2" index="47" module-instance="HMATRIX2"/>
        <interrupt name="EVSYS_EVD0" index="48" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD1" index="49" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD2" index="50" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD3" index="51" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD4" index="52" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD5" index="53" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD6" index="54" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD7" index="55" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD8" index="56" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD9" index="57" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD10" index="58" module-instance="EVSYS"/>
        <interrupt name="EVSYS_EVD11" index="59" module-instance="EVSYS"/>
        <interrupt name="SERCOM0_6" index="60" module-instance="SERCOM0"/>
        <interrupt name="SERCOM0_5" index="61" module-instance="SERCOM0"/>
        <interrupt name="SERCOM0_0" index="62" module-instance="SERCOM0"/>
        <interrupt name="SERCOM0_1" index="63" module-instance="SERCOM0"/>
        <interrupt name="SERCOM0_2" index="64" module-instance="SERCOM0"/>
        <interrupt name="SERCOM0_3" index="65" module-instance="SERCOM0"/>
        <interrupt name="SERCOM0_4" index="66" module-instance="SERCOM0"/>
        <interrupt name="SERCOM1_6" index="67" module-instance="SERCOM1"/>
        <interrupt name="SERCOM1_5" index="68" module-instance="SERCOM1"/>
        <interrupt name="SERCOM1_0" index="69" module-instance="SERCOM1"/>
        <interrupt name="SERCOM1_1" index="70" module-instance="SERCOM1"/>
        <interrupt name="SERCOM1_2" index="71" module-instance="SERCOM1"/>
        <interrupt name="SERCOM1_3" index="72" module-instance="SERCOM1"/>
        <interrupt name="SERCOM1_4" index="73" module-instance="SERCOM1"/>
        <interrupt name="SERCOM2_6" index="74" module-instance="SERCOM2"/>
        <interrupt name="SERCOM2_5" index="75" module-instance="SERCOM2"/>
        <interrupt name="SERCOM2_0" index="76" module-instance="SERCOM2"/>
        <interrupt name="SERCOM2_1" index="77" module-instance="SERCOM2"/>
        <interrupt name="SERCOM2_2" index="78" module-instance="SERCOM2"/>
        <interrupt name="SERCOM2_3" index="79" module-instance="SERCOM2"/>
        <interrupt name="SERCOM2_4" index="80" module-instance="SERCOM2"/>
        <interrupt name="SERCOM3_6" index="81" module-instance="SERCOM3"/>
        <interrupt name="SERCOM3_5" index="82" module-instance="SERCOM3"/>
        <interrupt name="SERCOM3_0" index="83" module-instance="SERCOM3"/>
        <interrupt name="SERCOM3_1" index="84" module-instance="SERCOM3"/>
        <interrupt name="SERCOM3_2" index="85" module-instance="SERCOM3"/>
        <interrupt name="SERCOM3_3" index="86" module-instance="SERCOM3"/>
        <interrupt name="SERCOM3_4" index="87" module-instance="SERCOM3"/>
        <interrupt name="TCC0_DFS" index="88" module-instance="TCC0"/>
        <interrupt name="TCC0_CNT" index="89" module-instance="TCC0"/>
        <interrupt name="TCC0_MC0" index="90" module-instance="TCC0"/>
        <interrupt name="TCC0_MC1" index="91" module-instance="TCC0"/>
        <interrupt name="TCC1_DFS" index="92" module-instance="TCC1"/>
        <interrupt name="TCC1_CNT" index="93" module-instance="TCC1"/>
        <interrupt name="TCC1_MC0" index="94" module-instance="TCC1"/>
        <interrupt name="TCC1_MC1" index="95" module-instance="TCC1"/>
        <interrupt name="TCC2_DFS" index="96" module-instance="TCC2"/>
        <interrupt name="TCC2_CNT" index="97" module-instance="TCC2"/>
        <interrupt name="TCC2_MC0" index="98" module-instance="TCC2"/>
        <interrupt name="TCC2_MC1" index="99" module-instance="TCC2"/>
        <interrupt name="TCC3_DFS" index="100" module-instance="TCC3"/>
        <interrupt name="TCC3_CNT" index="101" module-instance="TCC3"/>
        <interrupt name="TCC3_MC0" index="102" module-instance="TCC3"/>
        <interrupt name="TCC3_MC1" index="103" module-instance="TCC3"/>
        <interrupt name="SERCOM4_6" index="104" module-instance="SERCOM4"/>
        <interrupt name="SERCOM4_5" index="105" module-instance="SERCOM4"/>
        <interrupt name="SERCOM4_0" index="106" module-instance="SERCOM4"/>
        <interrupt name="SERCOM4_1" index="107" module-instance="SERCOM4"/>
        <interrupt name="SERCOM4_2" index="108" module-instance="SERCOM4"/>
        <interrupt name="SERCOM4_3" index="109" module-instance="SERCOM4"/>
        <interrupt name="SERCOM4_4" index="110" module-instance="SERCOM4"/>
        <interrupt name="SERCOM5_6" index="111" module-instance="SERCOM5"/>
        <interrupt name="SERCOM5_5" index="112" module-instance="SERCOM5"/>
        <interrupt name="SERCOM5_0" index="113" module-instance="SERCOM5"/>
        <interrupt name="SERCOM5_1" index="114" module-instance="SERCOM5"/>
        <interrupt name="SERCOM5_2" index="115" module-instance="SERCOM5"/>
        <interrupt name="SERCOM5_3" index="116" module-instance="SERCOM5"/>
        <interrupt name="SERCOM5_4" index="117" module-instance="SERCOM5"/>
        <interrupt name="TCC4_DFS" index="118" module-instance="TCC4"/>
        <interrupt name="TCC4_CNT" index="119" module-instance="TCC4"/>
        <interrupt name="TCC4_MC0" index="120" module-instance="TCC4"/>
        <interrupt name="TCC4_MC1" index="121" module-instance="TCC4"/>
        <interrupt name="TCC5_DFS" index="122" module-instance="TCC5"/>
        <interrupt name="TCC5_CNT" index="123" module-instance="TCC5"/>
        <interrupt name="TCC5_MC0" index="124" module-instance="TCC5"/>
        <interrupt name="TCC5_MC1" index="125" module-instance="TCC5"/>
        <interrupt name="TCC6_DFS" index="126" module-instance="TCC6"/>
        <interrupt name="TCC6_CNT" index="127" module-instance="TCC6"/>
        <interrupt name="TCC6_MC0" index="128" module-instance="TCC6"/>
        <interrupt name="TCC6_MC1" index="129" module-instance="TCC6"/>
        <interrupt name="ADC_REQ0" index="130" module-instance="ADC"/>
        <interrupt name="ADC_REQ1" index="131" module-instance="ADC"/>
        <interrupt name="AC" index="132" module-instance="AC"/>
        <interrupt name="PTC" index="133" module-instance="PTC"/>
        <interrupt name="USB_EORSMDNRSM" index="134" module-instance="USB"/>
        <interrupt name="USB_SOFHSOF" index="135" module-instance="USB"/>
        <interrupt name="USB_TRCPT00" index="136" module-instance="USB"/>
        <interrupt name="USB_TRCPT10" index="137" module-instance="USB"/>
        <interrupt name="AT" index="138" module-instance="AT"/>
      </interrupts>
      <events>
        <generators>
          <generator name="SUPC_LVDET" index="1" module-instance="SUPC"/>
          <generator name="OSCCTRL_XOSCFAIL" index="2" module-instance="OSCCTRL"/>
          <generator name="OSC32KCTRL_XOSC32KFAIL" index="3" module-instance="OSC32KCTRL"/>
          <generator name="FREQM_DONE" index="4" module-instance="FREQM"/>
          <generator name="FREQM_WINMON" index="5" module-instance="FREQM"/>
          <generator name="RTC_PER0" index="6" module-instance="RTC"/>
          <generator name="RTC_PER1" index="7" module-instance="RTC"/>
          <generator name="RTC_PER2" index="8" module-instance="RTC"/>
          <generator name="RTC_PER3" index="9" module-instance="RTC"/>
          <generator name="RTC_PER4" index="10" module-instance="RTC"/>
          <generator name="RTC_PER5" index="11" module-instance="RTC"/>
          <generator name="RTC_PER6" index="12" module-instance="RTC"/>
          <generator name="RTC_PER7" index="13" module-instance="RTC"/>
          <generator name="RTC_CMP0" index="14" module-instance="RTC"/>
          <generator name="RTC_CMP1" index="15" module-instance="RTC"/>
          <generator name="RTC_CMP2" index="16" module-instance="RTC"/>
          <generator name="RTC_CMP3" index="17" module-instance="RTC"/>
          <generator name="RTC_TAMPER" index="18" module-instance="RTC"/>
          <generator name="RTC_OVF" index="19" module-instance="RTC"/>
          <generator name="RTC_PERD" index="20" module-instance="RTC"/>
          <generator name="EIC_EXTINT0" index="21" module-instance="EIC"/>
          <generator name="EIC_EXTINT1" index="22" module-instance="EIC"/>
          <generator name="EIC_EXTINT2" index="23" module-instance="EIC"/>
          <generator name="EIC_EXTINT3" index="24" module-instance="EIC"/>
          <generator name="EIC_EXTINT4" index="25" module-instance="EIC"/>
          <generator name="EIC_EXTINT5" index="26" module-instance="EIC"/>
          <generator name="EIC_EXTINT6" index="27" module-instance="EIC"/>
          <generator name="EIC_EXTINT7" index="28" module-instance="EIC"/>
          <generator name="EIC_EXTINT8" index="29" module-instance="EIC"/>
          <generator name="EIC_EXTINT9" index="30" module-instance="EIC"/>
          <generator name="EIC_EXTINT10" index="31" module-instance="EIC"/>
          <generator name="EIC_EXTINT11" index="32" module-instance="EIC"/>
          <generator name="EIC_EXTINT12" index="33" module-instance="EIC"/>
          <generator name="EIC_EXTINT13" index="34" module-instance="EIC"/>
          <generator name="EIC_EXTINT14" index="35" module-instance="EIC"/>
          <generator name="EIC_EXTINT15" index="36" module-instance="EIC"/>
          <generator name="DMAC_CH0" index="37" module-instance="DMAC"/>
          <generator name="DMAC_CH1" index="38" module-instance="DMAC"/>
          <generator name="DMAC_CH2" index="39" module-instance="DMAC"/>
          <generator name="DMAC_CH3" index="40" module-instance="DMAC"/>
          <generator name="TCC0_OVF" index="41" module-instance="TCC0"/>
          <generator name="TCC0_TRG" index="42" module-instance="TCC0"/>
          <generator name="TCC0_CNT" index="43" module-instance="TCC0"/>
          <generator name="TCC0_MC0" index="44" module-instance="TCC0"/>
          <generator name="TCC0_MC1" index="45" module-instance="TCC0"/>
          <generator name="TCC1_OVF" index="46" module-instance="TCC1"/>
          <generator name="TCC1_TRG" index="47" module-instance="TCC1"/>
          <generator name="TCC1_CNT" index="48" module-instance="TCC1"/>
          <generator name="TCC1_MC0" index="49" module-instance="TCC1"/>
          <generator name="TCC1_MC1" index="50" module-instance="TCC1"/>
          <generator name="TCC2_OVF" index="51" module-instance="TCC2"/>
          <generator name="TCC2_TRG" index="52" module-instance="TCC2"/>
          <generator name="TCC2_CNT" index="53" module-instance="TCC2"/>
          <generator name="TCC2_MC0" index="54" module-instance="TCC2"/>
          <generator name="TCC2_MC1" index="55" module-instance="TCC2"/>
          <generator name="TCC3_OVF" index="56" module-instance="TCC3"/>
          <generator name="TCC3_TRG" index="57" module-instance="TCC3"/>
          <generator name="TCC3_CNT" index="58" module-instance="TCC3"/>
          <generator name="TCC3_MC0" index="59" module-instance="TCC3"/>
          <generator name="TCC3_MC1" index="60" module-instance="TCC3"/>
          <generator name="TCC4_OVF" index="61" module-instance="TCC4"/>
          <generator name="TCC4_TRG" index="62" module-instance="TCC4"/>
          <generator name="TCC4_CNT" index="63" module-instance="TCC4"/>
          <generator name="TCC4_MC0" index="64" module-instance="TCC4"/>
          <generator name="TCC4_MC1" index="65" module-instance="TCC4"/>
          <generator name="TCC5_OVF" index="66" module-instance="TCC5"/>
          <generator name="TCC5_TRG" index="67" module-instance="TCC5"/>
          <generator name="TCC5_CNT" index="68" module-instance="TCC5"/>
          <generator name="TCC5_MC0" index="69" module-instance="TCC5"/>
          <generator name="TCC5_MC1" index="70" module-instance="TCC5"/>
          <generator name="TCC6_OVF" index="71" module-instance="TCC6"/>
          <generator name="TCC6_TRG" index="72" module-instance="TCC6"/>
          <generator name="TCC6_CNT" index="73" module-instance="TCC6"/>
          <generator name="TCC6_MC0" index="74" module-instance="TCC6"/>
          <generator name="TCC6_MC1" index="75" module-instance="TCC6"/>
          <generator name="ADC_CHRDY" index="76" module-instance="ADC"/>
          <generator name="ADC_CMP" index="77" module-instance="ADC"/>
          <generator name="AC_COMP0" index="78" module-instance="AC"/>
          <generator name="AC_COMP1" index="79" module-instance="AC"/>
          <generator name="AC_WIN0" index="80" module-instance="AC"/>
          <generator name="PTC_EOC" index="81" module-instance="PTC"/>
          <generator name="PTC_WCOMP" index="82" module-instance="PTC"/>
          <generator name="CCL0_LUTOUT0" index="83" module-instance="CCL0"/>
          <generator name="CCL0_LUTOUT1" index="84" module-instance="CCL0"/>
          <generator name="CCL0_LUTOUT2" index="85" module-instance="CCL0"/>
          <generator name="CCL0_LUTOUT3" index="86" module-instance="CCL0"/>
          <generator name="CCL1_LUTOUT0" index="87" module-instance="CCL1"/>
          <generator name="CCL1_LUTOUT1" index="88" module-instance="CCL1"/>
          <generator name="CCL1_LUTOUT2" index="89" module-instance="CCL1"/>
          <generator name="CCL1_LUTOUT3" index="90" module-instance="CCL1"/>
        </generators>
        <users>
          <user name="FREQM_START" index="0" module-instance="FREQM"/>
          <user name="RTC_TAMPER" index="1" module-instance="RTC"/>
          <user name="PORT_EV0" index="2" module-instance="PORT"/>
          <user name="PORT_EV1" index="3" module-instance="PORT"/>
          <user name="PORT_EV2" index="4" module-instance="PORT"/>
          <user name="PORT_EV3" index="5" module-instance="PORT"/>
          <user name="DMAC_CH0" index="6" module-instance="DMAC"/>
          <user name="DMAC_CH1" index="7" module-instance="DMAC"/>
          <user name="DMAC_CH2" index="8" module-instance="DMAC"/>
          <user name="DMAC_CH3" index="9" module-instance="DMAC"/>
          <user name="TCC0_EV0" index="10" module-instance="TCC0"/>
          <user name="TCC0_EV1" index="11" module-instance="TCC0"/>
          <user name="TCC0_MC0" index="12" module-instance="TCC0"/>
          <user name="TCC0_MC1" index="13" module-instance="TCC0"/>
          <user name="TCC1_EV0" index="14" module-instance="TCC1"/>
          <user name="TCC1_EV1" index="15" module-instance="TCC1"/>
          <user name="TCC1_MC0" index="16" module-instance="TCC1"/>
          <user name="TCC1_MC1" index="17" module-instance="TCC1"/>
          <user name="TCC2_EV0" index="18" module-instance="TCC2"/>
          <user name="TCC2_EV1" index="19" module-instance="TCC2"/>
          <user name="TCC2_MC0" index="20" module-instance="TCC2"/>
          <user name="TCC2_MC1" index="21" module-instance="TCC2"/>
          <user name="TCC3_EV0" index="22" module-instance="TCC3"/>
          <user name="TCC3_EV1" index="23" module-instance="TCC3"/>
          <user name="TCC3_MC0" index="24" module-instance="TCC3"/>
          <user name="TCC3_MC1" index="25" module-instance="TCC3"/>
          <user name="TCC4_EV0" index="26" module-instance="TCC4"/>
          <user name="TCC4_EV1" index="27" module-instance="TCC4"/>
          <user name="TCC4_MC0" index="28" module-instance="TCC4"/>
          <user name="TCC4_MC1" index="29" module-instance="TCC4"/>
          <user name="TCC5_EV0" index="30" module-instance="TCC5"/>
          <user name="TCC5_EV1" index="31" module-instance="TCC5"/>
          <user name="TCC5_MC0" index="32" module-instance="TCC5"/>
          <user name="TCC5_MC1" index="33" module-instance="TCC5"/>
          <user name="TCC6_EV0" index="34" module-instance="TCC6"/>
          <user name="TCC6_EV1" index="35" module-instance="TCC6"/>
          <user name="TCC6_MC0" index="36" module-instance="TCC6"/>
          <user name="TCC6_MC1" index="37" module-instance="TCC6"/>
          <user name="ADC_TRIG0" index="38" module-instance="ADC"/>
          <user name="ADC_TRIG1" index="39" module-instance="ADC"/>
          <user name="ADC_TRIG2" index="40" module-instance="ADC"/>
          <user name="ADC_TRIG3" index="41" module-instance="ADC"/>
          <user name="ADC_TRIG4" index="42" module-instance="ADC"/>
          <user name="ADC_TRIG5" index="43" module-instance="ADC"/>
          <user name="ADC_TRIG6" index="44" module-instance="ADC"/>
          <user name="ADC_TRIG7" index="45" module-instance="ADC"/>
          <user name="ADC_TRIG8" index="46" module-instance="ADC"/>
          <user name="ADC_TRIG9" index="47" module-instance="ADC"/>
          <user name="ADC_TRIG10" index="48" module-instance="ADC"/>
          <user name="AC_SOC0" index="49" module-instance="AC"/>
          <user name="AC_SOC1" index="50" module-instance="AC"/>
          <user name="PTC_DSEQR" index="51" module-instance="PTC"/>
          <user name="PTC_STCONV" index="52" module-instance="PTC"/>
          <user name="CCL0_LUTIN0" index="53" module-instance="CCL0"/>
          <user name="CCL0_LUTIN1" index="54" module-instance="CCL0"/>
          <user name="CCL0_LUTIN2" index="55" module-instance="CCL0"/>
          <user name="CCL0_LUTIN3" index="56" module-instance="CCL0"/>
          <user name="CCL1_LUTIN0" index="57" module-instance="CCL1"/>
          <user name="CCL1_LUTIN1" index="58" module-instance="CCL1"/>
          <user name="CCL1_LUTIN2" index="59" module-instance="CCL1"/>
          <user name="CCL1_LUTIN3" index="60" module-instance="CCL1"/>
          <user name="AT_TAMPSRC5" index="61" module-instance="AT"/>
        </users>
      </events>
      <interfaces>
        <interface name="JTAG" type="samjtag"/>
        <interface name="SWD" type="swd"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="DSU_DID" value="0x0AC00053"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module name="AC" id="03784" name2="cmp_ac_u2501_v2" version="2a0" caption="Analog Comparator Controller">
      <register-group name="CHANNEL" size="0x10">
        <register name="COMPCTRL" offset="0x0" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="Pair n Comparator Control 0">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="SINGLE" caption="Single-Shot Mode" mask="0x8"/>
          <bitfield name="INTSEL" caption="Interrupt Selection" mask="0x30" values="COMPCTRL__INTSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="MUXNEG" caption="Negative Input Mux Selection" mask="0x700" values="COMPCTRL__MUXNEG"/>
          <bitfield name="MUXPOS" caption="Positive Input Mux Selection" mask="0x7000" values="COMPCTRL__MUXPOS"/>
          <bitfield name="SWAP" caption="Swap Inputs and Invert" mask="0x10000"/>
          <bitfield name="SPEED" caption="Speed Selection" mask="0x20000" values="COMPCTRL__SPEED"/>
          <bitfield name="HYST" caption="Hysteresis Level" mask="0x180000" values="COMPCTRL__HYST"/>
          <bitfield name="FLEN" caption="Filter Length" mask="0xE00000" values="COMPCTRL__FLEN"/>
          <bitfield name="OUT" caption="Output" mask="0x3000000" values="COMPCTRL__OUT"/>
          <bitfield name="SUT" caption="Start-up Time" mask="0xFC000000"/>
        </register>
        <register name="DACCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Dac n Control">
          <bitfield name="VALUE0" caption="DAC0 Output Value" mask="0x7F"/>
          <bitfield name="SHEN0" caption="DAC0 Sample and Hold Enable Operating Mode" mask="0x8000"/>
          <bitfield name="VALUE1" caption="DAC1 Output Value" mask="0x7F0000"/>
          <bitfield name="SHEN1" caption="DAC1 Sample and Hold Enable Operating Mode" mask="0x80000000"/>
        </register>
        <register name="WINCTRL" offset="0xC" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Window Monitor  n Control">
          <bitfield name="WEN" caption="Window n Mode Enable" mask="0x1"/>
          <bitfield name="WINTSEL" caption="Window n Interrupt Selection" mask="0x6" values="WINCTRL__WINTSEL"/>
        </register>
      </register-group>
      <register-group name="AC" caption="Analog Comparator Controller">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B">
          <bitfield name="START0" caption="Comparator 0 Start Comparison" mask="0x1"/>
          <bitfield name="START1" caption="Comparator 1 Start Comparison" mask="0x2"/>
        </register>
        <register name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Control C">
          <bitfield name="WIDTH" caption="Sample and Hold Clock Pulse Width" mask="0x3FF"/>
          <bitfield name="PER" caption="Sample and Hold Clock Period" mask="0x3FF000"/>
          <bitfield name="PRESCALER" caption="Prescaling Factor" mask="0x7000000" values="CTRLC__PRESCALER"/>
          <bitfield name="AIPMPEN" caption="Analog Input Charge Pump Enable" mask="0x8000000"/>
          <bitfield name="CONFIG" caption="Configuration Extension" mask="0xF0000000"/>
        </register>
        <register name="EVCTRL" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="COMPEO0" caption="Comparator 0 Event Output Enable" mask="0x1"/>
          <bitfield name="COMPEO1" caption="Comparator 1 Event Output Enable" mask="0x2"/>
          <bitfield name="WINEO0" caption="Window 0 Event Output Enable" mask="0x100"/>
          <bitfield name="COMPEI0" caption="Comparator 0 Event Input Enable" mask="0x10000"/>
          <bitfield name="COMPEI1" caption="Comparator 1 Event Input Enable" mask="0x20000"/>
          <bitfield name="INVEI0" caption="Inverted Event Input Enable 0" mask="0x1000000"/>
          <bitfield name="INVEI1" caption="Inverted Event Input Enable 1" mask="0x2000000"/>
        </register>
        <register name="INTENCLR" offset="0x10" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x100"/>
        </register>
        <register name="INTENSET" offset="0x14" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x100"/>
        </register>
        <register name="INTFLAG" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="COMP0" caption="Comparator 0" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0" mask="0x100"/>
        </register>
        <register name="STATUSA" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Status A">
          <bitfield name="STATE0" caption="Comparator 0 Current State" mask="0x1"/>
          <bitfield name="STATE1" caption="Comparator 1 Current State" mask="0x2"/>
          <bitfield name="WSTATE0" caption="Window 0 Current State" mask="0x30000" values="STATUSA__WSTATE"/>
        </register>
        <register name="STATUSB" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Status B">
          <bitfield name="READY0" caption="Comparator 0 Ready" mask="0x1"/>
          <bitfield name="READY1" caption="Comparator 1 Ready" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="COMPCTRL0" caption="COMPCTRL 0 Synchronization Busy" mask="0x4"/>
          <bitfield name="COMPCTRL1" caption="COMPCTRL 1 Synchronization Busy" mask="0x8"/>
          <bitfield name="WINCTRL0" caption="WINCTRL 0 Synchronization Busy" mask="0x400"/>
        </register>
        <register-group name="CHANNEL" name-in-module="CHANNEL" offset="0x30" size="0x10" count="1"/>
      </register-group>
      <value-group name="COMPCTRL__INTSEL">
        <value name="TOGGLE" caption="Interrupt on comparator output toggle" value="0"/>
        <value name="RISING" caption="Interrupt on comparator output rising" value="1"/>
        <value name="FALLING" caption="Interrupt on comparator output falling" value="2"/>
        <value name="EOC" caption="Interrupt on end of comparison (single-shot mode only)" value="3"/>
      </value-group>
      <value-group name="COMPCTRL__MUXNEG">
        <value name="PIN0" caption="I/O pin 0" value="0"/>
        <value name="PIN1" caption="I/O pin 1" value="1"/>
        <value name="PIN2" caption="I/O pin 2" value="2"/>
        <value name="PIN3" caption="I/O pin 3" value="3"/>
        <value name="INT0" caption="Internal connection 0, device specific" value="4"/>
        <value name="BANDGAP" caption="Bangap" value="5"/>
        <value name="GND" caption="Ground" value="6"/>
        <value name="INTDAC" caption="Internal DAC" value="7"/>
      </value-group>
      <value-group name="COMPCTRL__MUXPOS">
        <value name="PIN0" caption="I/O pin 0" value="0"/>
        <value name="PIN1" caption="I/O pin 1" value="1"/>
        <value name="PIN2" caption="I/O pin 2" value="2"/>
        <value name="PIN3" caption="I/O pin 3" value="3"/>
        <value name="INT0" caption="Internal connection 0, device specific" value="4"/>
        <value name="INT1" caption="Internal connection 1, device specific" value="5"/>
        <value name="INT2" caption="Internal connection 2, device specific" value="6"/>
        <value name="INTDAC" caption="Internal DAC" value="7"/>
      </value-group>
      <value-group name="COMPCTRL__SPEED">
        <value name="HIGH" caption="High speed, high power" value="0"/>
        <value name="LOW" caption="Low speed, low power" value="1"/>
      </value-group>
      <value-group name="COMPCTRL__HYST">
        <value name="HYST10" caption="10mV" value="0"/>
        <value name="HYST20" caption="20mV" value="1"/>
        <value name="HYST40" caption="40mV" value="2"/>
        <value name="HYST60" caption="60mV" value="3"/>
      </value-group>
      <value-group name="COMPCTRL__FLEN">
        <value name="OFF" caption="No filtering" value="0"/>
        <value name="MAJ3" caption="3-bit majority function (2 of 3)" value="1"/>
        <value name="MAJ5" caption="5-bit majority function (3 of 5)" value="2"/>
      </value-group>
      <value-group name="COMPCTRL__OUT">
        <value name="OFF" caption="The output of COMPn is not routed to the COMPn I/O port" value="0"/>
        <value name="ASYNC" caption="The asynchronous output of COMPn is routed to the COMPn I/O port" value="1"/>
        <value name="SYNC" caption="The synchronous output (including filtering) of COMPn is routed to the COMPn I/O port" value="2"/>
      </value-group>
      <value-group name="WINCTRL__WINTSEL">
        <value name="ABOVE" caption="Interrupt on signal above window" value="0"/>
        <value name="INSIDE" caption="Interrupt on signal inside window" value="1"/>
        <value name="BELOW" caption="Interrupt on signal below window" value="2"/>
        <value name="OUTSIDE" caption="Interrupt on signal outside window" value="3"/>
      </value-group>
      <value-group name="CTRLC__PRESCALER">
        <value name="DIV1" caption="Sampling rate is GCLK_AC (No division)" value="0x0"/>
        <value name="DIV2" caption="Sampling rate is GCLK_AC/2" value="0x1"/>
        <value name="DIV4" caption="Sampling rate is GCLK_AC/4" value="0x2"/>
        <value name="DIV8" caption="Sampling rate is GCLK_AC/8" value="0x3"/>
        <value name="DIV16" caption="Sampling rate is GCLK_AC/16" value="0x4"/>
        <value name="DIV32" caption="Sampling rate is GCLK_AC/32" value="0x5"/>
        <value name="DIV64" caption="Sampling rate is GCLK_AC/64" value="0x6"/>
        <value name="DIV128" caption="Sampling rate is GCLK_AC/128" value="0x7"/>
      </value-group>
      <value-group name="STATUSA__WSTATE">
        <value name="ABOVE" caption="Signal is above window" value="0"/>
        <value name="INSIDE" caption="Signal is inside window" value="1"/>
        <value name="BELOW" caption="Signal is below window" value="2"/>
      </value-group>
    </module>
    <module name="ADC" id="03620" name2="adc_msh_ctrl_apb_v1" version="1b0" caption="ADC Controller">
      <register-group name="CONFIG" size="0x20">
        <register name="CORCTRL" offset="0x0" rw="RW" size="4" initval="0x00000C00" caption="SARCORE Control">
          <bitfield name="SAMC" caption="Sample Count" mask="0x3FF"/>
          <bitfield name="SELRES" caption="Selects Resolution" mask="0xC00" values="CORCTRL__SELRES"/>
          <bitfield name="EIS" caption="Early Interrupt Select" mask="0x7000"/>
          <bitfield name="EIRQOVR" caption="Interrupt Type Select" mask="0x8000"/>
          <bitfield name="STRGSRC" caption="SCAN trigger source selection" mask="0xF0000" values="CORCTRL__STRGSRC"/>
          <bitfield name="STRGLVL" caption="Scan Trigger Level Sensitivity" mask="0x200000"/>
          <bitfield name="SCNRTDS" caption="SCAN Re-trigger Disable" mask="0x400000"/>
          <bitfield name="ADCDIV" caption="Division Ratio for SARCORE clock" mask="0x7F000000"/>
        </register>
        <register name="CHNCFG1" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration 1 (LVL/CMPEN)">
          <bitfield name="CHNCMPEN" caption="Channel Comparator Enable" mask="0xFFFF"/>
          <bitfield name="LVL" caption="Channel Level" mask="0xFFFF0000"/>
        </register>
        <register name="CHNCFG2" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration 2(FRACT/CSS)">
          <bitfield name="CSS" caption="Channel SCAN Select" mask="0xFFFF"/>
          <bitfield name="FRACT" caption="Channel Fractional" mask="0xFFFF0000"/>
        </register>
        <register name="CHNCFG3" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration3 (SIGN/DIFF)">
          <bitfield name="DIFF" caption="Differential Mode" mask="0xFFFF"/>
          <bitfield name="SIGN" caption="SIGN setting" mask="0xFFFF0000"/>
        </register>
        <register name="CHNCFG4" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration 4 (TRGSRC)">
          <bitfield name="TRGSRC0" caption="Channel 0 Trigger Source" mask="0xF" values="CHNCFG4__TRGSRC0"/>
          <bitfield name="TRGSRC1" caption="Channel 1 Trigger Source" mask="0xF0" values="CHNCFG4__TRGSRC1"/>
          <bitfield name="TRGSRC2" caption="Channel 2 Trigger Source" mask="0xF00" values="CHNCFG4__TRGSRC2"/>
          <bitfield name="TRGSRC3" caption="Channel 3 Trigger Source" mask="0xF000" values="CHNCFG4__TRGSRC3"/>
          <bitfield name="TRGSRC4" caption="Channel 4 Trigger Source" mask="0xF0000" values="CHNCFG4__TRGSRC4"/>
          <bitfield name="TRGSRC5" caption="Channel 5 Trigger Source" mask="0xF00000" values="CHNCFG4__TRGSRC5"/>
          <bitfield name="TRGSRC6" caption="Channel 6 Trigger Source" mask="0xF000000" values="CHNCFG4__TRGSRC6"/>
          <bitfield name="TRGSRC7" caption="Channel 7 Trigger Source" mask="0xF0000000" values="CHNCFG4__TRGSRC7"/>
        </register>
        <register name="CHNCFG5" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration 5 (TRGSRC)">
          <bitfield name="TRGSRC8" caption="Channel 8 Trigger Source" mask="0xF" values="CHNCFG5__TRGSRC8"/>
          <bitfield name="TRGSRC9" caption="Channel 9 Trigger Source" mask="0xF0" values="CHNCFG5__TRGSRC9"/>
          <bitfield name="TRGSRC10" caption="Channel 10 Trigger Source" mask="0xF00" values="CHNCFG5__TRGSRC10"/>
          <bitfield name="TRGSRC11" caption="Channel 11 Trigger Source" mask="0xF000" values="CHNCFG5__TRGSRC11"/>
          <bitfield name="TRGSRC12" caption="Channel 12 Trigger Source" mask="0xF0000" values="CHNCFG5__TRGSRC12"/>
          <bitfield name="TRGSRC13" caption="Channel 13 Trigger Source" mask="0xF00000" values="CHNCFG5__TRGSRC13"/>
          <bitfield name="TRGSRC14" caption="Channel 14 Trigger Source" mask="0xF000000" values="CHNCFG5__TRGSRC14"/>
          <bitfield name="TRGSRC15" caption="Channel 15 Trigger Source" mask="0xF0000000" values="CHNCFG5__TRGSRC15"/>
        </register>
        <register name="CALCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="SARCORE Calibration Value">
          <mode name="DEFAULT"/>
          <mode name="FUSES_ADC_SARCORE_12BIT_V7A0"/>
          <mode name="FUSES_ADC_SARCORE_12BIT_V7C0"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="en_cmbf" caption="Enable Common Mode Buffer" mask="0x1"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="en_dither" caption="Enable Dither" mask="0x4"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="dis_faz" caption="Disable auto-zeroing" mask="0x8"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="dis_saz" caption="Disable auto-zeroing" mask="0x10"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="dis_laz" caption="Disable auto-zeroing" mask="0x20"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="en_rdac" caption="Disable Power Cycling" mask="0x40"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="dbg_sel" caption="Debug Bus Select" mask="0x80"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="sel_del" caption="Scan Mode comp_out" mask="0x100"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="t1_dly" caption="Regen Latch Delay" mask="0x600"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="tclk_div" caption="Test Clock Divider" mask="0xF800"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="iadc_1" caption="Current Consumption 1" mask="0x300000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="iadc_2" caption="Current Consumption 2" mask="0xC00000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="icmp_1" caption="Bias Current Stage 1" mask="0x3000000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="icmp_2" caption="Bias Current Stage 2" mask="0xC000000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="icmbf" caption="Bias Current Common Mode Buffer" mask="0x30000000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="en_ext_bias" caption="Dsiable Internal Bias Circuit" mask="0x80000000"/>
          <bitfield modes="DEFAULT" name="CALBITS" caption="Calibration Values" mask="0xFFFFFFFF"/>
        </register>
        <register name="EVCTRL" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="STARTEI" caption="Start Event conversion input enable" mask="0x1"/>
          <bitfield name="STARTINV" caption="Start Conversion Invert" mask="0x8"/>
          <bitfield name="RESRDYEO" caption="Result Ready Event Out" mask="0x10"/>
          <bitfield name="CMPEO" caption="Comparator Window Event Out" mask="0x20"/>
        </register>
      </register-group>
      <register-group name="INT" size="0x10">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="CMPHIT" caption="Compare Hit Disable" mask="0x10"/>
          <bitfield name="SOVFL" caption="Synchonizer Overflow Disable" mask="0x80"/>
          <bitfield name="CHRDYC" caption="Core Current Channel Disable" mask="0x100"/>
          <bitfield name="FLTRDY" caption="Filter Ready Disable" mask="0x200"/>
          <bitfield name="CHNERRC" caption="Channel Overwrite Error Disable" mask="0x400"/>
          <bitfield name="EOSRDY" caption="Endo of Scan Disable" mask="0x800"/>
          <bitfield name="CHRDY" caption="Channel Ready Disable" mask="0xFFFF0000"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="CMPHIT" caption="Compare Hit Enable" mask="0x10"/>
          <bitfield name="SOVFL" caption="Synchronizer Overflow Enable" mask="0x80"/>
          <bitfield name="CHRDYC" caption="Current Channel Ready Enable" mask="0x100"/>
          <bitfield name="FLTRDY" caption="Filter Ready Enable" mask="0x200"/>
          <bitfield name="CHNERRC" caption="Channel Overwrite Enable" mask="0x400"/>
          <bitfield name="EOSRDY" caption="End of Scan Enable" mask="0x800"/>
          <bitfield name="CHRDY" caption="Channel Ready Enable" mask="0xFFFF0000"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flags">
          <bitfield name="CMPINTID" caption="Compare Channel ID" mask="0xF"/>
          <bitfield name="CMPHIT" caption="Compare Hit" mask="0x10"/>
          <bitfield name="SOVFL" caption="Synchronizer Overflow" mask="0x80"/>
          <bitfield name="CHRDYC" caption="Current Channel Ready" mask="0x100"/>
          <bitfield name="FLTRDY" caption="Filter Ready" mask="0x200"/>
          <bitfield name="CHNERRC" caption="Channel Overwrite Error" mask="0x400"/>
          <bitfield name="EOSRDY" caption="End of Scan Ready" mask="0x800"/>
          <bitfield name="CRDYID" caption="Channel Ready ID" mask="0xF000"/>
          <bitfield name="CHRDY" caption="Channel Ready" mask="0xFFFF0000"/>
        </register>
      </register-group>
      <register-group name="ADC" caption="ADC Controller">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000080" caption="CONTROL A REGISTER">
          <bitfield name="SWRST" caption="SOFTWARE RESET BIT" mask="0x1"/>
          <bitfield name="ENABLE" caption="ENABLE BIT" mask="0x2"/>
          <bitfield name="ANAEN" caption="Analog Enable" mask="0x4"/>
          <bitfield name="AIPMPEN" caption="Charge Pump Enable" mask="0x10"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="CONTROL B REGISTER">
          <bitfield name="ADCHSEL" caption="Software Trigger Channel Select" mask="0xF"/>
          <bitfield name="ADCORSEL" caption="Software Trigger Core Select" mask="0x30"/>
          <bitfield name="RQCNVRT" caption="Request Channel Convert" mask="0x40"/>
          <bitfield name="SAMP" caption="Channel Sample" mask="0x80"/>
          <bitfield name="GSWTRG" caption="Global Software Trigger" mask="0x100"/>
          <bitfield name="LSWTRG" caption="Level Global Trigger" mask="0x200"/>
          <bitfield name="TRGSUSP" caption="Trigger Suspend" mask="0x400"/>
          <bitfield name="STRGEN" caption="Synchronous Trigger Enable" mask="0x800"/>
          <bitfield name="SWCNVEN" caption="Software Conversion Enable" mask="0x8000"/>
        </register>
        <register name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Control C Register">
          <bitfield name="CNT" caption="Clock Divider for Synchronous Trigger" mask="0xFFFF"/>
          <bitfield name="COREINTERLEAVED" caption="Number of Core to Interleave Triggers" mask="0x70000000"/>
        </register>
        <register name="CTRLD" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Control D Register">
          <bitfield name="CTLCKDIV" caption="Control Clock Divider" mask="0x3F00"/>
          <bitfield name="CHNEN0" caption="Core 0 Digital Channel Enable" mask="0x10000"/>
          <bitfield name="ANLEN0" caption="Analog and Bias circuitry Enable for core 0" mask="0x100000"/>
          <bitfield name="WKUPEXP" caption="Wakeup cycles" mask="0xF000000"/>
          <bitfield name="VREFSEL" caption="Voltage Reference Select" mask="0x70000000" values="CTRLD__VREFSEL"/>
        </register>
        <register-group name="CONFIG" name-in-module="CONFIG" offset="0x020" size="0x20" count="1"/>
        <register name="CMPCTRL" offset="0xB0" rw="RW" size="4" initval="0x00000000" caption="Comparator Control">
          <bitfield name="ADCMPLO" caption="Low Limit of Digital Comparator" mask="0xFFF"/>
          <bitfield name="CMPEN" caption="Comparator Enable" mask="0x1000"/>
          <bitfield name="IELOLO" caption="Enable VAL &lt; CMPLO" mask="0x2000"/>
          <bitfield name="IELOHI" caption="Enable VAL &gt;= CMPLO" mask="0x4000"/>
          <bitfield name="IEBTWN" caption="Enable CMPLO &lt;= VAL &lt; CMPHI" mask="0x8000"/>
          <bitfield name="ADCMPHI" caption="High Limit of Digital Comparator" mask="0xFFF0000"/>
          <bitfield name="IEHILO" caption="Enable VAL &lt; CMPHI" mask="0x10000000"/>
          <bitfield name="IEHIHI" caption="Enable VAL &gt;= CMPHI" mask="0x20000000"/>
        </register>
        <register name="FLTCTRL" offset="0xC0" rw="RW" size="4" initval="0x00000000" caption="Filter Control">
          <bitfield name="OVRSAM" caption="Oversampling Ratio" mask="0x7" values="FLTCTRL__OVRSAM"/>
          <bitfield name="FMODE" caption="Filter Mode" mask="0x8"/>
          <bitfield name="DATA16EN" caption="16bit Averaging Mode" mask="0x10"/>
          <bitfield name="FLTEN" caption="Filter Enable" mask="0x100"/>
          <bitfield name="FLTCHNID" caption="Channel ID" mask="0x3C00"/>
        </register>
        <register name="CORCHDATAID" offset="0xD0" rw="RW" size="4" initval="0x00000000" caption="Channel Ready DATA ID">
          <bitfield name="CHRDYID" caption="Channel Read ID" mask="0xF"/>
          <bitfield name="CORDYID" caption="Core Read ID" mask="0x30"/>
        </register>
        <register name="CHRDYDAT" offset="0xD4" rw="RW" size="4" initval="0x00000000" caption="Channel Ready Data Register">
          <bitfield name="CHRDYDAT" caption="Channel Output Data" mask="0xFFFF"/>
          <bitfield name="LVL" caption="Level Setting" mask="0x1000000"/>
          <bitfield name="DIFF" caption="Differential Setting" mask="0x2000000"/>
          <bitfield name="SIGN" caption="Sign Setting" mask="0x4000000"/>
          <bitfield name="FRACT" caption="Fractional Setting" mask="0x8000000"/>
        </register>
        <register name="PFFDATA" offset="0xD8" rw="R" size="4" initval="0x00000000" caption="APB FIFO Output Data">
          <bitfield name="PFFDATA" caption="SARCORE Conversion data from the APB FIFO" mask="0xFFFF"/>
          <bitfield name="PFFCHNID" caption="Channel ID from APB FIFO" mask="0xF0000"/>
          <bitfield name="PFFCORID" caption="Core ID from APB FIFO" mask="0x300000"/>
          <bitfield name="PFFSIGN" caption="Channel Sign from the APB FIFO" mask="0x400000"/>
          <bitfield name="PFFFRACT" caption="Fractional Setting from APB FIFO" mask="0x800000"/>
          <bitfield name="PFFCNT" caption="Current Data Entries in APB FIFO" mask="0xFF000000"/>
        </register>
        <register name="DMABASE" offset="0xDC" rw="RW" size="4" initval="0x00000000" caption="DMA Sample Base Address">
          <bitfield name="DMABASE" caption="DMA Sample Value Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DMACTRL" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="DMA Control Register">
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x2"/>
          <bitfield name="DMACR0" caption="DMA CORE0 Enable" mask="0x10"/>
          <bitfield name="DMABL" caption="DMA System RAM Buffer Length" mask="0x700"/>
        </register>
        <register name="PFFCTRL" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="APB FIFO Control Register">
          <bitfield name="PFFEN" caption="APB FIFO Enable" mask="0x2"/>
          <bitfield name="PFFCR0" caption="APB CORE 0 FIFO Enable" mask="0x10"/>
          <bitfield name="PFFRDYDM" caption="DMA APB FIFO Data Ready" mask="0x10000" values="PFFCTRL__PFFRDYDM"/>
        </register>
        <register name="SYNCBUSY" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="CORE SYNC Busy Status Register">
          <bitfield name="SWRST" caption="Software Reset Sync Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable bit Sync Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB sync busy" mask="0x4"/>
        </register>
        <register name="DMAINTENCLR" offset="0xF0" rw="RW" size="4" atomic-op="clear:DMAINTENCLR" initval="0x00000000" caption="DMA Interrupt Enable Clear">
          <bitfield name="RAF" caption="Ram Buffer A Full" mask="0xF"/>
          <bitfield name="RBF" caption="Ram Buffer B Full" mask="0xF0"/>
          <bitfield name="SOVFL" caption="Synchonizer Overflow" mask="0x10000"/>
        </register>
        <register name="DMAINTSET" offset="0xF4" rw="RW" size="4" atomic-op="set:DMAINTSET" initval="0x00000000" caption="DMA Interrupt Enable Set">
          <bitfield name="RAF" caption="Ram Buffer A Full" mask="0xF"/>
          <bitfield name="RBF" caption="Ram Buffer B Full" mask="0xF0"/>
          <bitfield name="SOVFL" caption="Synchonizer Overflow" mask="0x10000"/>
        </register>
        <register name="DMAINTFLAG" offset="0xF8" rw="RW" size="4" atomic-op="clear:DMAINTFLAG" initval="0x00000000" caption="DMA Interrupt Flag and Status">
          <bitfield name="RAF" caption="Ram Buffer A Full" mask="0xF"/>
          <bitfield name="RBF" caption="Ram Buffer B Full" mask="0xF0"/>
          <bitfield name="EAF" caption="Ram Buffer A Overflow Error" mask="0xF00"/>
          <bitfield name="EBF" caption="Ram Buffer B Overflow Error" mask="0xF000"/>
          <bitfield name="SOVFL" caption="Synchronizer overflow" mask="0x10000"/>
          <bitfield name="DMAERR" caption="DMA Bus Error" mask="0x20000"/>
        </register>
        <register name="CTLINTENSET" offset="0xFC" rw="RW" size="4" atomic-op="set:CTLINTENSET" initval="0x00000000" caption="CORE Controller Interrupt Enable Set">
          <bitfield name="CRRDY0" caption="Core 0 Ready" mask="0x1"/>
          <bitfield name="VREFUPD" caption="VREF update" mask="0x40"/>
          <bitfield name="VREFRDY" caption="VREF Ready" mask="0x80"/>
          <bitfield name="PFFUNF" caption="APB FIFO Underflow" mask="0x100"/>
          <bitfield name="PFFOVF" caption="APB FIFO Overflow" mask="0x200"/>
          <bitfield name="PFFRDY" caption="APB FIFO Ready" mask="0x400"/>
          <bitfield name="PFFHFUL" caption="APB FIFO Half Full" mask="0x800"/>
        </register>
        <register name="CTLINTENCLR" offset="0x100" rw="RW" size="4" atomic-op="clear:CTLINTENCLR" initval="0x00000000" caption="CORE Controller Interrupt Enable Clear">
          <bitfield name="CRRDY0" caption="Core Ready 0 Disable" mask="0x1"/>
          <bitfield name="VREFUPD" caption="VREF Update" mask="0x40"/>
          <bitfield name="VREFRDY" caption="VREF Ready" mask="0x80"/>
          <bitfield name="PFFUNF" caption="APB FIFO underflow" mask="0x100"/>
          <bitfield name="PFFOVF" caption="APB FIFO overflow" mask="0x200"/>
          <bitfield name="PFFRDY" caption="APB FIFO Ready" mask="0x400"/>
          <bitfield name="PFFHFUL" caption="APB FIFO Half Full" mask="0x800"/>
        </register>
        <register name="CTLINTFLAG" offset="0x104" rw="RW" size="4" atomic-op="clear:CTLINTFLAG" initval="0x00000000" caption="CORE Controller Interrupt Flags">
          <bitfield name="CRRDY" caption="Core Ready" mask="0xF"/>
          <bitfield name="VREFUPD" caption="VREF update" mask="0x40"/>
          <bitfield name="VREFRDY" caption="VREF Ready" mask="0x80"/>
          <bitfield name="PFFUNF" caption="APB FIFO underflow" mask="0x100"/>
          <bitfield name="PFFOVF" caption="APB FIFO overflow" mask="0x200"/>
          <bitfield name="PFFRDY" caption="APB FIFO Ready" mask="0x400"/>
          <bitfield name="PFFHFUL" caption="APB FIFO Half Full" mask="0x800"/>
        </register>
        <register-group name="INT" name-in-module="INT" offset="0x120" size="0x10" count="1"/>
        <register name="DBGCTRL" offset="0x168" rw="RW" size="4" initval="0x00000000" caption="Debug Control Register">
          <bitfield name="DBGRUN" caption="Debug Running State" mask="0x1"/>
        </register>
      </register-group>
      <value-group name="CORCTRL__SELRES">
        <value name="6_BITS" caption="6 bits" value="0"/>
        <value name="8_BITS" caption="8 bits" value="1"/>
        <value name="10_BITS" caption="10 bits" value="2"/>
        <value name="12_BITS" caption="12 bits (power-on default)" value="3"/>
      </value-group>
      <value-group name="CORCTRL__STRGSRC">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG4__TRGSRC0">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG4__TRGSRC1">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG4__TRGSRC2">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG4__TRGSRC3">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG4__TRGSRC4">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG4__TRGSRC5">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG4__TRGSRC6">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG4__TRGSRC7">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG5__TRGSRC8">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG5__TRGSRC9">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG5__TRGSRC10">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG5__TRGSRC11">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG5__TRGSRC12">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG5__TRGSRC13">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG5__TRGSRC14">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CHNCFG5__TRGSRC15">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="3"/>
        <value name="SYNC_TRIGGER" caption="Synchronous Trigger (STRIG)" value="4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="10"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="11"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="12"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="13"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="14"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="15"/>
      </value-group>
      <value-group name="CTRLD__VREFSEL">
        <value name="AVDD_AVSS" caption="AVDD and AVSS" value="0"/>
        <value name="EXTERNAL_VREFH_AVSS" caption="External VREFH and AVSS" value="1"/>
      </value-group>
      <value-group name="FLTCTRL__OVRSAM">
        <value name="4_SAMPLES" caption="(If FMODE is 0) 4 samples (shift sum 1 bit to right, output data is 13-bits) / (If FMODE is 1) 2 samples to be averaged" value="0"/>
        <value name="16_SAMPLES" caption="(If FMODE is 0) 16 samples (shift sum 2 bits to right, output data is 14-bits) / (If FMODE is 1) 4 samples to be averaged" value="1"/>
        <value name="64_SAMPLES" caption="(If FMODE is 0) 64 samples (shift sum 3 bits to right, output data is 15-bits) / (If FMODE is 1) 8 samples to be averaged" value="2"/>
        <value name="256_SAMPLES" caption="(If FMODE is 0) 256 samples (shift sum 4 bits to right, output data is 16-bits) / (If FMODE is 1) 16 samples to be averaged" value="3"/>
        <value name="2_SAMPLES" caption="(If FMODE is 0) 2 samples (shift sum 0 bits to right, output data is 12.1 format) / (If FMODE is 1) 32 samples to be averaged" value="4"/>
        <value name="8_SAMPLES" caption="(If FMODE is 0) 8 samples (shift sum 1 bit to right, output data is 13.1 format) / (If FMODE is 1) 64 samples to be averaged" value="5"/>
        <value name="32_SAMPLES" caption="(If FMODE is 0) 32 samples (shift sum 2 bits to right, output data is 14.1 format) / (If FMODE is 1) 128 samples to be averaged" value="6"/>
        <value name="128_SAMPLES" caption="(If FMODE is 0) 128 samples (shift sum 3 bits to right, output data is 15.1 format) / (If FMODE is 1) 256 samples to be averaged" value="7"/>
      </value-group>
      <value-group name="PFFCTRL__PFFRDYDM">
        <value name="CTLINTFLAG_PFFHFUL" caption="Selects CTLINTFLAG.PFFHFUL for the ADC DMA PFFRDY trigger signal to the DMAC" value="0"/>
        <value name="CTLINTFLAG_PFFRDY" caption="Selects CTLINTFLAG.PFFRDY for the ADC DMA PFFRDY trigger signal to the DMAC" value="1"/>
      </value-group>
    </module>
    <module name="AT" id="04932" name2="sec_anti_tamper_v1" version="1a0" caption="Anti-Tamper Controller (AT)">
      <register-group name="AT" caption="Anti-Tamper Controller (AT)">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control Register A">
          <bitfield name="SWRST" caption="Software Reset1 = Reset registers , Bus I/F and internal state0 = No effect" mask="0x1"/>
          <bitfield name="PRIV" caption="Privileged Access Only" mask="0x4" values="CTRLA__PRIV"/>
          <bitfield name="RUNSTDBY" caption="RUNSTDBY Enable Bit" mask="0x40"/>
        </register>
        <register name="TAMPER_KEY" offset="0x100" rw="RW" size="4" count="16" initval="0x00000000" caption="Tamper Key n Register">
          <bitfield name="TAMPERKEY" caption="Tamper Key Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="anti_tamper__LEVELA" offset="0x200" rw="R" size="4" initval="0x00000000" caption="Tamper levels 0 to 7.">
          <bitfield name="LEVEL0" caption="Level 0." mask="0xF"/>
          <bitfield name="LEVEL1" caption="Level 1." mask="0xF0"/>
          <bitfield name="LEVEL2" caption="Level 2." mask="0xF00"/>
          <bitfield name="LEVEL3" caption="Level 3." mask="0xF000"/>
          <bitfield name="LEVEL4" caption="Level 4." mask="0xF0000"/>
          <bitfield name="LEVEL5" caption="Level 5." mask="0xF00000"/>
          <bitfield name="LEVEL6" caption="Level 6." mask="0xF000000"/>
          <bitfield name="LEVEL7" caption="Level 7." mask="0xF0000000"/>
        </register>
        <register name="anti_tamper__LEVELB" offset="0x204" rw="R" size="4" initval="0x00000000" caption="Tamper levels 8 to 15.">
          <bitfield name="LEVEL8" caption="Level 8." mask="0xF"/>
          <bitfield name="LEVEL9" caption="Level 9." mask="0xF0"/>
          <bitfield name="LEVEL10" caption="Level 10." mask="0xF00"/>
          <bitfield name="LEVEL11" caption="Level 11." mask="0xF000"/>
          <bitfield name="LEVEL12" caption="Level 12." mask="0xF0000"/>
          <bitfield name="LEVEL13" caption="Level 13." mask="0xF00000"/>
          <bitfield name="LEVEL14" caption="Level 14." mask="0xF000000"/>
          <bitfield name="LEVEL15" caption="Level 15." mask="0xF0000000"/>
        </register>
        <register name="anti_tamper__LEVELC" offset="0x208" rw="R" size="4" initval="0x00000000" caption="Tamper levels 16 to 23.">
          <bitfield name="LEVEL16" caption="Level 16." mask="0xF"/>
          <bitfield name="LEVEL17" caption="Level 17." mask="0xF0"/>
          <bitfield name="LEVEL18" caption="Level 18." mask="0xF00"/>
          <bitfield name="LEVEL19" caption="Level 19." mask="0xF000"/>
          <bitfield name="LEVEL20" caption="Level 20." mask="0xF0000"/>
          <bitfield name="LEVEL21" caption="Level 21." mask="0xF00000"/>
          <bitfield name="LEVEL22" caption="Level 22." mask="0xF000000"/>
          <bitfield name="LEVEL23" caption="Level 23." mask="0xF0000000"/>
        </register>
        <register name="anti_tamper__LEVELD" offset="0x20C" rw="R" size="4" initval="0x00000000" caption="Tamper levels 24 to 31.">
          <bitfield name="LEVEL24" caption="Level 24." mask="0xF"/>
          <bitfield name="LEVEL25" caption="Level 25." mask="0xF0"/>
          <bitfield name="LEVEL26" caption="Level 26." mask="0xF00"/>
          <bitfield name="LEVEL27" caption="Level 27." mask="0xF000"/>
          <bitfield name="LEVEL28" caption="Level 28." mask="0xF0000"/>
          <bitfield name="LEVEL29" caption="Level 29." mask="0xF00000"/>
          <bitfield name="LEVEL30" caption="Level 30." mask="0xF000000"/>
          <bitfield name="LEVEL31" caption="Level 31." mask="0xF0000000"/>
        </register>
        <register name="anti_tamper__SETLEVEL" offset="0x210" rw="W" size="4" initval="0x00000000" caption="Set tamper level.">
          <bitfield name="LEVEL" caption="Tamper level." mask="0x7"/>
          <bitfield name="ID" caption="Tamper ID." mask="0x1F00"/>
          <bitfield name="PROTKEY" caption="Protection key (0xA84C)." mask="0xFFFF0000"/>
        </register>
        <register name="anti_tamper__FILTERCFG" offset="0x214" rw="RW" size="4" initval="0x00000000" caption="Filter configuration (threshold, period).">
          <bitfield name="THRESH" caption="Threshold." mask="0x7"/>
          <bitfield name="PERIOD" caption="Period." mask="0x1F00"/>
          <bitfield name="PROTKEY" caption="Protection key (0x92F5)." mask="0xFFFF0000"/>
        </register>
        <register name="anti_tamper__SOFTTAMP" offset="0x218" rw="RW" size="4" initval="0x00000000" caption="Software triggered tamper.">
          <bitfield name="ACTIVE" caption="Tamper active." mask="0x1"/>
          <bitfield name="ID" caption="Tamper ID." mask="0x1F00"/>
          <bitfield name="PROTKEY" caption="Protection key (0x4BEE)." mask="0xFFFF0000"/>
        </register>
        <register name="anti_tamper__RAWSTAT" offset="0x21C" rw="R" size="4" initval="0x00000000" caption="Raw status.">
          <bitfield name="RAWSTAT" caption="Raw status." mask="0xFFFFFFFF"/>
        </register>
        <register name="anti_tamper__STAT" offset="0x220" rw="RW" size="4" initval="0x00000001" caption="Status (write to clear).">
          <bitfield name="STAT" caption="Status (write to clear)." mask="0xFFFFFFFF"/>
        </register>
        <register name="anti_tamper__TIMESTAMP" offset="0x224" rw="R" size="4" initval="0x00000000" caption="Timestamp for the last tamper.">
          <bitfield name="TIMESTAMP" caption="Timestamp for the last tamper." mask="0xFFFFFFFF"/>
        </register>
        <register name="anti_tamper__FILTERCNT" offset="0x228" rw="R" size="4" initval="0x00000000" caption="Current value of filter counter.">
          <bitfield name="FILTERCNT" caption="Current value of filter counter." mask="0xFFFFFFFF"/>
        </register>
        <register name="anti_tamper__SOFTINFO" offset="0x22C" rw="RW" size="4" initval="0x00000000" caption="Register for software purpose only.">
          <bitfield name="SOFTINFO" caption="Register for software purpose only." mask="0xFFFFFFFF"/>
        </register>
        <register name="anti_tamper__TAMPERFLAG" offset="0x230" rw="RW" size="4" initval="0x00000000" caption="The 1-bit TAMPERFLAG register directly controls the TAMPER_FLAG output.">
          <bitfield name="TAMPERFLAG" caption="The 1-bit TAMPERFLAG register directly controls the TAMPER_FLAG output." mask="0x1"/>
        </register>
        <register name="anti_tamper__SOFTRESET" offset="0x234" rw="R" size="4" atomic-op="set:anti_tamper__SOFTRESET" initval="0x00000000" caption="Reading the SOFTLVL4 register returns 1 if any active soft tamper has a level of 4 or above.">
          <bitfield name="SOFTRESET" caption="Reading the SOFTLVL4 register returns 1 if any active soft tamper has a level of 4 or above." mask="0x1"/>
        </register>
      </register-group>
      <value-group name="CTRLA__PRIV">
        <value name="0" caption="AT registers accessible in privileged and unprivileged modes." value="0"/>
        <value name="1" caption="AT registers only accessible in privileged mode." value="1"/>
      </value-group>
    </module>
    <module name="BROMC" id="04402" name2="prm_boot_ahb_v2" version="2a0" caption="ARM GF55LPx Boot ROM Controller Macro">
      <register-group name="BROMC" caption="ARM GF55LPx Boot ROM Controller Macro">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000002" caption="Control A REGISTER">
          <bitfield name="SWRST" caption="Software Reset bit" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable bit" mask="0x2" values="CTRLA__ENABLE"/>
          <bitfield name="PRIV" caption="Privileged Access Only" mask="0x4" values="CTRLA__PRIV"/>
          <bitfield name="PRMWS" caption="ROM Access Time Wait State" mask="0x700" values="CTRLA__PRMWS"/>
        </register>
        <register name="UCFG" offset="0x4" rw="R" size="4" initval="0x00000001" caption="User Configuration REGISTER">
          <bitfield name="BCRCDIS" caption="Boot CRC Disable" mask="0x1" values="UCFG__BCRCDIS"/>
        </register>
      </register-group>
      <value-group name="CTRLA__ENABLE">
        <value name="0" caption="Disable ROM read access and power down the ROM. The ROM PGEN input is driven high. The ROM will clamp outputs to 1 and disable all internal current sinks. Refer to the ROM compiler specification for details on powering down the ROM." value="0"/>
        <value name="1" caption="Enable ROM read access, power up the ROM. The ROM PGEN input is driven low." value="1"/>
      </value-group>
      <value-group name="CTRLA__PRIV">
        <value name="0" caption="Macro register accessible in privileged and unprivileged modes" value="0"/>
        <value name="1" caption="Macro registers only accessible in privileged mode" value="1"/>
      </value-group>
      <value-group name="CTRLA__PRMWS">
        <value name="0" caption="No wait states, single cycle access" value="0"/>
        <value name="1" caption="Access time extended 2 clock cycles" value="1"/>
        <value name="2" caption="Access time extended to 3 clock cycles" value="2"/>
        <value name="7" caption="Access time extended to 8 clock cycles" value="7"/>
      </value-group>
      <value-group name="UCFG__BCRCDIS">
        <value name="0" caption="Boot ROM content is CRC verified by the ROM controller, status is reported to the DSU. On CRC failure, the controller blocks access to the ROM controller." value="0"/>
        <value name="1" caption="No CRC verification at Boot." value="1"/>
      </value-group>
    </module>
    <module name="CAN" id="05010" name2="can_fd_apb_v1" version="1a0" caption="Control Area Network">
      <register-group name="CAN" caption="Control Area Network">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="PRIV" caption="Priveged Access" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run during standby" mask="0x40"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B Register">
          <bitfield name="OFFSET" caption="Message RAM Base Address Offset." mask="0xFF0000"/>
        </register>
        <register name="INTENCLR" offset="0x28" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear register">
          <bitfield name="DBG" caption="Debug Message Interrupt Disable" mask="0x1"/>
          <bitfield name="BERR" caption="Bus Error Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTENSET" offset="0x2C" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set register">
          <bitfield name="DBG" caption="Debug Message Interrupt Enable" mask="0x1"/>
          <bitfield name="BERR" caption="Bus Error Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTFLAG" offset="0x30" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear register">
          <bitfield name="DBG" caption="Debug Message Reception" mask="0x1"/>
          <bitfield name="BERR" caption="AHB Bus Error Detection" mask="0x2"/>
        </register>
        <register name="INTFLAGSET" offset="0x34" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="Interrupt Flag Software Set Register">
          <bitfield name="DBG" caption="Debug Message Interrupt Flag Set" mask="0x1"/>
          <bitfield name="BERR" caption="AHB Bus Error Detection Interrupt Flag Set" mask="0x2"/>
        </register>
        <register name="SYNCBUSY" offset="0x5C" rw="R" size="4" initval="0x00000000" caption="SYNCBUSY Register">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
        </register>
        <register name="CREL_MCAN" offset="0x100" rw="R" size="4" initval="0x33000000" caption="Core Release">
          <bitfield name="DAY" caption="Timestamp day" mask="0xFF"/>
          <bitfield name="MON" caption="Timestamp month" mask="0xFF00"/>
          <bitfield name="YEAR" caption="Timestamp year" mask="0xF0000"/>
          <bitfield name="SUBSTEP" caption="Sub-step of Core Release" mask="0xF00000"/>
          <bitfield name="STEP" caption="Step of Core Release" mask="0xF000000"/>
          <bitfield name="REL" caption="Core Release" mask="0xF0000000"/>
        </register>
        <register name="ENDN" offset="0x104" rw="R" size="4" initval="0x87654321" caption="Endian">
          <bitfield name="ETV" caption="Endianness Test Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CUST" offset="0x108" rw="RW" size="4" initval="0x00000000" caption="Customer Register">
          <bitfield name="CUST" caption="Customer Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="DBTP" offset="0x10C" rw="RW" size="4" initval="0x00000A33" caption="Fast Bit Timing and Prescaler">
          <bitfield name="DSJW" caption="Data (Re)Synchronization Jump Width" mask="0xF"/>
          <bitfield name="DTSEG2" caption="Data time segment after sample point" mask="0xF0"/>
          <bitfield name="DTSEG1" caption="Data time segment before sample point" mask="0x1F00"/>
          <bitfield name="DBRP" caption="Data Baud Rate Prescaler" mask="0x1F0000"/>
          <bitfield name="TDC" caption="Tranceiver Delay Compensation" mask="0x800000"/>
        </register>
        <register name="TEST" offset="0x110" rw="RW" size="4" initval="0x00000000" caption="Test">
          <bitfield name="LBCK" caption="Loop Back Mode" mask="0x10"/>
          <bitfield name="TX" caption="Control of Transmit Pin" mask="0x60" values="TEST__TX"/>
          <bitfield name="RX" caption="Receive Pin" mask="0x80"/>
        </register>
        <register name="RWD" offset="0x114" rw="RW" size="4" initval="0x00000000" caption="RAM Watchdog">
          <bitfield name="WDC" caption="Watchdog Configuration" mask="0xFF"/>
          <bitfield name="WDV" caption="Watchdog Value" mask="0xFF00"/>
        </register>
        <register name="CCCR" offset="0x118" rw="RW" access="WSYNC" size="4" initval="0x00000001" caption="CC Control">
          <bitfield name="INIT" caption="Initialization" mask="0x1"/>
          <bitfield name="CCE" caption="Configuration Change Enable" mask="0x2"/>
          <bitfield name="ASM" caption="ASM Restricted Operation Mode" mask="0x4"/>
          <bitfield name="CSA" caption="Clock Stop Acknowledge" mask="0x8"/>
          <bitfield name="CSR" caption="Clock Stop Request" mask="0x10"/>
          <bitfield name="MON" caption="Bus Monitoring Mode" mask="0x20"/>
          <bitfield name="DAR" caption="Disable Automatic Retransmission" mask="0x40"/>
          <bitfield name="TEST" caption="Test Mode Enable" mask="0x80"/>
          <bitfield name="FDOE" caption="FD Operation Enable" mask="0x100"/>
          <bitfield name="BRSE" caption="Bit Rate Switch Enable" mask="0x200"/>
          <bitfield name="UTSU" caption="Use Timestamping Unit" mask="0x400"/>
          <bitfield name="WMM" caption="Wide Message Marker" mask="0x800"/>
          <bitfield name="PXHD" caption="Protocol Exception Handling Disable" mask="0x1000"/>
          <bitfield name="EFBI" caption="Edge Filtering during Bus Integration" mask="0x2000"/>
          <bitfield name="TXP" caption="Transmit Pause" mask="0x4000"/>
        </register>
        <register name="NBTP" offset="0x11C" rw="RW" size="4" initval="0x06000A03" caption="Nominal Bit Timing and Prescaler">
          <bitfield name="NTSEG2" caption="Nominal Time segment after sample point" mask="0x7F"/>
          <bitfield name="NTSEG1" caption="Nominal Time segment before sample point" mask="0xFF00"/>
          <bitfield name="NBRP" caption="Nominal Baud Rate Prescaler" mask="0x1FF0000"/>
          <bitfield name="NSJW" caption="Nominal (Re)Synchronization Jump Width" mask="0xFE000000"/>
        </register>
        <register name="TSCC" offset="0x120" rw="RW" size="4" initval="0x00000000" caption="Timestamp Counter Configuration">
          <bitfield name="TSS" caption="Timestamp Select" mask="0x3" values="TSCC__TSS"/>
          <bitfield name="TCP" caption="Timestamp Counter Prescaler" mask="0xF0000"/>
        </register>
        <register name="TSCV" offset="0x124" rw="R" size="4" initval="0x00000000" caption="Timestamp Counter Value">
          <bitfield name="TSC" caption="Timestamp Counter" mask="0xFFFF"/>
        </register>
        <register name="TOCC" offset="0x128" rw="RW" size="4" initval="0xFFFF0000" caption="Timeout Counter Configuration">
          <bitfield name="ETOC" caption="Enable Timeout Counter" mask="0x1"/>
          <bitfield name="TOS" caption="Timeout Select" mask="0x6" values="TOCC__TOS"/>
          <bitfield name="TOP" caption="Timeout Period" mask="0xFFFF0000"/>
        </register>
        <register name="TOCV" offset="0x12C" rw="RW" size="4" initval="0x0000FFFF" caption="Timeout Counter Value">
          <bitfield name="TOC" caption="Timeout Counter" mask="0xFFFF"/>
        </register>
        <register name="ECR" offset="0x140" rw="R" size="4" initval="0x00000000" caption="Error Counter">
          <bitfield name="TEC" caption="Transmit Error Counter" mask="0xFF"/>
          <bitfield name="REC" caption="Receive Error Counter" mask="0x7F00"/>
          <bitfield name="RP" caption="Receive Error Passive" mask="0x8000"/>
          <bitfield name="CEL" caption="CAN Error Logging" mask="0xFF0000"/>
        </register>
        <register name="PSR" offset="0x144" rw="R" size="4" initval="0x00000707" caption="Protocol Status">
          <bitfield name="LEC" caption="Last Error Code" mask="0x7" values="PSR__LEC"/>
          <bitfield name="ACT" caption="Activity" mask="0x18" values="PSR__ACT"/>
          <bitfield name="EP" caption="Error Passive" mask="0x20"/>
          <bitfield name="EW" caption="Warning Status" mask="0x40"/>
          <bitfield name="BO" caption="Bus_Off Status" mask="0x80"/>
          <bitfield name="DLEC" caption="Data Phase Last Error Code" mask="0x700" values="PSR__DLEC"/>
          <bitfield name="RESI" caption="ESI flag of last received CAN FD Message" mask="0x800"/>
          <bitfield name="RBRS" caption="BRS flag of last received CAN FD Message" mask="0x1000"/>
          <bitfield name="RFDF" caption="Received a CAN FD Message" mask="0x2000"/>
          <bitfield name="PXE" caption="Protocol Exception Event" mask="0x4000"/>
          <bitfield name="TDCV" caption="Transmitter Delay Compensation Value" mask="0x7F0000"/>
        </register>
        <register name="TDCR" offset="0x148" rw="RW" size="4" initval="0x00000000" caption="Extended ID Filter Configuration">
          <bitfield name="TDCF" caption="Transmitter Delay Compensation Filter Length" mask="0x7F"/>
          <bitfield name="TDCO" caption="Transmitter Delay Compensation Offset" mask="0x7F00"/>
        </register>
        <register name="IR" offset="0x150" rw="RW" size="4" initval="0x00000000" caption="Interrupt">
          <bitfield name="RF0N" caption="Rx FIFO 0 New Message" mask="0x1"/>
          <bitfield name="RF0W" caption="Rx FIFO 0 Watermark Reached" mask="0x2"/>
          <bitfield name="RF0F" caption="Rx FIFO 0 Full" mask="0x4"/>
          <bitfield name="RF0L" caption="Rx FIFO 0 Message Lost" mask="0x8"/>
          <bitfield name="RF1N" caption="Rx FIFO 1 New Message" mask="0x10"/>
          <bitfield name="RF1W" caption="Rx FIFO 1 Watermark Reached" mask="0x20"/>
          <bitfield name="RF1F" caption="Rx FIFO 1 FIFO Full" mask="0x40"/>
          <bitfield name="RF1L" caption="Rx FIFO 1 Message Lost" mask="0x80"/>
          <bitfield name="HPM" caption="High Priority Message" mask="0x100"/>
          <bitfield name="TC" caption="Timestamp Completed" mask="0x200"/>
          <bitfield name="TCF" caption="Transmission Cancellation Finished" mask="0x400"/>
          <bitfield name="TFE" caption="Tx FIFO Empty" mask="0x800"/>
          <bitfield name="TEFN" caption="Tx Event FIFO New Entry" mask="0x1000"/>
          <bitfield name="TEFW" caption="Tx Event FIFO Watermark Reached" mask="0x2000"/>
          <bitfield name="TEFF" caption="Tx Event FIFO Full" mask="0x4000"/>
          <bitfield name="TEFL" caption="Tx Event FIFO Element Lost" mask="0x8000"/>
          <bitfield name="TSW" caption="Timestamp Wraparound" mask="0x10000"/>
          <bitfield name="MRAF" caption="Message RAM Access Failure" mask="0x20000"/>
          <bitfield name="TOO" caption="Timeout Occurred" mask="0x40000"/>
          <bitfield name="DRX" caption="Message stored to Dedicated Rx Buffer" mask="0x80000"/>
          <bitfield name="ELO" caption="Error Logging Overflow" mask="0x400000"/>
          <bitfield name="EP" caption="Error Passive" mask="0x800000"/>
          <bitfield name="EW" caption="Warning Status" mask="0x1000000"/>
          <bitfield name="BO" caption="Bus_Off Status" mask="0x2000000"/>
          <bitfield name="WDI" caption="Watchdog Interrupt" mask="0x4000000"/>
          <bitfield name="PEA" caption="Protocol Error in Arbitration Phase" mask="0x8000000"/>
          <bitfield name="PED" caption="Protocol Error in Data Phase" mask="0x10000000"/>
          <bitfield name="ARA" caption="Access to Reserved Address" mask="0x20000000"/>
        </register>
        <register name="IE" offset="0x154" rw="RW" size="4" initval="0x00000000" caption="Interrupt Enable">
          <bitfield name="RF0NE" caption="Rx FIFO 0 New Message Interrupt Enable" mask="0x1"/>
          <bitfield name="RF0WE" caption="Rx FIFO 0 Watermark Reached Interrupt Enable" mask="0x2"/>
          <bitfield name="RF0FE" caption="Rx FIFO 0 Full Interrupt Enable" mask="0x4"/>
          <bitfield name="RF0LE" caption="Rx FIFO 0 Message Lost Interrupt Enable" mask="0x8"/>
          <bitfield name="RF1NE" caption="Rx FIFO 1 New Message Interrupt Enable" mask="0x10"/>
          <bitfield name="RF1WE" caption="Rx FIFO 1 Watermark Reached Interrupt Enable" mask="0x20"/>
          <bitfield name="RF1FE" caption="Rx FIFO 1 FIFO Full Interrupt Enable" mask="0x40"/>
          <bitfield name="RF1LE" caption="Rx FIFO 1 Message Lost Interrupt Enable" mask="0x80"/>
          <bitfield name="HPME" caption="High Priority Message Interrupt Enable" mask="0x100"/>
          <bitfield name="TCE" caption="Timestamp Completed Interrupt Enable" mask="0x200"/>
          <bitfield name="TCFE" caption="Transmission Cancellation Finished Interrupt Enable" mask="0x400"/>
          <bitfield name="TFEE" caption="Tx FIFO Empty Interrupt Enable" mask="0x800"/>
          <bitfield name="TEFNE" caption="Tx Event FIFO New Entry Interrupt Enable" mask="0x1000"/>
          <bitfield name="TEFWE" caption="Tx Event FIFO Watermark Reached Interrupt Enable" mask="0x2000"/>
          <bitfield name="TEFFE" caption="Tx Event FIFO Full Interrupt Enable" mask="0x4000"/>
          <bitfield name="TEFLE" caption="Tx Event FIFO Element Lost Interrupt Enable" mask="0x8000"/>
          <bitfield name="TSWE" caption="Timestamp Wraparound Interrupt Enable" mask="0x10000"/>
          <bitfield name="MRAFE" caption="Message RAM Access Failure Interrupt Enable" mask="0x20000"/>
          <bitfield name="TOOE" caption="Timeout Occurred Interrupt Enable" mask="0x40000"/>
          <bitfield name="DRXE" caption="Message stored to Dedicated Rx Buffer Interrupt Enable" mask="0x80000"/>
          <bitfield name="ELOE" caption="Error Logging Overflow Interrupt Enable" mask="0x400000"/>
          <bitfield name="EPE" caption="Error Passive Interrupt Enable" mask="0x800000"/>
          <bitfield name="EWE" caption="Warning Status Interrupt Enable" mask="0x1000000"/>
          <bitfield name="BOE" caption="Bus_Off Status Interrupt Enable" mask="0x2000000"/>
          <bitfield name="WDIE" caption="Watchdog Interrupt Interrupt Enable" mask="0x4000000"/>
          <bitfield name="PEAE" caption="Protocol Error in Arbitration Phase Enable" mask="0x8000000"/>
          <bitfield name="PEDE" caption="Protocol Error in Data Phase Enable" mask="0x10000000"/>
          <bitfield name="ARAE" caption="Access to Reserved Address Enable" mask="0x20000000"/>
        </register>
        <register name="ILS" offset="0x158" rw="RW" size="4" initval="0x00000000" caption="Interrupt Line Select">
          <bitfield name="RF0NL" caption="Rx FIFO 0 New Message Interrupt Line" mask="0x1"/>
          <bitfield name="RF0WL" caption="Rx FIFO 0 Watermark Reached Interrupt Line" mask="0x2"/>
          <bitfield name="RF0FL" caption="Rx FIFO 0 Full Interrupt Line" mask="0x4"/>
          <bitfield name="RF0LL" caption="Rx FIFO 0 Message Lost Interrupt Line" mask="0x8"/>
          <bitfield name="RF1NL" caption="Rx FIFO 1 New Message Interrupt Line" mask="0x10"/>
          <bitfield name="RF1WL" caption="Rx FIFO 1 Watermark Reached Interrupt Line" mask="0x20"/>
          <bitfield name="RF1FL" caption="Rx FIFO 1 FIFO Full Interrupt Line" mask="0x40"/>
          <bitfield name="RF1LL" caption="Rx FIFO 1 Message Lost Interrupt Line" mask="0x80"/>
          <bitfield name="HPML" caption="High Priority Message Interrupt Line" mask="0x100"/>
          <bitfield name="TCL" caption="Timestamp Completed Interrupt Line" mask="0x200"/>
          <bitfield name="TCFL" caption="Transmission Cancellation Finished Interrupt Line" mask="0x400"/>
          <bitfield name="TFEL" caption="Tx FIFO Empty Interrupt Line" mask="0x800"/>
          <bitfield name="TEFNL" caption="Tx Event FIFO New Entry Interrupt Line" mask="0x1000"/>
          <bitfield name="TEFWL" caption="Tx Event FIFO Watermark Reached Interrupt Line" mask="0x2000"/>
          <bitfield name="TEFFL" caption="Tx Event FIFO Full Interrupt Line" mask="0x4000"/>
          <bitfield name="TEFLL" caption="Tx Event FIFO Element Lost Interrupt Line" mask="0x8000"/>
          <bitfield name="TSWL" caption="Timestamp Wraparound Interrupt Line" mask="0x10000"/>
          <bitfield name="MRAFL" caption="Message RAM Access Failure Interrupt Line" mask="0x20000"/>
          <bitfield name="TOOL" caption="Timeout Occurred Interrupt Line" mask="0x40000"/>
          <bitfield name="DRXL" caption="Message stored to Dedicated Rx Buffer Interrupt Line" mask="0x80000"/>
          <bitfield name="ELOL" caption="Error Logging Overflow Interrupt Line" mask="0x400000"/>
          <bitfield name="EPL" caption="Error Passive Interrupt Line" mask="0x800000"/>
          <bitfield name="EWL" caption="Warning Status Interrupt Line" mask="0x1000000"/>
          <bitfield name="BOL" caption="Bus_Off Status Interrupt Line" mask="0x2000000"/>
          <bitfield name="WDIL" caption="Watchdog Interrupt Interrupt Line" mask="0x4000000"/>
          <bitfield name="PEAL" caption="Protocol Error in Arbitration Phase Line" mask="0x8000000"/>
          <bitfield name="PEDL" caption="Protocol Error in Data Phase Line" mask="0x10000000"/>
          <bitfield name="ARAL" caption="Access to Reserved Address Line" mask="0x20000000"/>
        </register>
        <register name="ILE" offset="0x15C" rw="RW" size="4" initval="0x00000000" caption="Interrupt Line Enable">
          <bitfield name="EINT0" caption="Enable Interrupt Line 0" mask="0x1"/>
          <bitfield name="EINT1" caption="Enable Interrupt Line 1" mask="0x2"/>
        </register>
        <register name="GFC" offset="0x180" rw="RW" size="4" initval="0x00000000" caption="Global Filter Configuration">
          <bitfield name="RRFE" caption="Reject Remote Frames Extended" mask="0x1"/>
          <bitfield name="RRFS" caption="Reject Remote Frames Standard" mask="0x2"/>
          <bitfield name="ANFE" caption="Accept Non-matching Frames Extended" mask="0xC" values="GFC__ANFE"/>
          <bitfield name="ANFS" caption="Accept Non-matching Frames Standard" mask="0x30" values="GFC__ANFS"/>
        </register>
        <register name="SIDFC" offset="0x184" rw="RW" size="4" initval="0x00000000" caption="Standard ID Filter Configuration">
          <bitfield name="FLSSA" caption="Filter List Standard Start Address" mask="0xFFFC"/>
          <bitfield name="LSS" caption="List Size Standard" mask="0xFF0000"/>
        </register>
        <register name="XIDFC" offset="0x188" rw="RW" size="4" initval="0x00000000" caption="Extended ID Filter Configuration">
          <bitfield name="FLESA" caption="Filter List Extended Start Address" mask="0xFFFC"/>
          <bitfield name="LSE" caption="List Size Extended" mask="0x7F0000"/>
        </register>
        <register name="XIDAM" offset="0x190" rw="RW" size="4" initval="0x1FFFFFFF" caption="Extended ID AND Mask">
          <bitfield name="EIDM" caption="Extended ID Mask" mask="0x1FFFFFFF"/>
        </register>
        <register name="HPMS" offset="0x194" rw="R" size="4" initval="0x00000000" caption="High Priority Message Status">
          <bitfield name="BIDX" caption="Buffer Index" mask="0x3F"/>
          <bitfield name="MSI" caption="Message Storage Indicator" mask="0xC0" values="HPMS__MSI"/>
          <bitfield name="FIDX" caption="Filter Index" mask="0x7F00"/>
          <bitfield name="FLST" caption="Filter List" mask="0x8000"/>
        </register>
        <register name="NDAT1" offset="0x198" rw="RW" size="4" initval="0x00000000" caption="New Data 1">
          <bitfield name="ND0" caption="New Data 0" mask="0x1"/>
          <bitfield name="ND1" caption="New Data 1" mask="0x2"/>
          <bitfield name="ND2" caption="New Data 2" mask="0x4"/>
          <bitfield name="ND3" caption="New Data 3" mask="0x8"/>
          <bitfield name="ND4" caption="New Data 4" mask="0x10"/>
          <bitfield name="ND5" caption="New Data 5" mask="0x20"/>
          <bitfield name="ND6" caption="New Data 6" mask="0x40"/>
          <bitfield name="ND7" caption="New Data 7" mask="0x80"/>
          <bitfield name="ND8" caption="New Data 8" mask="0x100"/>
          <bitfield name="ND9" caption="New Data 9" mask="0x200"/>
          <bitfield name="ND10" caption="New Data 10" mask="0x400"/>
          <bitfield name="ND11" caption="New Data 11" mask="0x800"/>
          <bitfield name="ND12" caption="New Data 12" mask="0x1000"/>
          <bitfield name="ND13" caption="New Data 13" mask="0x2000"/>
          <bitfield name="ND14" caption="New Data 14" mask="0x4000"/>
          <bitfield name="ND15" caption="New Data 15" mask="0x8000"/>
          <bitfield name="ND16" caption="New Data 16" mask="0x10000"/>
          <bitfield name="ND17" caption="New Data 17" mask="0x20000"/>
          <bitfield name="ND18" caption="New Data 18" mask="0x40000"/>
          <bitfield name="ND19" caption="New Data 19" mask="0x80000"/>
          <bitfield name="ND20" caption="New Data 20" mask="0x100000"/>
          <bitfield name="ND21" caption="New Data 21" mask="0x200000"/>
          <bitfield name="ND22" caption="New Data 22" mask="0x400000"/>
          <bitfield name="ND23" caption="New Data 23" mask="0x800000"/>
          <bitfield name="ND24" caption="New Data 24" mask="0x1000000"/>
          <bitfield name="ND25" caption="New Data 25" mask="0x2000000"/>
          <bitfield name="ND26" caption="New Data 26" mask="0x4000000"/>
          <bitfield name="ND27" caption="New Data 27" mask="0x8000000"/>
          <bitfield name="ND28" caption="New Data 28" mask="0x10000000"/>
          <bitfield name="ND29" caption="New Data 29" mask="0x20000000"/>
          <bitfield name="ND30" caption="New Data 30" mask="0x40000000"/>
          <bitfield name="ND31" caption="New Data 31" mask="0x80000000"/>
        </register>
        <register name="NDAT2" offset="0x19C" rw="RW" size="4" initval="0x00000000" caption="New Data 2">
          <bitfield name="ND32" caption="New Data 32" mask="0x1"/>
          <bitfield name="ND33" caption="New Data 33" mask="0x2"/>
          <bitfield name="ND34" caption="New Data 34" mask="0x4"/>
          <bitfield name="ND35" caption="New Data 35" mask="0x8"/>
          <bitfield name="ND36" caption="New Data 36" mask="0x10"/>
          <bitfield name="ND37" caption="New Data 37" mask="0x20"/>
          <bitfield name="ND38" caption="New Data 38" mask="0x40"/>
          <bitfield name="ND39" caption="New Data 39" mask="0x80"/>
          <bitfield name="ND40" caption="New Data 40" mask="0x100"/>
          <bitfield name="ND41" caption="New Data 41" mask="0x200"/>
          <bitfield name="ND42" caption="New Data 42" mask="0x400"/>
          <bitfield name="ND43" caption="New Data 43" mask="0x800"/>
          <bitfield name="ND44" caption="New Data 44" mask="0x1000"/>
          <bitfield name="ND45" caption="New Data 45" mask="0x2000"/>
          <bitfield name="ND46" caption="New Data 46" mask="0x4000"/>
          <bitfield name="ND47" caption="New Data 47" mask="0x8000"/>
          <bitfield name="ND48" caption="New Data 48" mask="0x10000"/>
          <bitfield name="ND49" caption="New Data 49" mask="0x20000"/>
          <bitfield name="ND50" caption="New Data 50" mask="0x40000"/>
          <bitfield name="ND51" caption="New Data 51" mask="0x80000"/>
          <bitfield name="ND52" caption="New Data 52" mask="0x100000"/>
          <bitfield name="ND53" caption="New Data 53" mask="0x200000"/>
          <bitfield name="ND54" caption="New Data 54" mask="0x400000"/>
          <bitfield name="ND55" caption="New Data 55" mask="0x800000"/>
          <bitfield name="ND56" caption="New Data 56" mask="0x1000000"/>
          <bitfield name="ND57" caption="New Data 57" mask="0x2000000"/>
          <bitfield name="ND58" caption="New Data 58" mask="0x4000000"/>
          <bitfield name="ND59" caption="New Data 59" mask="0x8000000"/>
          <bitfield name="ND60" caption="New Data 60" mask="0x10000000"/>
          <bitfield name="ND61" caption="New Data 61" mask="0x20000000"/>
          <bitfield name="ND62" caption="New Data 62" mask="0x40000000"/>
          <bitfield name="ND63" caption="New Data 63" mask="0x80000000"/>
        </register>
        <register name="RXF0C" offset="0x1A0" rw="RW" size="4" initval="0x00000000" caption="Rx FIFO 0 Configuration">
          <bitfield name="F0SA" caption="Rx FIFO 0 Start Address" mask="0xFFFC"/>
          <bitfield name="F0S" caption="Rx FIFO 0 Size" mask="0x7F0000"/>
          <bitfield name="F0WM" caption="Rx FIFO 0 Watermark" mask="0x7F000000"/>
          <bitfield name="F0OM" caption="FIFO 0 Operation Mode" mask="0x80000000"/>
        </register>
        <register name="RXF0S" offset="0x1A4" rw="R" size="4" initval="0x00000000" caption="Rx FIFO 0 Status">
          <bitfield name="F0FL" caption="Rx FIFO 0 Fill Level" mask="0x7F"/>
          <bitfield name="F0GI" caption="Rx FIFO 0 Get Index" mask="0x3F00"/>
          <bitfield name="F0PI" caption="Rx FIFO 0 Put Index" mask="0x3F0000"/>
          <bitfield name="F0F" caption="Rx FIFO 0 Full" mask="0x1000000"/>
          <bitfield name="RF0L" caption="Rx FIFO 0 Message Lost" mask="0x2000000"/>
        </register>
        <register name="RXF0A" offset="0x1A8" rw="RW" size="4" initval="0x00000000" caption="Rx FIFO 0 Acknowledge">
          <bitfield name="F0AI" caption="Rx FIFO 0 Acknowledge Index" mask="0x3F"/>
        </register>
        <register name="RXBC" offset="0x1AC" rw="RW" size="4" initval="0x00000000" caption="Rx Buffer Configuration">
          <bitfield name="RBSA" caption="Rx Buffer Start Address" mask="0xFFFC"/>
        </register>
        <register name="RXF1C" offset="0x1B0" rw="RW" size="4" initval="0x00000000" caption="Rx FIFO 1 Configuration">
          <bitfield name="F1SA" caption="Rx FIFO 1 Start Address" mask="0xFFFC"/>
          <bitfield name="F1S" caption="Rx FIFO 1 Size" mask="0x7F0000"/>
          <bitfield name="F1WM" caption="Rx FIFO 1 Watermark" mask="0x7F000000"/>
          <bitfield name="F1OM" caption="FIFO 1 Operation Mode" mask="0x80000000"/>
        </register>
        <register name="RXF1S" offset="0x1B4" rw="R" size="4" initval="0x00000000" caption="Rx FIFO 1 Status">
          <bitfield name="F1FL" caption="Rx FIFO 1 Fill Level" mask="0x7F"/>
          <bitfield name="F1GI" caption="Rx FIFO 1 Get Index" mask="0x3F00"/>
          <bitfield name="F1PI" caption="Rx FIFO 1 Put Index" mask="0x3F0000"/>
          <bitfield name="F1F" caption="Rx FIFO 1 Full" mask="0x1000000"/>
          <bitfield name="RF1L" caption="Rx FIFO 1 Message Lost" mask="0x2000000"/>
          <bitfield name="DMS" caption="Debug Message Status" mask="0xC0000000" values="RXF1S__DMS"/>
        </register>
        <register name="RXF1A" offset="0x1B8" rw="RW" size="4" initval="0x00000000" caption="Rx FIFO 1 Acknowledge">
          <bitfield name="F1AI" caption="Rx FIFO 1 Acknowledge Index" mask="0x3F"/>
        </register>
        <register name="RXESC" offset="0x1BC" rw="RW" size="4" initval="0x00000000" caption="Rx Buffer / FIFO Element Size Configuration">
          <bitfield name="F0DS" caption="Rx FIFO 0 Data Field Size" mask="0x7" values="RXESC__F0DS"/>
          <bitfield name="F1DS" caption="Rx FIFO 1 Data Field Size" mask="0x70" values="RXESC__F1DS"/>
          <bitfield name="RBDS" caption="Rx Buffer Data Field Size" mask="0x700" values="RXESC__RBDS"/>
        </register>
        <register name="TXBC" offset="0x1C0" rw="RW" size="4" initval="0x00000000" caption="Tx Buffer Configuration">
          <bitfield name="TBSA" caption="Tx Buffers Start Address" mask="0xFFFC"/>
          <bitfield name="NDTB" caption="Number of Dedicated Transmit Buffers" mask="0x3F0000"/>
          <bitfield name="TFQS" caption="Transmit FIFO/Queue Size" mask="0x3F000000"/>
          <bitfield name="TFQM" caption="Tx FIFO/Queue Mode" mask="0x40000000"/>
        </register>
        <register name="TXFQS" offset="0x1C4" rw="R" size="4" initval="0x00000000" caption="Tx FIFO / Queue Status">
          <bitfield name="TFFL" caption="Tx FIFO Free Level" mask="0x3F"/>
          <bitfield name="TFGI" caption="Tx FIFO Get Index" mask="0x1F00"/>
          <bitfield name="TFQPI" caption="Tx FIFO/Queue Put Index" mask="0x1F0000"/>
          <bitfield name="TFQF" caption="Tx FIFO/Queue Full" mask="0x200000"/>
        </register>
        <register name="TXESC" offset="0x1C8" rw="RW" size="4" initval="0x00000000" caption="Tx Buffer Element Size Configuration">
          <bitfield name="TBDS" caption="Tx Buffer Data Field Size" mask="0x7" values="TXESC__TBDS"/>
        </register>
        <register name="TXBRP" offset="0x1CC" rw="R" size="4" initval="0x00000000" caption="Tx Buffer Request Pending">
          <bitfield name="TRP0" caption="Transmission Request Pending 0" mask="0x1"/>
          <bitfield name="TRP1" caption="Transmission Request Pending 1" mask="0x2"/>
          <bitfield name="TRP2" caption="Transmission Request Pending 2" mask="0x4"/>
          <bitfield name="TRP3" caption="Transmission Request Pending 3" mask="0x8"/>
          <bitfield name="TRP4" caption="Transmission Request Pending 4" mask="0x10"/>
          <bitfield name="TRP5" caption="Transmission Request Pending 5" mask="0x20"/>
          <bitfield name="TRP6" caption="Transmission Request Pending 6" mask="0x40"/>
          <bitfield name="TRP7" caption="Transmission Request Pending 7" mask="0x80"/>
          <bitfield name="TRP8" caption="Transmission Request Pending 8" mask="0x100"/>
          <bitfield name="TRP9" caption="Transmission Request Pending 9" mask="0x200"/>
          <bitfield name="TRP10" caption="Transmission Request Pending 10" mask="0x400"/>
          <bitfield name="TRP11" caption="Transmission Request Pending 11" mask="0x800"/>
          <bitfield name="TRP12" caption="Transmission Request Pending 12" mask="0x1000"/>
          <bitfield name="TRP13" caption="Transmission Request Pending 13" mask="0x2000"/>
          <bitfield name="TRP14" caption="Transmission Request Pending 14" mask="0x4000"/>
          <bitfield name="TRP15" caption="Transmission Request Pending 15" mask="0x8000"/>
          <bitfield name="TRP16" caption="Transmission Request Pending 16" mask="0x10000"/>
          <bitfield name="TRP17" caption="Transmission Request Pending 17" mask="0x20000"/>
          <bitfield name="TRP18" caption="Transmission Request Pending 18" mask="0x40000"/>
          <bitfield name="TRP19" caption="Transmission Request Pending 19" mask="0x80000"/>
          <bitfield name="TRP20" caption="Transmission Request Pending 20" mask="0x100000"/>
          <bitfield name="TRP21" caption="Transmission Request Pending 21" mask="0x200000"/>
          <bitfield name="TRP22" caption="Transmission Request Pending 22" mask="0x400000"/>
          <bitfield name="TRP23" caption="Transmission Request Pending 23" mask="0x800000"/>
          <bitfield name="TRP24" caption="Transmission Request Pending 24" mask="0x1000000"/>
          <bitfield name="TRP25" caption="Transmission Request Pending 25" mask="0x2000000"/>
          <bitfield name="TRP26" caption="Transmission Request Pending 26" mask="0x4000000"/>
          <bitfield name="TRP27" caption="Transmission Request Pending 27" mask="0x8000000"/>
          <bitfield name="TRP28" caption="Transmission Request Pending 28" mask="0x10000000"/>
          <bitfield name="TRP29" caption="Transmission Request Pending 29" mask="0x20000000"/>
          <bitfield name="TRP30" caption="Transmission Request Pending 30" mask="0x40000000"/>
          <bitfield name="TRP31" caption="Transmission Request Pending 31" mask="0x80000000"/>
        </register>
        <register name="TXBAR" offset="0x1D0" rw="RW" size="4" initval="0x00000000" caption="Tx Buffer Add Request">
          <bitfield name="AR0" caption="Add Request 0" mask="0x1"/>
          <bitfield name="AR1" caption="Add Request 1" mask="0x2"/>
          <bitfield name="AR2" caption="Add Request 2" mask="0x4"/>
          <bitfield name="AR3" caption="Add Request 3" mask="0x8"/>
          <bitfield name="AR4" caption="Add Request 4" mask="0x10"/>
          <bitfield name="AR5" caption="Add Request 5" mask="0x20"/>
          <bitfield name="AR6" caption="Add Request 6" mask="0x40"/>
          <bitfield name="AR7" caption="Add Request 7" mask="0x80"/>
          <bitfield name="AR8" caption="Add Request 8" mask="0x100"/>
          <bitfield name="AR9" caption="Add Request 9" mask="0x200"/>
          <bitfield name="AR10" caption="Add Request 10" mask="0x400"/>
          <bitfield name="AR11" caption="Add Request 11" mask="0x800"/>
          <bitfield name="AR12" caption="Add Request 12" mask="0x1000"/>
          <bitfield name="AR13" caption="Add Request 13" mask="0x2000"/>
          <bitfield name="AR14" caption="Add Request 14" mask="0x4000"/>
          <bitfield name="AR15" caption="Add Request 15" mask="0x8000"/>
          <bitfield name="AR16" caption="Add Request 16" mask="0x10000"/>
          <bitfield name="AR17" caption="Add Request 17" mask="0x20000"/>
          <bitfield name="AR18" caption="Add Request 18" mask="0x40000"/>
          <bitfield name="AR19" caption="Add Request 19" mask="0x80000"/>
          <bitfield name="AR20" caption="Add Request 20" mask="0x100000"/>
          <bitfield name="AR21" caption="Add Request 21" mask="0x200000"/>
          <bitfield name="AR22" caption="Add Request 22" mask="0x400000"/>
          <bitfield name="AR23" caption="Add Request 23" mask="0x800000"/>
          <bitfield name="AR24" caption="Add Request 24" mask="0x1000000"/>
          <bitfield name="AR25" caption="Add Request 25" mask="0x2000000"/>
          <bitfield name="AR26" caption="Add Request 26" mask="0x4000000"/>
          <bitfield name="AR27" caption="Add Request 27" mask="0x8000000"/>
          <bitfield name="AR28" caption="Add Request 28" mask="0x10000000"/>
          <bitfield name="AR29" caption="Add Request 29" mask="0x20000000"/>
          <bitfield name="AR30" caption="Add Request 30" mask="0x40000000"/>
          <bitfield name="AR31" caption="Add Request 31" mask="0x80000000"/>
        </register>
        <register name="TXBCR" offset="0x1D4" rw="RW" size="4" initval="0x00000000" caption="Tx Buffer Cancellation Request">
          <bitfield name="CR0" caption="Cancellation Request 0" mask="0x1"/>
          <bitfield name="CR1" caption="Cancellation Request 1" mask="0x2"/>
          <bitfield name="CR2" caption="Cancellation Request 2" mask="0x4"/>
          <bitfield name="CR3" caption="Cancellation Request 3" mask="0x8"/>
          <bitfield name="CR4" caption="Cancellation Request 4" mask="0x10"/>
          <bitfield name="CR5" caption="Cancellation Request 5" mask="0x20"/>
          <bitfield name="CR6" caption="Cancellation Request 6" mask="0x40"/>
          <bitfield name="CR7" caption="Cancellation Request 7" mask="0x80"/>
          <bitfield name="CR8" caption="Cancellation Request 8" mask="0x100"/>
          <bitfield name="CR9" caption="Cancellation Request 9" mask="0x200"/>
          <bitfield name="CR10" caption="Cancellation Request 10" mask="0x400"/>
          <bitfield name="CR11" caption="Cancellation Request 11" mask="0x800"/>
          <bitfield name="CR12" caption="Cancellation Request 12" mask="0x1000"/>
          <bitfield name="CR13" caption="Cancellation Request 13" mask="0x2000"/>
          <bitfield name="CR14" caption="Cancellation Request 14" mask="0x4000"/>
          <bitfield name="CR15" caption="Cancellation Request 15" mask="0x8000"/>
          <bitfield name="CR16" caption="Cancellation Request 16" mask="0x10000"/>
          <bitfield name="CR17" caption="Cancellation Request 17" mask="0x20000"/>
          <bitfield name="CR18" caption="Cancellation Request 18" mask="0x40000"/>
          <bitfield name="CR19" caption="Cancellation Request 19" mask="0x80000"/>
          <bitfield name="CR20" caption="Cancellation Request 20" mask="0x100000"/>
          <bitfield name="CR21" caption="Cancellation Request 21" mask="0x200000"/>
          <bitfield name="CR22" caption="Cancellation Request 22" mask="0x400000"/>
          <bitfield name="CR23" caption="Cancellation Request 23" mask="0x800000"/>
          <bitfield name="CR24" caption="Cancellation Request 24" mask="0x1000000"/>
          <bitfield name="CR25" caption="Cancellation Request 25" mask="0x2000000"/>
          <bitfield name="CR26" caption="Cancellation Request 26" mask="0x4000000"/>
          <bitfield name="CR27" caption="Cancellation Request 27" mask="0x8000000"/>
          <bitfield name="CR28" caption="Cancellation Request 28" mask="0x10000000"/>
          <bitfield name="CR29" caption="Cancellation Request 29" mask="0x20000000"/>
          <bitfield name="CR30" caption="Cancellation Request 30" mask="0x40000000"/>
          <bitfield name="CR31" caption="Cancellation Request 31" mask="0x80000000"/>
        </register>
        <register name="TXBTO" offset="0x1D8" rw="R" size="4" initval="0x00000000" caption="Tx Buffer Transmission Occurred">
          <bitfield name="TO0" caption="Transmission Occurred 0" mask="0x1"/>
          <bitfield name="TO1" caption="Transmission Occurred 1" mask="0x2"/>
          <bitfield name="TO2" caption="Transmission Occurred 2" mask="0x4"/>
          <bitfield name="TO3" caption="Transmission Occurred 3" mask="0x8"/>
          <bitfield name="TO4" caption="Transmission Occurred 4" mask="0x10"/>
          <bitfield name="TO5" caption="Transmission Occurred 5" mask="0x20"/>
          <bitfield name="TO6" caption="Transmission Occurred 6" mask="0x40"/>
          <bitfield name="TO7" caption="Transmission Occurred 7" mask="0x80"/>
          <bitfield name="TO8" caption="Transmission Occurred 8" mask="0x100"/>
          <bitfield name="TO9" caption="Transmission Occurred 9" mask="0x200"/>
          <bitfield name="TO10" caption="Transmission Occurred 10" mask="0x400"/>
          <bitfield name="TO11" caption="Transmission Occurred 11" mask="0x800"/>
          <bitfield name="TO12" caption="Transmission Occurred 12" mask="0x1000"/>
          <bitfield name="TO13" caption="Transmission Occurred 13" mask="0x2000"/>
          <bitfield name="TO14" caption="Transmission Occurred 14" mask="0x4000"/>
          <bitfield name="TO15" caption="Transmission Occurred 15" mask="0x8000"/>
          <bitfield name="TO16" caption="Transmission Occurred 16" mask="0x10000"/>
          <bitfield name="TO17" caption="Transmission Occurred 17" mask="0x20000"/>
          <bitfield name="TO18" caption="Transmission Occurred 18" mask="0x40000"/>
          <bitfield name="TO19" caption="Transmission Occurred 19" mask="0x80000"/>
          <bitfield name="TO20" caption="Transmission Occurred 20" mask="0x100000"/>
          <bitfield name="TO21" caption="Transmission Occurred 21" mask="0x200000"/>
          <bitfield name="TO22" caption="Transmission Occurred 22" mask="0x400000"/>
          <bitfield name="TO23" caption="Transmission Occurred 23" mask="0x800000"/>
          <bitfield name="TO24" caption="Transmission Occurred 24" mask="0x1000000"/>
          <bitfield name="TO25" caption="Transmission Occurred 25" mask="0x2000000"/>
          <bitfield name="TO26" caption="Transmission Occurred 26" mask="0x4000000"/>
          <bitfield name="TO27" caption="Transmission Occurred 27" mask="0x8000000"/>
          <bitfield name="TO28" caption="Transmission Occurred 28" mask="0x10000000"/>
          <bitfield name="TO29" caption="Transmission Occurred 29" mask="0x20000000"/>
          <bitfield name="TO30" caption="Transmission Occurred 30" mask="0x40000000"/>
          <bitfield name="TO31" caption="Transmission Occurred 31" mask="0x80000000"/>
        </register>
        <register name="TXBCF" offset="0x1DC" rw="R" size="4" initval="0x00000000" caption="Tx Buffer Cancellation Finished">
          <bitfield name="CF0" caption="Tx Buffer Cancellation Finished 0" mask="0x1"/>
          <bitfield name="CF1" caption="Tx Buffer Cancellation Finished 1" mask="0x2"/>
          <bitfield name="CF2" caption="Tx Buffer Cancellation Finished 2" mask="0x4"/>
          <bitfield name="CF3" caption="Tx Buffer Cancellation Finished 3" mask="0x8"/>
          <bitfield name="CF4" caption="Tx Buffer Cancellation Finished 4" mask="0x10"/>
          <bitfield name="CF5" caption="Tx Buffer Cancellation Finished 5" mask="0x20"/>
          <bitfield name="CF6" caption="Tx Buffer Cancellation Finished 6" mask="0x40"/>
          <bitfield name="CF7" caption="Tx Buffer Cancellation Finished 7" mask="0x80"/>
          <bitfield name="CF8" caption="Tx Buffer Cancellation Finished 8" mask="0x100"/>
          <bitfield name="CF9" caption="Tx Buffer Cancellation Finished 9" mask="0x200"/>
          <bitfield name="CF10" caption="Tx Buffer Cancellation Finished 10" mask="0x400"/>
          <bitfield name="CF11" caption="Tx Buffer Cancellation Finished 11" mask="0x800"/>
          <bitfield name="CF12" caption="Tx Buffer Cancellation Finished 12" mask="0x1000"/>
          <bitfield name="CF13" caption="Tx Buffer Cancellation Finished 13" mask="0x2000"/>
          <bitfield name="CF14" caption="Tx Buffer Cancellation Finished 14" mask="0x4000"/>
          <bitfield name="CF15" caption="Tx Buffer Cancellation Finished 15" mask="0x8000"/>
          <bitfield name="CF16" caption="Tx Buffer Cancellation Finished 16" mask="0x10000"/>
          <bitfield name="CF17" caption="Tx Buffer Cancellation Finished 17" mask="0x20000"/>
          <bitfield name="CF18" caption="Tx Buffer Cancellation Finished 18" mask="0x40000"/>
          <bitfield name="CF19" caption="Tx Buffer Cancellation Finished 19" mask="0x80000"/>
          <bitfield name="CF20" caption="Tx Buffer Cancellation Finished 20" mask="0x100000"/>
          <bitfield name="CF21" caption="Tx Buffer Cancellation Finished 21" mask="0x200000"/>
          <bitfield name="CF22" caption="Tx Buffer Cancellation Finished 22" mask="0x400000"/>
          <bitfield name="CF23" caption="Tx Buffer Cancellation Finished 23" mask="0x800000"/>
          <bitfield name="CF24" caption="Tx Buffer Cancellation Finished 24" mask="0x1000000"/>
          <bitfield name="CF25" caption="Tx Buffer Cancellation Finished 25" mask="0x2000000"/>
          <bitfield name="CF26" caption="Tx Buffer Cancellation Finished 26" mask="0x4000000"/>
          <bitfield name="CF27" caption="Tx Buffer Cancellation Finished 27" mask="0x8000000"/>
          <bitfield name="CF28" caption="Tx Buffer Cancellation Finished 28" mask="0x10000000"/>
          <bitfield name="CF29" caption="Tx Buffer Cancellation Finished 29" mask="0x20000000"/>
          <bitfield name="CF30" caption="Tx Buffer Cancellation Finished 30" mask="0x40000000"/>
          <bitfield name="CF31" caption="Tx Buffer Cancellation Finished 31" mask="0x80000000"/>
        </register>
        <register name="TXBTIE" offset="0x1E0" rw="RW" size="4" initval="0x00000000" caption="Tx Buffer Transmission Interrupt Enable">
          <bitfield name="TIE0" caption="Transmission Interrupt Enable 0" mask="0x1"/>
          <bitfield name="TIE1" caption="Transmission Interrupt Enable 1" mask="0x2"/>
          <bitfield name="TIE2" caption="Transmission Interrupt Enable 2" mask="0x4"/>
          <bitfield name="TIE3" caption="Transmission Interrupt Enable 3" mask="0x8"/>
          <bitfield name="TIE4" caption="Transmission Interrupt Enable 4" mask="0x10"/>
          <bitfield name="TIE5" caption="Transmission Interrupt Enable 5" mask="0x20"/>
          <bitfield name="TIE6" caption="Transmission Interrupt Enable 6" mask="0x40"/>
          <bitfield name="TIE7" caption="Transmission Interrupt Enable 7" mask="0x80"/>
          <bitfield name="TIE8" caption="Transmission Interrupt Enable 8" mask="0x100"/>
          <bitfield name="TIE9" caption="Transmission Interrupt Enable 9" mask="0x200"/>
          <bitfield name="TIE10" caption="Transmission Interrupt Enable 10" mask="0x400"/>
          <bitfield name="TIE11" caption="Transmission Interrupt Enable 11" mask="0x800"/>
          <bitfield name="TIE12" caption="Transmission Interrupt Enable 12" mask="0x1000"/>
          <bitfield name="TIE13" caption="Transmission Interrupt Enable 13" mask="0x2000"/>
          <bitfield name="TIE14" caption="Transmission Interrupt Enable 14" mask="0x4000"/>
          <bitfield name="TIE15" caption="Transmission Interrupt Enable 15" mask="0x8000"/>
          <bitfield name="TIE16" caption="Transmission Interrupt Enable 16" mask="0x10000"/>
          <bitfield name="TIE17" caption="Transmission Interrupt Enable 17" mask="0x20000"/>
          <bitfield name="TIE18" caption="Transmission Interrupt Enable 18" mask="0x40000"/>
          <bitfield name="TIE19" caption="Transmission Interrupt Enable 19" mask="0x80000"/>
          <bitfield name="TIE20" caption="Transmission Interrupt Enable 20" mask="0x100000"/>
          <bitfield name="TIE21" caption="Transmission Interrupt Enable 21" mask="0x200000"/>
          <bitfield name="TIE22" caption="Transmission Interrupt Enable 22" mask="0x400000"/>
          <bitfield name="TIE23" caption="Transmission Interrupt Enable 23" mask="0x800000"/>
          <bitfield name="TIE24" caption="Transmission Interrupt Enable 24" mask="0x1000000"/>
          <bitfield name="TIE25" caption="Transmission Interrupt Enable 25" mask="0x2000000"/>
          <bitfield name="TIE26" caption="Transmission Interrupt Enable 26" mask="0x4000000"/>
          <bitfield name="TIE27" caption="Transmission Interrupt Enable 27" mask="0x8000000"/>
          <bitfield name="TIE28" caption="Transmission Interrupt Enable 28" mask="0x10000000"/>
          <bitfield name="TIE29" caption="Transmission Interrupt Enable 29" mask="0x20000000"/>
          <bitfield name="TIE30" caption="Transmission Interrupt Enable 30" mask="0x40000000"/>
          <bitfield name="TIE31" caption="Transmission Interrupt Enable 31" mask="0x80000000"/>
        </register>
        <register name="TXBCIE" offset="0x1E4" rw="RW" size="4" initval="0x00000000" caption="Tx Buffer Cancellation Finished Interrupt Enable">
          <bitfield name="CFIE0" caption="Cancellation Finished Interrupt Enable 0" mask="0x1"/>
          <bitfield name="CFIE1" caption="Cancellation Finished Interrupt Enable 1" mask="0x2"/>
          <bitfield name="CFIE2" caption="Cancellation Finished Interrupt Enable 2" mask="0x4"/>
          <bitfield name="CFIE3" caption="Cancellation Finished Interrupt Enable 3" mask="0x8"/>
          <bitfield name="CFIE4" caption="Cancellation Finished Interrupt Enable 4" mask="0x10"/>
          <bitfield name="CFIE5" caption="Cancellation Finished Interrupt Enable 5" mask="0x20"/>
          <bitfield name="CFIE6" caption="Cancellation Finished Interrupt Enable 6" mask="0x40"/>
          <bitfield name="CFIE7" caption="Cancellation Finished Interrupt Enable 7" mask="0x80"/>
          <bitfield name="CFIE8" caption="Cancellation Finished Interrupt Enable 8" mask="0x100"/>
          <bitfield name="CFIE9" caption="Cancellation Finished Interrupt Enable 9" mask="0x200"/>
          <bitfield name="CFIE10" caption="Cancellation Finished Interrupt Enable 10" mask="0x400"/>
          <bitfield name="CFIE11" caption="Cancellation Finished Interrupt Enable 11" mask="0x800"/>
          <bitfield name="CFIE12" caption="Cancellation Finished Interrupt Enable 12" mask="0x1000"/>
          <bitfield name="CFIE13" caption="Cancellation Finished Interrupt Enable 13" mask="0x2000"/>
          <bitfield name="CFIE14" caption="Cancellation Finished Interrupt Enable 14" mask="0x4000"/>
          <bitfield name="CFIE15" caption="Cancellation Finished Interrupt Enable 15" mask="0x8000"/>
          <bitfield name="CFIE16" caption="Cancellation Finished Interrupt Enable 16" mask="0x10000"/>
          <bitfield name="CFIE17" caption="Cancellation Finished Interrupt Enable 17" mask="0x20000"/>
          <bitfield name="CFIE18" caption="Cancellation Finished Interrupt Enable 18" mask="0x40000"/>
          <bitfield name="CFIE19" caption="Cancellation Finished Interrupt Enable 19" mask="0x80000"/>
          <bitfield name="CFIE20" caption="Cancellation Finished Interrupt Enable 20" mask="0x100000"/>
          <bitfield name="CFIE21" caption="Cancellation Finished Interrupt Enable 21" mask="0x200000"/>
          <bitfield name="CFIE22" caption="Cancellation Finished Interrupt Enable 22" mask="0x400000"/>
          <bitfield name="CFIE23" caption="Cancellation Finished Interrupt Enable 23" mask="0x800000"/>
          <bitfield name="CFIE24" caption="Cancellation Finished Interrupt Enable 24" mask="0x1000000"/>
          <bitfield name="CFIE25" caption="Cancellation Finished Interrupt Enable 25" mask="0x2000000"/>
          <bitfield name="CFIE26" caption="Cancellation Finished Interrupt Enable 26" mask="0x4000000"/>
          <bitfield name="CFIE27" caption="Cancellation Finished Interrupt Enable 27" mask="0x8000000"/>
          <bitfield name="CFIE28" caption="Cancellation Finished Interrupt Enable 28" mask="0x10000000"/>
          <bitfield name="CFIE29" caption="Cancellation Finished Interrupt Enable 29" mask="0x20000000"/>
          <bitfield name="CFIE30" caption="Cancellation Finished Interrupt Enable 30" mask="0x40000000"/>
          <bitfield name="CFIE31" caption="Cancellation Finished Interrupt Enable 31" mask="0x80000000"/>
        </register>
        <register name="TXEFC" offset="0x1F0" rw="RW" size="4" initval="0x00000000" caption="Tx Event FIFO Configuration">
          <bitfield name="EFSA" caption="Event FIFO Start Address" mask="0xFFFC"/>
          <bitfield name="EFS" caption="Event FIFO Size" mask="0x3F0000"/>
          <bitfield name="EFWM" caption="Event FIFO Watermark" mask="0x3F000000"/>
        </register>
        <register name="TXEFS" offset="0x1F4" rw="R" size="4" initval="0x00000000" caption="Tx Event FIFO Status">
          <bitfield name="EFFL" caption="Event FIFO Fill Level" mask="0x3F"/>
          <bitfield name="EFGI" caption="Event FIFO Get Index" mask="0x1F00"/>
          <bitfield name="EFPI" caption="Event FIFO Put Index" mask="0x1F0000"/>
          <bitfield name="EFF" caption="Event FIFO Full" mask="0x1000000"/>
          <bitfield name="TEFL" caption="Tx Event FIFO Element Lost" mask="0x2000000"/>
        </register>
        <register name="TXEFA" offset="0x1F8" rw="RW" size="4" initval="0x00000000" caption="Tx Event FIFO Acknowledge">
          <bitfield name="EFAI" caption="Event FIFO Acknowledge Index" mask="0x1F"/>
        </register>
        <register name="CREL_TSU" offset="0x260" rw="R" size="4" initval="0x10000000" caption="TSU CREL">
          <bitfield name="DAY" caption="Timestamp Day" mask="0xFF"/>
          <bitfield name="MON" caption="Timestamp Month" mask="0xFF00"/>
          <bitfield name="YEAR" caption="Timestamp Year" mask="0xF0000"/>
          <bitfield name="SUBSTEP" caption="Sub-step of Core Release" mask="0xF00000"/>
          <bitfield name="STEP" caption="Step of Core Release" mask="0xF000000"/>
          <bitfield name="REL" caption="Core Release" mask="0xF0000000"/>
        </register>
        <register name="TSCFG" offset="0x264" rw="RW" size="4" initval="0x00000000" caption="Timestamp Configuration">
          <bitfield name="TSUE" caption="Timestamp Unit Enable" mask="0x1"/>
          <bitfield name="TBCS" caption="Timebase Counter Select" mask="0x2"/>
          <bitfield name="SCP" caption="Select Capturing Position" mask="0x4"/>
          <bitfield name="TBPRE" caption="Time Base Prescaler" mask="0xFF00"/>
        </register>
        <register name="TSS1" offset="0x268" rw="R" size="4" initval="0x00000000" caption="Timestamp Status 1">
          <bitfield name="TSL" caption="Timestamp Lost" mask="0xFFFF"/>
          <bitfield name="TSN" caption="Timestamp New" mask="0xFFFF0000"/>
        </register>
        <register name="TSS2" offset="0x26C" rw="R" size="4" initval="0x0000A000" caption="Timestamp Status 2">
          <bitfield name="TSP" caption="Timestamp Pointer" mask="0xF"/>
          <bitfield name="NTSG" caption="Number of Timestamps Generic" mask="0x3000"/>
          <bitfield name="ITBG" caption="Internal Timebase and SOF select Generic" mask="0xC000"/>
        </register>
        <register name="TS0" offset="0x270" rw="R" size="4" initval="0x00000000" caption="Timestamp 0">
          <bitfield name="TS" caption="Timestamp Word TS0" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS1" offset="0x274" rw="R" size="4" initval="0x00000000" caption="Timestamp 1">
          <bitfield name="TS" caption="Timestamp Word TS1" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS2" offset="0x278" rw="R" size="4" initval="0x00000000" caption="Timestamp 2">
          <bitfield name="TS" caption="Timestamp Word TS2" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS3" offset="0x27C" rw="R" size="4" initval="0x00000000" caption="Timestamp 3">
          <bitfield name="TS" caption="Timestamp Word TS0" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS4" offset="0x280" rw="R" size="4" initval="0x00000000" caption="Timestamp 4">
          <bitfield name="TS" caption="Timestamp Word TS4" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS5" offset="0x284" rw="R" size="4" initval="0x00000000" caption="Timestamp 5">
          <bitfield name="TS" caption="Timestamp Word TS5" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS6" offset="0x288" rw="R" size="4" initval="0x00000000" caption="Timestamp 6">
          <bitfield name="TS" caption="Timestamp Word TS6" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS7" offset="0x28C" rw="R" size="4" initval="0x00000000" caption="Timestamp 7">
          <bitfield name="TS" caption="Timestamp Word TS7" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS8" offset="0x290" rw="R" size="4" initval="0x00000000" caption="Timestamp 8">
          <bitfield name="TS" caption="Timestamp Word TS8" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS9" offset="0x294" rw="R" size="4" initval="0x00000000" caption="Timestamp 9">
          <bitfield name="TS" caption="Timestamp Word TS9" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS10" offset="0x298" rw="R" size="4" initval="0x00000000" caption="Timestamp 10">
          <bitfield name="TS" caption="Timestamp Word TS10" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS11" offset="0x29C" rw="R" size="4" initval="0x00000000" caption="Timestamp 11">
          <bitfield name="TS" caption="Timestamp Word TS11" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS12" offset="0x2A0" rw="R" size="4" initval="0x00000000" caption="Timestamp 12">
          <bitfield name="TS" caption="Timestamp Word TS12" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS13" offset="0x2A4" rw="R" size="4" initval="0x00000000" caption="Timestamp 13">
          <bitfield name="TS" caption="Timestamp Word TS13" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS14" offset="0x2A8" rw="R" size="4" initval="0x00000000" caption="Timestamp 14">
          <bitfield name="TS" caption="Timestamp Word TS14" mask="0xFFFFFFFF"/>
        </register>
        <register name="TS15" offset="0x2AC" rw="R" size="4" initval="0x00000000" caption="Timestamp 15">
          <bitfield name="TS" caption="Timestamp Word TS15" mask="0xFFFFFFFF"/>
        </register>
        <register name="ATB" offset="0x2B0" rw="RW" size="4" atomic-op="clear:ATB" initval="0x00000000" caption="Actual Timebase">
          <bitfield name="TB" caption="Timebase for timestamp generation" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="CAN_MRAM_RXBE" caption="Control Area Network" aligned="4">
        <register name="R0" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Rx Buffer and FIFO Element 0">
          <bitfield name="ID" caption="Identifier" mask="0x1FFFFFFF"/>
          <bitfield name="RTR" caption="Remote Transmission Request" mask="0x20000000"/>
          <bitfield name="XTD" caption="Extended Identifier" mask="0x40000000"/>
          <bitfield name="ESI" caption="Error State Indicator" mask="0x80000000"/>
        </register>
        <register name="R1" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Rx Buffer and FIFO Element 1">
          <bitfield name="RXTS" caption="Rx Timestamp" mask="0xFFFF"/>
          <bitfield name="DLC" caption="Data Length Code" mask="0xF0000"/>
          <bitfield name="BRS" caption="Bit Rate Search" mask="0x100000"/>
          <bitfield name="FDF" caption="FD Format" mask="0x200000"/>
          <bitfield name="FIDX" caption="Filter Index" mask="0x7F000000"/>
          <bitfield name="ANMF" caption="Accepted Non-matching Frame" mask="0x80000000"/>
        </register>
        <register name="R2" offset="0x8" rw="RW" size="4" count="16" initval="0x00000000" caption="Rx Buffer and FIFO Element Data">
          <bitfield name="DB0" caption="Data Byte 0" mask="0xFF"/>
          <bitfield name="DB1" caption="Data Byte 1" mask="0xFF00"/>
          <bitfield name="DB2" caption="Data Byte 2" mask="0xFF0000"/>
          <bitfield name="DB3" caption="Data Byte 3" mask="0xFF000000"/>
        </register>
      </register-group>
      <register-group name="CAN_MRAM_SIDFE" caption="Control Area Network" aligned="4">
        <register name="S0" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Standard Message ID Filter Element">
          <bitfield name="SFID2" caption="Standard Filter ID 2" mask="0x7FF"/>
          <bitfield name="SFID1" caption="Standard Filter ID 1" mask="0x7FF0000"/>
          <bitfield name="SFEC" caption="Standard Filter Element Configuration" mask="0x38000000" values="S0__SFEC"/>
          <bitfield name="SFT" caption="Standard Filter Type" mask="0xC0000000" values="S0__SFT"/>
        </register>
      </register-group>
      <register-group name="CAN_MRAM_TXBE" caption="Control Area Network" aligned="4">
        <register name="T0" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Tx Buffer Element 0">
          <bitfield name="ID" caption="Identifier" mask="0x1FFFFFFF"/>
          <bitfield name="RTR" caption="Remote Transmission Request" mask="0x20000000"/>
          <bitfield name="XTD" caption="Extended Identifier" mask="0x40000000"/>
          <bitfield name="ESI" caption="Error State Indicator" mask="0x80000000"/>
        </register>
        <register name="T1" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Tx Buffer Element 1">
          <bitfield name="MMH" caption="Message Marker Higher Byte" mask="0xFF00"/>
          <bitfield name="DLC" caption="Identifier" mask="0xF0000"/>
          <bitfield name="BRS" caption="Bit Rate Search" mask="0x100000"/>
          <bitfield name="FDF" caption="FD Format" mask="0x200000"/>
          <bitfield name="TSCE" caption="Time Stamp Capture Enable for TSU" mask="0x400000"/>
          <bitfield name="EFC" caption="Event FIFO Control" mask="0x800000"/>
          <bitfield name="MML" caption="Message Marker Lower Byte" mask="0xFF000000"/>
        </register>
        <register name="T2" offset="0x8" rw="RW" size="4" count="16" initval="0x00000000" caption="Tx Buffer Element Data">
          <bitfield name="DB0" caption="Data Byte 0" mask="0xFF"/>
          <bitfield name="DB1" caption="Data Byte 1" mask="0xFF00"/>
          <bitfield name="DB2" caption="Data Byte 2" mask="0xFF0000"/>
          <bitfield name="DB3" caption="Data Byte 3" mask="0xFF000000"/>
        </register>
      </register-group>
      <register-group name="CAN_MRAM_TXEFE" caption="Control Area Network" aligned="4">
        <register name="E0" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Tx Event FIFO Element 0">
          <bitfield name="ID" caption="Identifier" mask="0x1FFFFFFF"/>
          <bitfield name="RTR" caption="Remote Transmission Request" mask="0x20000000"/>
          <bitfield name="XTD" caption="Extended Indentifier" mask="0x40000000"/>
          <bitfield name="ESI" caption="Error State Indicator" mask="0x80000000"/>
        </register>
        <register name="E1" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Tx Event FIFO Element 1">
          <bitfield name="TXTS" caption="Tx Timestamp" mask="0xFFFF"/>
          <bitfield name="DLC" caption="Data Length Code" mask="0xF0000"/>
          <bitfield name="BRS" caption="Bit Rate Search" mask="0x100000"/>
          <bitfield name="FDF" caption="FD Format" mask="0x200000"/>
          <bitfield name="ET" caption="Event Type" mask="0xC00000" values="E1__ET"/>
          <bitfield name="MM" caption="Message Marker" mask="0xFF000000"/>
        </register>
      </register-group>
      <register-group name="CAN_MRAM_XIDFE" caption="Control Area Network" aligned="4">
        <register name="F0" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Extended Message ID Filter Element 0">
          <bitfield name="EFID1" caption="Extended Filter ID 1" mask="0x1FFFFFFF"/>
          <bitfield name="EFEC" caption="Extended Filter Element Configuration" mask="0xE0000000" values="F0__EFEC"/>
        </register>
        <register name="F1" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Extended Message ID Filter Element 1">
          <bitfield name="EFID2" caption="Extended Filter ID 2" mask="0x1FFFFFFF"/>
          <bitfield name="EFT" caption="Extended Filter Type" mask="0xC0000000" values="F1__EFT"/>
        </register>
      </register-group>
      <value-group name="TEST__TX">
        <value name="CORE" caption="TX controlled by CAN core" value="0"/>
        <value name="SAMPLE" caption="TX monitoring sample point" value="1"/>
        <value name="DOMINANT" caption="Dominant (0) level at pin CAN_TX" value="2"/>
        <value name="RECESSIVE" caption="Recessive (1) level at pin CAN_TX" value="3"/>
      </value-group>
      <value-group name="TSCC__TSS">
        <value name="ZERO" caption="Timestamp counter value always 0x0000" value="0"/>
        <value name="INC" caption="Timestamp counter value incremented by TCP" value="1"/>
        <value name="EXT" caption="External timestamp counter value used" value="2"/>
      </value-group>
      <value-group name="TOCC__TOS">
        <value name="CONT" caption="Continuout operation" value="0"/>
        <value name="TXEF" caption="Timeout controlled by TX Event FIFO" value="1"/>
        <value name="RXF0" caption="Timeout controlled by Rx FIFO 0" value="2"/>
        <value name="RXF1" caption="Timeout controlled by Rx FIFO 1" value="3"/>
      </value-group>
      <value-group name="PSR__LEC">
        <value name="NONE" caption="No Error" value="0"/>
        <value name="STUFF" caption="Stuff Error" value="1"/>
        <value name="FORM" caption="Form Error" value="2"/>
        <value name="ACK" caption="Ack Error" value="3"/>
        <value name="BIT1" caption="Bit1 Error" value="4"/>
        <value name="BIT0" caption="Bit0 Error" value="5"/>
        <value name="CRC" caption="CRC Error" value="6"/>
        <value name="NC" caption="No Change" value="7"/>
      </value-group>
      <value-group name="PSR__ACT">
        <value name="SYNC" caption="Node is synchronizing on CAN communication" value="0"/>
        <value name="IDLE" caption="Node is neither receiver nor transmitter" value="1"/>
        <value name="RX" caption="Node is operating as receiver" value="2"/>
        <value name="TX" caption="Node is operating as transmitter" value="3"/>
      </value-group>
      <value-group name="PSR__DLEC">
        <value name="NONE" caption="No Error" value="0"/>
        <value name="STUFF" caption="Stuff Error" value="1"/>
        <value name="FORM" caption="Form Error" value="2"/>
        <value name="ACK" caption="Ack Error" value="3"/>
        <value name="BIT1" caption="Bit1 Error" value="4"/>
        <value name="BIT0" caption="Bit0 Error" value="5"/>
        <value name="CRC" caption="CRC Error" value="6"/>
        <value name="NC" caption="No Change" value="7"/>
      </value-group>
      <value-group name="GFC__ANFE">
        <value name="RXF0" caption="Accept in Rx FIFO 0" value="0"/>
        <value name="RXF1" caption="Accept in Rx FIFO 1" value="1"/>
        <value name="REJECT" caption="Reject" value="2"/>
      </value-group>
      <value-group name="GFC__ANFS">
        <value name="RXF0" caption="Accept in Rx FIFO 0" value="0"/>
        <value name="RXF1" caption="Accept in Rx FIFO 1" value="1"/>
        <value name="REJECT" caption="Reject" value="2"/>
      </value-group>
      <value-group name="HPMS__MSI">
        <value name="NONE" caption="No FIFO selected" value="0"/>
        <value name="LOST" caption="FIFO message lost" value="1"/>
        <value name="FIFO0" caption="Message stored in FIFO 0" value="2"/>
        <value name="FIFO1" caption="Message stored in FIFO 1" value="3"/>
      </value-group>
      <value-group name="RXF1S__DMS">
        <value name="IDLE" caption="Idle state" value="0"/>
        <value name="DBGA" caption="Debug message A received" value="1"/>
        <value name="DBGB" caption="Debug message A/B received" value="2"/>
        <value name="DBGC" caption="Debug message A/B/C received, DMA request set" value="3"/>
      </value-group>
      <value-group name="RXESC__F0DS">
        <value name="DATA8" caption="8 byte data field" value="0"/>
        <value name="DATA12" caption="12 byte data field" value="1"/>
        <value name="DATA16" caption="16 byte data field" value="2"/>
        <value name="DATA20" caption="20 byte data field" value="3"/>
        <value name="DATA24" caption="24 byte data field" value="4"/>
        <value name="DATA32" caption="32 byte data field" value="5"/>
        <value name="DATA48" caption="48 byte data field" value="6"/>
        <value name="DATA64" caption="64 byte data field" value="7"/>
      </value-group>
      <value-group name="RXESC__F1DS">
        <value name="DATA8" caption="8 byte data field" value="0"/>
        <value name="DATA12" caption="12 byte data field" value="1"/>
        <value name="DATA16" caption="16 byte data field" value="2"/>
        <value name="DATA20" caption="20 byte data field" value="3"/>
        <value name="DATA24" caption="24 byte data field" value="4"/>
        <value name="DATA32" caption="32 byte data field" value="5"/>
        <value name="DATA48" caption="48 byte data field" value="6"/>
        <value name="DATA64" caption="64 byte data field" value="7"/>
      </value-group>
      <value-group name="RXESC__RBDS">
        <value name="DATA8" caption="8 byte data field" value="0"/>
        <value name="DATA12" caption="12 byte data field" value="1"/>
        <value name="DATA16" caption="16 byte data field" value="2"/>
        <value name="DATA20" caption="20 byte data field" value="3"/>
        <value name="DATA24" caption="24 byte data field" value="4"/>
        <value name="DATA32" caption="32 byte data field" value="5"/>
        <value name="DATA48" caption="48 byte data field" value="6"/>
        <value name="DATA64" caption="64 byte data field" value="7"/>
      </value-group>
      <value-group name="TXESC__TBDS">
        <value name="DATA8" caption="8 byte data field" value="0"/>
        <value name="DATA12" caption="12 byte data field" value="1"/>
        <value name="DATA16" caption="16 byte data field" value="2"/>
        <value name="DATA20" caption="20 byte data field" value="3"/>
        <value name="DATA24" caption="24 byte data field" value="4"/>
        <value name="DATA32" caption="32 byte data field" value="5"/>
        <value name="DATA48" caption="48 byte data field" value="6"/>
        <value name="DATA64" caption="64 byte data field" value="7"/>
      </value-group>
      <value-group name="S0__SFEC">
        <value name="DISABLE" caption="Disable filter element" value="0"/>
        <value name="STF0M" caption="Store in Rx FIFO 0 if filter match" value="1"/>
        <value name="STF1M" caption="Store in Rx FIFO 1 if filter match" value="2"/>
        <value name="REJECT" caption="Reject ID if filter match" value="3"/>
        <value name="PRIORITY" caption="Set priority if filter match" value="4"/>
        <value name="PRIF0M" caption="Set priority and store in FIFO 0 if filter match" value="5"/>
        <value name="PRIF1M" caption="Set priority and store in FIFO 1 if filter match" value="6"/>
        <value name="STRXBUF" caption="Store into Rx Buffer" value="7"/>
      </value-group>
      <value-group name="S0__SFT">
        <value name="RANGE" caption="Range filter from SFID1 to SFID2" value="0"/>
        <value name="DUAL" caption="Dual ID filter for SFID1 or SFID2" value="1"/>
        <value name="CLASSIC" caption="Classic filter" value="2"/>
      </value-group>
      <value-group name="E1__ET">
        <value name="TXE" caption="Tx event" value="1"/>
        <value name="TXC" caption="Transmission in spite of cancellation" value="2"/>
      </value-group>
      <value-group name="F0__EFEC">
        <value name="DISABLE" caption="Disable filter element" value="0"/>
        <value name="STF0M" caption="Store in Rx FIFO 0 if filter match" value="1"/>
        <value name="STF1M" caption="Store in Rx FIFO 1 if filter match" value="2"/>
        <value name="REJECT" caption="Reject ID if filter match" value="3"/>
        <value name="PRIORITY" caption="Set priority if filter match" value="4"/>
        <value name="PRIF0M" caption="Set priority and store in FIFO 0 if filter match" value="5"/>
        <value name="PRIF1M" caption="Set priority and store in FIFO 1 if filter match" value="6"/>
        <value name="STRXBUF" caption="Store into Rx Buffer" value="7"/>
      </value-group>
      <value-group name="F1__EFT">
        <value name="RANGEM" caption="Range filter from EFID1 to EFID2" value="0"/>
        <value name="DUAL" caption="Dual ID filter for EFID1 or EFID2" value="1"/>
        <value name="CLASSIC" caption="Classic filter" value="2"/>
        <value name="RANGE" caption="Range filter from EFID1 to EFID2 with no XIDAM mask" value="3"/>
      </value-group>
    </module>
    <module name="CCL" id="03628" name2="cla_ccl_u2225_v2" version="2b0" caption="Configurable Custom Logic">
      <register-group name="CCL" caption="Configurable Custom Logic">
        <register name="CTRL" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="CTRL__SWRST"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2" values="CTRL__ENABLE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40" values="CTRL__RUNSTDBY"/>
        </register>
        <register name="SEQCTRL" offset="0x4" rw="RW" size="1" count="2" initval="0x00" caption="SEQ Control x">
          <bitfield name="SEQSEL" caption="Sequential Selection" mask="0xF" values="SEQCTRL__SEQSEL"/>
        </register>
        <register name="LUTCTRL" offset="0x8" rw="RW" size="4" count="4" initval="0x00000000" caption="LUT Control x">
          <bitfield name="ENABLE" caption="LUT Enable" mask="0x2" values="LUTCTRL__ENABLE"/>
          <bitfield name="FILTSEL" caption="Filter Selection" mask="0x30" values="LUTCTRL__FILTSEL"/>
          <bitfield name="EDGESEL" caption="Edge Selection" mask="0x80" values="LUTCTRL__EDGESEL"/>
          <bitfield name="INSEL0" caption="Input Selection 0" mask="0xF00" values="LUTCTRL__INSEL0"/>
          <bitfield name="INSEL1" caption="Input Selection 1" mask="0xF000" values="LUTCTRL__INSEL1"/>
          <bitfield name="INSEL2" caption="Input Selection 2" mask="0xF0000" values="LUTCTRL__INSEL2"/>
          <bitfield name="INVEI" caption="Inverted Event Input Enable" mask="0x100000" values="LUTCTRL__INVEI"/>
          <bitfield name="LUTEI" caption="LUT Event Input Enable" mask="0x200000" values="LUTCTRL__LUTEI"/>
          <bitfield name="LUTEO" caption="LUT Event Output Enable" mask="0x400000" values="LUTCTRL__LUTEO"/>
          <bitfield name="TRUTH" caption="Truth Value" mask="0xFF000000"/>
        </register>
      </register-group>
      <value-group name="CTRL__SWRST">
        <value name="DISABLE" caption="The peripheral is not reset" value="0"/>
        <value name="ENABLE" caption="The peripheral is reset" value="1"/>
      </value-group>
      <value-group name="CTRL__ENABLE">
        <value name="DISABLE" caption="The peripheral is disabled" value="0"/>
        <value name="ENABLE" caption="The peripheral is enabled" value="1"/>
      </value-group>
      <value-group name="CTRL__RUNSTDBY">
        <value name="DISABLE" caption="Generic clock is not required in standby sleep mode" value="0"/>
        <value name="ENABLE" caption="Generic clock is  required in standby sleep mode" value="1"/>
      </value-group>
      <value-group name="SEQCTRL__SEQSEL">
        <value name="DISABLE" caption="Sequential logic is disabled" value="0"/>
        <value name="DFF" caption="D flip flop" value="1"/>
        <value name="JK" caption="JK flip flop" value="2"/>
        <value name="LATCH" caption="D latch" value="3"/>
        <value name="RS" caption="RS latch" value="4"/>
      </value-group>
      <value-group name="LUTCTRL__ENABLE">
        <value name="DISABLE" caption="LUT block is disabled" value="0"/>
        <value name="ENABLE" caption="LUT block is enabled" value="1"/>
      </value-group>
      <value-group name="LUTCTRL__FILTSEL">
        <value name="DISABLE" caption="Filter disabled" value="0"/>
        <value name="SYNCH" caption="Synchronizer enabled" value="1"/>
        <value name="FILTER" caption="Filter enabled" value="2"/>
      </value-group>
      <value-group name="LUTCTRL__EDGESEL">
        <value name="DISABLE" caption="Edge detector is disabled" value="0"/>
        <value name="ENABLE" caption="Edge detector is enabled" value="1"/>
      </value-group>
      <value-group name="LUTCTRL__INSEL0">
        <value name="MASK" caption="Masked input" value="0x0"/>
        <value name="FEEDBACK" caption="Feedback input source" value="0x1"/>
        <value name="LINK" caption="Linked LUT input source" value="0x2"/>
        <value name="EVENT" caption="Event input source" value="0x3"/>
        <value name="IO" caption="I/O pin input source" value="0x4"/>
        <value name="PERSEL0" caption="Peripheral 0 input source" value="0x5"/>
        <value name="PERSEL1" caption="Peripheral 1 input source" value="0x6"/>
        <value name="PERSEL2" caption="Peripheral 2 input source" value="0x7"/>
        <value name="PERSEL3" caption="Peripheral 3 input source" value="0x8"/>
        <value name="PERSEL4" caption="Peripheral 4 input source" value="0x9"/>
        <value name="PERSEL5" caption="Peripheral 5 input source" value="0xA"/>
        <value name="ASYNCEVENT" caption="Asynchronous event input source. The EVENT input will bypass edge detection logic." value="0xB"/>
      </value-group>
      <value-group name="LUTCTRL__INSEL1">
        <value name="MASK" caption="Masked input" value="0x0"/>
        <value name="FEEDBACK" caption="Feedback input source" value="0x1"/>
        <value name="LINK" caption="Linked LUT input source" value="0x2"/>
        <value name="EVENT" caption="Event input source" value="0x3"/>
        <value name="IO" caption="I/O pin input source" value="0x4"/>
        <value name="PERSEL0" caption="Peripheral 0 input source" value="0x5"/>
        <value name="PERSEL1" caption="Peripheral 1 input source" value="0x6"/>
        <value name="PERSEL2" caption="Peripheral 2 input source" value="0x7"/>
        <value name="PERSEL3" caption="Peripheral 3 input source" value="0x8"/>
        <value name="PERSEL4" caption="Peripheral 4 input source" value="0x9"/>
        <value name="PERSEL5" caption="Peripheral 5 input source" value="0xA"/>
        <value name="ASYNCEVENT" caption="Asynchronous event input source. The EVENT input will bypass edge detection logic." value="0xB"/>
      </value-group>
      <value-group name="LUTCTRL__INSEL2">
        <value name="MASK" caption="Masked input" value="0x0"/>
        <value name="FEEDBACK" caption="Feedback input source" value="0x1"/>
        <value name="LINK" caption="Linked LUT input source" value="0x2"/>
        <value name="EVENT" caption="Event input source" value="0x3"/>
        <value name="IO" caption="I/O pin input source" value="0x4"/>
        <value name="PERSEL0" caption="Peripheral 0 input source" value="0x5"/>
        <value name="PERSEL1" caption="Peripheral 1 input source" value="0x6"/>
        <value name="PERSEL2" caption="Peripheral 2 input source" value="0x7"/>
        <value name="PERSEL3" caption="Peripheral 3 input source" value="0x8"/>
        <value name="PERSEL4" caption="Peripheral 4 input source" value="0x9"/>
        <value name="PERSEL5" caption="Peripheral 5 input source" value="0xA"/>
        <value name="ASYNCEVENT" caption="Asynchronous event input source. The EVENT input will bypass edge detection logic." value="0xB"/>
      </value-group>
      <value-group name="LUTCTRL__INVEI">
        <value name="NORMAL" caption="Incoming event is not inverted" value="0"/>
        <value name="INVERTED" caption="Incoming event is inverted" value="1"/>
      </value-group>
      <value-group name="LUTCTRL__LUTEI">
        <value name="DISABLE" caption="LUT incoming event is disabled" value="0"/>
        <value name="ENABLE" caption="LUT incoming event is enabled" value="1"/>
      </value-group>
      <value-group name="LUTCTRL__LUTEO">
        <value name="DISABLE" caption="LUT event output is disabled" value="0"/>
        <value name="ENABLE" caption="LUT event output is enabled" value="1"/>
      </value-group>
    </module>
    <module name="CoreDebug" id="SYSTEM_IP" version="1.0.0" caption="Debug Control Block">
      <register-group name="CoreDebug" caption="Debug Control Block">
        <register name="DHCSR" offset="0x0" rw="RW" size="4" access-size="4" caption="Debug Halting Control and Status Register">
          <bitfield name="C_DEBUGEN" caption="Enable Halting debug" mask="0x1"/>
          <bitfield name="C_HALT" caption="Halt processor" mask="0x2"/>
          <bitfield name="C_STEP" caption="Enable single step" mask="0x4"/>
          <bitfield name="C_MASKINTS" caption="Mask PendSV, SysTick and external configurable interrupts" mask="0x8"/>
          <bitfield name="S_SNAPSTALL" caption="Snap stall control" mask="0x20"/>
          <bitfield name="S_REGRDY" caption="Register ready status" mask="0x10000"/>
          <bitfield name="S_HALT" caption="Halted status" mask="0x20000"/>
          <bitfield name="S_SLEEP" caption="Sleeping status" mask="0x40000"/>
          <bitfield name="S_LOCKUP" caption="Lockup status" mask="0x80000"/>
          <bitfield name="S_SDE" caption="Secure debug enabled" mask="0x100000"/>
          <bitfield name="S_RETIRE_ST" caption="Retire sticky status" mask="0x1000000"/>
          <bitfield name="S_RESET_ST" caption="Reset sticky status" mask="0x2000000"/>
          <bitfield name="S_RESTART_ST" caption="Restart sticky status" mask="0x4000000"/>
        </register>
        <register name="DCRSR" offset="0x4" rw="W" size="4" access-size="4" caption="Debug Core Register Select Register">
          <bitfield name="REGSEL" caption="Register selector" mask="0x7F"/>
          <bitfield name="REGWnR" caption="Register write/not-read access" mask="0x10000"/>
        </register>
        <register name="DEMCR" offset="0xC" rw="RW" size="4" access-size="4" caption="Debug Exception and Monitor Control Register">
          <bitfield name="VC_CORERESET" caption="Core reset Halting debug vector catch enable" mask="0x1"/>
          <bitfield name="VC_MMERR" caption="MemManage exception Halting debug vector catch enable" mask="0x10"/>
          <bitfield name="VC_NOCPERR" caption="UsageFault exception coprocessor access Halting debug vector catch enable" mask="0x20"/>
          <bitfield name="VC_CHKERR" caption="UsageFault exception checking error Halting debug vector catch enable" mask="0x40"/>
          <bitfield name="VC_STATERR" caption="UsageFault exception state information error Halting debug vector catch enable" mask="0x80"/>
          <bitfield name="VC_BUSERR" caption="BusFault exception Halting debug vector catch enable" mask="0x100"/>
          <bitfield name="VC_INTERR" caption="Excception entry and return faults Halting debug vector catch enable" mask="0x200"/>
          <bitfield name="VC_HARDERR" caption="HardFault exception Halting debug vector catch enable" mask="0x400"/>
          <bitfield name="VC_SFERR" caption="SecureFault exception Halting debug vector catch enable" mask="0x800"/>
          <bitfield name="MON_EN" caption="DebugMonitor enable" mask="0x10000"/>
          <bitfield name="MON_PEND" caption="DebugMonitor pending state" mask="0x20000"/>
          <bitfield name="MON_STEP" caption="Enable DebugMonitor stepping" mask="0x40000"/>
          <bitfield name="MON_REQ" caption="DebugMonitor semaphore bit" mask="0x80000"/>
          <bitfield name="SDME" caption="Secure DebugMonitor enable" mask="0x100000"/>
          <bitfield name="TRCENA" caption="Global DWT and ITM features enable" mask="0x1000000"/>
        </register>
        <register name="DSCSR" offset="0x18" rw="RW" size="4" access-size="4" caption="Debug Security Control and Status Register">
          <bitfield name="SBRSELEN" caption="Secure Banked register select enable" mask="0x1"/>
          <bitfield name="SBRSEL" caption="Secure Banked register select" mask="0x2"/>
          <bitfield name="CDS" caption="Current domain Secure" mask="0x10000"/>
          <bitfield name="CDSKEY" caption="CDS field write-enable key" mask="0x20000"/>
        </register>
      </register-group>
    </module>
    <module name="DIB" id="SYSTEM_IP" version="1.0.0" caption="Debug Identification Block">
      <register-group name="DIB" caption="Debug Identification Block">
        <register name="DLAR" offset="0x0" rw="W" size="4" access-size="4" caption="SCS Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="DLAR__KEY"/>
        </register>
        <register name="DLSR" offset="0x4" rw="R" size="4" access-size="4" caption="SCS Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="DAUTHSTATUS" offset="0x8" rw="R" size="4" access-size="4" caption="Debug Authentication Status Register">
          <bitfield name="NSID" caption="" mask="0x3" values="DAUTHSTATUS__NSID"/>
          <bitfield name="NSNID" caption="" mask="0xC" values="DAUTHSTATUS__NSNID"/>
          <bitfield name="SID" caption="" mask="0x30" values="DAUTHSTATUS__SID"/>
          <bitfield name="SNID" caption="" mask="0xC0" values="DAUTHSTATUS__SNID"/>
        </register>
        <register name="DDEVARCH" offset="0xC" rw="R" size="4" access-size="4" initval="0x47702A04" caption="SCS Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="DDEVTYPE" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="DPIDR4" offset="0x20" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="DPIDR5" offset="0x24" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Peripheral Identification Register 5"/>
        <register name="DPIDR6" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Peripheral Identification Register 6"/>
        <register name="DPIDR7" offset="0x2C" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Peripheral Identification Register 7"/>
        <register name="DPIDR0" offset="0x30" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="DPIDR1" offset="0x34" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="DPIDR2" offset="0x38" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="DPIDR3" offset="0x3C" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="DCIDR0" offset="0x40" rw="R" size="4" access-size="4" initval="0x0000000D" caption="SCS Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DCIDR1" offset="0x44" rw="R" size="4" access-size="4" initval="0x00000090" caption="SCS Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="DCIDR2" offset="0x48" rw="R" size="4" access-size="4" initval="0x00000005" caption="SCS Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DCIDR3" offset="0x4C" rw="R" size="4" access-size="4" initval="0x000000B1" caption="SCS Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="DLAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
      <value-group name="DAUTHSTATUS__NSID">
        <value name="NO" caption="Non-secure invasive debug prohibited" value="2"/>
        <value name="YES" caption="Non-secure invasive debug allowed" value="3"/>
      </value-group>
      <value-group name="DAUTHSTATUS__NSNID">
        <value name="NO" caption="Non-secure non-invasive debug prohibited" value="2"/>
        <value name="YES" caption="Non-secure non-invasive debug allowed" value="3"/>
      </value-group>
      <value-group name="DAUTHSTATUS__SID">
        <value name="NOSEC" caption="Security Extension not implemented" value="0"/>
        <value name="NO" caption="Secure invasive debug prohibited" value="2"/>
        <value name="YES" caption="Secure invasive debug allowed" value="3"/>
      </value-group>
      <value-group name="DAUTHSTATUS__SNID">
        <value name="NOSEC" caption="Security Extension not implemented" value="0"/>
        <value name="NO" caption="Secure non-invasive debug prohibited" value="2"/>
        <value name="YES" caption="Secure non-invasive debug allowed" value="3"/>
      </value-group>
    </module>
    <module name="DMAC" id="dma_u2223_v2" name2="dma_u2223_v2" version="2i0" caption="Direct Memory Access Controller">
      <register-group name="DMAC" caption="Direct Memory Access Controller">
        <register name="CTRL" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="DMAENABLE" caption="DMA Enable" mask="0x2"/>
          <bitfield name="CRCENABLE" caption="CRC Enable" mask="0x4"/>
          <bitfield name="LVLEN0" caption="Priority Level 0 Enable" mask="0x100"/>
          <bitfield name="LVLEN1" caption="Priority Level 1 Enable" mask="0x200"/>
          <bitfield name="LVLEN2" caption="Priority Level 2 Enable" mask="0x400"/>
          <bitfield name="LVLEN3" caption="Priority Level 3 Enable" mask="0x800"/>
        </register>
        <register name="CRCCTRL" offset="0x2" rw="RW" size="2" initval="0x0000" caption="CRC Control">
          <bitfield name="CRCBEATSIZE" caption="CRC Beat Size" mask="0x3" values="CRCCTRL__CRCBEATSIZE"/>
          <bitfield name="CRCPOLY" caption="CRC Polynomial Type" mask="0xC" values="CRCCTRL__CRCPOLY"/>
          <bitfield name="CRCSRC" caption="CRC Input Source" mask="0x3F00" values="CRCCTRL__CRCSRC"/>
        </register>
        <register name="CRCDATAIN" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="CRC Data Input">
          <bitfield name="CRCDATAIN" caption="CRC Data Input" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCCHKSUM" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="CRC Checksum">
          <bitfield name="CRCCHKSUM" caption="CRC Checksum" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCSTATUS" offset="0xC" rw="RW" size="1" initval="0x00" caption="CRC Status">
          <bitfield name="CRCBUSY" caption="CRC Module Busy" mask="0x1"/>
          <bitfield name="CRCZERO" caption="CRC Zero" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0xD" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="QOSCTRL" offset="0xE" rw="RW" size="1" initval="0x2A" caption="QOS Control">
          <bitfield name="WRBQOS" caption="Write-Back Quality of Service" mask="0x3" values="QOSCTRL__WRBQOS"/>
          <bitfield name="FQOS" caption="Fetch Quality of Service" mask="0xC" values="QOSCTRL__FQOS"/>
          <bitfield name="DQOS" caption="Data Transfer Quality of Service" mask="0x30" values="QOSCTRL__DQOS"/>
        </register>
        <register name="SWTRIGCTRL" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Software Trigger Control">
          <bitfield name="SWTRIG0" caption="Channel 0 Software Trigger" mask="0x1"/>
          <bitfield name="SWTRIG1" caption="Channel 1 Software Trigger" mask="0x2"/>
          <bitfield name="SWTRIG2" caption="Channel 2 Software Trigger" mask="0x4"/>
          <bitfield name="SWTRIG3" caption="Channel 3 Software Trigger" mask="0x8"/>
          <bitfield name="SWTRIG4" caption="Channel 4 Software Trigger" mask="0x10"/>
          <bitfield name="SWTRIG5" caption="Channel 5 Software Trigger" mask="0x20"/>
          <bitfield name="SWTRIG6" caption="Channel 6 Software Trigger" mask="0x40"/>
          <bitfield name="SWTRIG7" caption="Channel 7 Software Trigger" mask="0x80"/>
        </register>
        <register name="PRICTRL0" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Priority Control 0">
          <bitfield name="LVLPRI0" caption="Level 0 Channel Priority Number" mask="0x7"/>
          <bitfield name="RRLVLEN0" caption="Level 0 Round-Robin Scheduling Enable" mask="0x80"/>
          <bitfield name="LVLPRI1" caption="Level 1 Channel Priority Number" mask="0x700"/>
          <bitfield name="RRLVLEN1" caption="Level 1 Round-Robin Scheduling Enable" mask="0x8000"/>
          <bitfield name="LVLPRI2" caption="Level 2 Channel Priority Number" mask="0x70000"/>
          <bitfield name="RRLVLEN2" caption="Level 2 Round-Robin Scheduling Enable" mask="0x800000"/>
          <bitfield name="LVLPRI3" caption="Level 3 Channel Priority Number" mask="0x7000000"/>
          <bitfield name="RRLVLEN3" caption="Level 3 Round-Robin Scheduling Enable" mask="0x80000000"/>
        </register>
        <register name="INTPEND" offset="0x20" rw="RW" size="2" initval="0x0000" caption="Interrupt Pending">
          <bitfield name="ID" caption="Channel ID" mask="0x7"/>
          <bitfield name="TERR" caption="Transfer Error" mask="0x100"/>
          <bitfield name="TCMPL" caption="Transfer Complete" mask="0x200"/>
          <bitfield name="SUSP" caption="Channel Suspend" mask="0x400"/>
          <bitfield name="FERR" caption="Fetch Error" mask="0x2000"/>
          <bitfield name="BUSY" caption="Busy" mask="0x4000"/>
          <bitfield name="PEND" caption="Pending" mask="0x8000"/>
        </register>
        <register name="INTSTATUS" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Interrupt Status">
          <bitfield name="CHINT0" caption="Channel 0 Pending Interrupt" mask="0x1"/>
          <bitfield name="CHINT1" caption="Channel 1 Pending Interrupt" mask="0x2"/>
          <bitfield name="CHINT2" caption="Channel 2 Pending Interrupt" mask="0x4"/>
          <bitfield name="CHINT3" caption="Channel 3 Pending Interrupt" mask="0x8"/>
          <bitfield name="CHINT4" caption="Channel 4 Pending Interrupt" mask="0x10"/>
          <bitfield name="CHINT5" caption="Channel 5 Pending Interrupt" mask="0x20"/>
          <bitfield name="CHINT6" caption="Channel 6 Pending Interrupt" mask="0x40"/>
          <bitfield name="CHINT7" caption="Channel 7 Pending Interrupt" mask="0x80"/>
        </register>
        <register name="BUSYCH" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Busy Channels">
          <bitfield name="BUSYCH0" caption="Busy Channel 0" mask="0x1"/>
          <bitfield name="BUSYCH1" caption="Busy Channel 1" mask="0x2"/>
          <bitfield name="BUSYCH2" caption="Busy Channel 2" mask="0x4"/>
          <bitfield name="BUSYCH3" caption="Busy Channel 3" mask="0x8"/>
          <bitfield name="BUSYCH4" caption="Busy Channel 4" mask="0x10"/>
          <bitfield name="BUSYCH5" caption="Busy Channel 5" mask="0x20"/>
          <bitfield name="BUSYCH6" caption="Busy Channel 6" mask="0x40"/>
          <bitfield name="BUSYCH7" caption="Busy Channel 7" mask="0x80"/>
        </register>
        <register name="PENDCH" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Pending Channels">
          <bitfield name="PENDCH0" caption="Pending Channel 0" mask="0x1"/>
          <bitfield name="PENDCH1" caption="Pending Channel 1" mask="0x2"/>
          <bitfield name="PENDCH2" caption="Pending Channel 2" mask="0x4"/>
          <bitfield name="PENDCH3" caption="Pending Channel 3" mask="0x8"/>
          <bitfield name="PENDCH4" caption="Pending Channel 4" mask="0x10"/>
          <bitfield name="PENDCH5" caption="Pending Channel 5" mask="0x20"/>
          <bitfield name="PENDCH6" caption="Pending Channel 6" mask="0x40"/>
          <bitfield name="PENDCH7" caption="Pending Channel 7" mask="0x80"/>
        </register>
        <register name="ACTIVE" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Active Channel and Levels">
          <bitfield name="LVLEX0" caption="Level 0 Channel Trigger Request Executing" mask="0x1"/>
          <bitfield name="LVLEX1" caption="Level 1 Channel Trigger Request Executing" mask="0x2"/>
          <bitfield name="LVLEX2" caption="Level 2 Channel Trigger Request Executing" mask="0x4"/>
          <bitfield name="LVLEX3" caption="Level 3 Channel Trigger Request Executing" mask="0x8"/>
          <bitfield name="ID" caption="Active Channel ID" mask="0x1F00"/>
          <bitfield name="ABUSY" caption="Active Channel Busy" mask="0x8000"/>
          <bitfield name="BTCNT" caption="Active Channel Block Transfer Count" mask="0xFFFF0000"/>
        </register>
        <register name="BASEADDR" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Descriptor Memory Section Base Address">
          <bitfield name="BASEADDR" caption="Descriptor Memory Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="WRBADDR" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Write-Back Memory Section Base Address">
          <bitfield name="WRBADDR" caption="Write-Back Memory Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="CHID" offset="0x3F" rw="RW" size="1" initval="0x00" caption="Channel ID">
          <bitfield name="ID" caption="Channel ID" mask="0x7"/>
        </register>
        <register name="CHCTRLA" offset="0x40" rw="RW" size="1" initval="0x00" caption="Channel Control A">
          <bitfield name="SWRST" caption="Channel Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Channel Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Channel run in standby" mask="0x40"/>
        </register>
        <register name="CHCTRLB" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="Channel Control B">
          <bitfield name="EVACT" caption="Event Input Action" mask="0x7" values="CHCTRLB__EVACT"/>
          <bitfield name="EVIE" caption="Channel Event Input Enable" mask="0x8"/>
          <bitfield name="EVOE" caption="Channel Event Output Enable" mask="0x10"/>
          <bitfield name="LVL" caption="Channel Arbitration Level" mask="0x60"/>
          <bitfield name="TRIGSRC" caption="Trigger Source" mask="0x3F00" values="CHCTRLB__TRIGSRC"/>
          <bitfield name="TRIGACT" caption="Trigger Action" mask="0xC00000" values="CHCTRLB__TRIGACT"/>
          <bitfield name="CMD" caption="Software Command" mask="0x3000000" values="CHCTRLB__CMD"/>
        </register>
        <register name="CHINTENCLR" offset="0x4C" rw="RW" size="1" atomic-op="clear:CHINTENCLR" initval="0x00" caption="Channel Interrupt Enable Clear">
          <bitfield name="TERR" caption="Channel Transfer Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TCMPL" caption="Channel Transfer Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="SUSP" caption="Channel Suspend Interrupt Enable" mask="0x4"/>
        </register>
        <register name="CHINTENSET" offset="0x4D" rw="RW" size="1" atomic-op="set:CHINTENSET" initval="0x00" caption="Channel Interrupt Enable Set">
          <bitfield name="TERR" caption="Channel Transfer Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TCMPL" caption="Channel Transfer Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="SUSP" caption="Channel Suspend Interrupt Enable" mask="0x4"/>
        </register>
        <register name="CHINTFLAG" offset="0x4E" rw="RW" size="1" atomic-op="clear:CHINTFLAG" initval="0x00" caption="Channel Interrupt Flag Status and Clear">
          <bitfield name="TERR" caption="Channel Transfer Error" mask="0x1"/>
          <bitfield name="TCMPL" caption="Channel Transfer Complete" mask="0x2"/>
          <bitfield name="SUSP" caption="Channel Suspend" mask="0x4"/>
        </register>
        <register name="CHSTATUS" offset="0x4F" rw="R" size="1" initval="0x00" caption="Channel Status">
          <bitfield name="PEND" caption="Channel Pending" mask="0x1"/>
          <bitfield name="BUSY" caption="Channel Busy" mask="0x2"/>
          <bitfield name="FERR" caption="Channel Fetch Error" mask="0x4"/>
        </register>
      </register-group>
      <register-group name="DMAC_DESCRIPTOR" caption="Direct Memory Access Controller" aligned="8">
        <register name="BTCTRL" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Block Transfer Control">
          <bitfield name="VALID" caption="Descriptor Valid" mask="0x1"/>
          <bitfield name="EVOSEL" caption="Event Output Selection" mask="0x6" values="BTCTRL__EVOSEL"/>
          <bitfield name="BLOCKACT" caption="Block Action" mask="0x18" values="BTCTRL__BLOCKACT"/>
          <bitfield name="BEATSIZE" caption="Beat Size" mask="0x300" values="BTCTRL__BEATSIZE"/>
          <bitfield name="SRCINC" caption="Source Address Increment Enable" mask="0x400"/>
          <bitfield name="DSTINC" caption="Destination Address Increment Enable" mask="0x800"/>
          <bitfield name="STEPSEL" caption="Step Selection" mask="0x1000" values="BTCTRL__STEPSEL"/>
          <bitfield name="STEPSIZE" caption="Address Increment Step Size" mask="0xE000" values="BTCTRL__STEPSIZE"/>
        </register>
        <register name="BTCNT" offset="0x2" rw="RW" size="2" caption="Block Transfer Count">
          <bitfield name="BTCNT" caption="Block Transfer Count" mask="0xFFFF"/>
        </register>
        <register name="SRCADDR" offset="0x4" rw="RW" size="4" caption="Block Transfer Source Address">
          <bitfield name="SRCADDR" caption="Transfer Source Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DSTADDR" offset="0x8" rw="RW" size="4" caption="Block Transfer Destination Address">
          <bitfield name="DSTADDR" caption="Transfer Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DESCADDR" offset="0xC" rw="RW" size="4" caption="Next Descriptor Address">
          <bitfield name="DESCADDR" caption="Next Descriptor Address" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="CRCCTRL__CRCBEATSIZE">
        <value name="BYTE" caption="8-bit bus transfer" value="0x0"/>
        <value name="HWORD" caption="16-bit bus transfer" value="0x1"/>
        <value name="WORD" caption="32-bit bus transfer" value="0x2"/>
      </value-group>
      <value-group name="CRCCTRL__CRCPOLY">
        <value name="CRC16" caption="CRC-16 (CRC-CCITT)" value="0x0"/>
        <value name="CRC32" caption="CRC32 (IEEE 802.3)" value="0x1"/>
      </value-group>
      <value-group name="CRCCTRL__CRCSRC">
        <value name="NOACT" caption="No action" value="0x00"/>
        <value name="IO" caption="I/O interface" value="0x01"/>
      </value-group>
      <value-group name="QOSCTRL__WRBQOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive Bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive Latency" value="0x2"/>
        <value name="HIGH" caption="Critical Latency" value="0x3"/>
      </value-group>
      <value-group name="QOSCTRL__FQOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive Bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive Latency" value="0x2"/>
        <value name="HIGH" caption="Critical Latency" value="0x3"/>
      </value-group>
      <value-group name="QOSCTRL__DQOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive Bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive Latency" value="0x2"/>
        <value name="HIGH" caption="Critical Latency" value="0x3"/>
      </value-group>
      <value-group name="CHCTRLB__EVACT">
        <value name="NOACT" caption="No action" value="0x0"/>
        <value name="TRIG" caption="Transfer and periodic transfer trigger" value="0x1"/>
        <value name="CTRIG" caption="Conditional transfer trigger" value="0x2"/>
        <value name="CBLOCK" caption="Conditional block transfer" value="0x3"/>
        <value name="SUSPEND" caption="Channel suspend operation" value="0x4"/>
        <value name="RESUME" caption="Channel resume operation" value="0x5"/>
        <value name="SSKIP" caption="Skip next block suspend action" value="0x6"/>
      </value-group>
      <value-group name="CHCTRLB__TRIGSRC">
        <value name="DISABLE" caption="Only software/event triggers" value="0x00"/>
      </value-group>
      <value-group name="CHCTRLB__TRIGACT">
        <value name="BLOCK" caption="One trigger required for each block transfer" value="0x0"/>
        <value name="BEAT" caption="One trigger required for each beat transfer" value="0x2"/>
        <value name="TRANSACTION" caption="One trigger required for each transaction" value="0x3"/>
      </value-group>
      <value-group name="CHCTRLB__CMD">
        <value name="NOACT" caption="No action" value="0x0"/>
        <value name="SUSPEND" caption="Channel suspend operation" value="0x1"/>
        <value name="RESUME" caption="Channel resume operation" value="0x2"/>
      </value-group>
      <value-group name="BTCTRL__EVOSEL">
        <value name="DISABLE" caption="Event generation disabled" value="0x0"/>
        <value name="BLOCK" caption="Event strobe when block transfer complete" value="0x1"/>
        <value name="BEAT" caption="Event strobe when beat transfer complete" value="0x3"/>
      </value-group>
      <value-group name="BTCTRL__BLOCKACT">
        <value name="NOACT" caption="Channel will be disabled if it is the last block transfer in the transaction" value="0x0"/>
        <value name="INT" caption="Channel will be disabled if it is the last block transfer in the transaction and block interrupt" value="0x1"/>
        <value name="SUSPEND" caption="Channel suspend operation is completed" value="0x2"/>
        <value name="BOTH" caption="Both channel suspend operation and block interrupt" value="0x3"/>
      </value-group>
      <value-group name="BTCTRL__BEATSIZE">
        <value name="BYTE" caption="8-bit bus transfer" value="0x0"/>
        <value name="HWORD" caption="16-bit bus transfer" value="0x1"/>
        <value name="WORD" caption="32-bit bus transfer" value="0x2"/>
      </value-group>
      <value-group name="BTCTRL__STEPSEL">
        <value name="DST" caption="Step size settings apply to the destination address" value="0x0"/>
        <value name="SRC" caption="Step size settings apply to the source address" value="0x1"/>
      </value-group>
      <value-group name="BTCTRL__STEPSIZE">
        <value name="X1" caption="Next ADDR = ADDR + (BEATSIZE+1) * 1" value="0x0"/>
        <value name="X2" caption="Next ADDR = ADDR + (BEATSIZE+1) * 2" value="0x1"/>
        <value name="X4" caption="Next ADDR = ADDR + (BEATSIZE+1) * 4" value="0x2"/>
        <value name="X8" caption="Next ADDR = ADDR + (BEATSIZE+1) * 8" value="0x3"/>
        <value name="X16" caption="Next ADDR = ADDR + (BEATSIZE+1) * 16" value="0x4"/>
        <value name="X32" caption="Next ADDR = ADDR + (BEATSIZE+1) * 32" value="0x5"/>
        <value name="X64" caption="Next ADDR = ADDR + (BEATSIZE+1) * 64" value="0x6"/>
        <value name="X128" caption="Next ADDR = ADDR + (BEATSIZE+1) * 128" value="0x7"/>
      </value-group>
    </module>
    <module name="DSU" id="04465" name2="icd_dsu_v1" version="1a0" caption="Polaris Device Services Unit Macro DOS">
      <register-group name="DSU" caption="Polaris Device Services Unit Macro DOS">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A REGISTER">
          <bitfield name="PRIV" caption="Privileged Access Only for APB Interface" mask="0x4" values="CTRLA__PRIV"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B REGISTER">
          <bitfield name="DCCDMALVL0" caption="DMA Trigger n Level" mask="0x1" values="CTRLB__DCCDMALVL"/>
          <bitfield name="DCCDMALVL1" caption="DMA Trigger n Level" mask="0x2" values="CTRLB__DCCDMALVL"/>
          <bitfield name="MISC" caption="Device Specific Configuration Register" mask="0xFFFFFF00"/>
        </register>
        <register name="CTRLC" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="Control C REGISTER">
          <bitfield name="DBGRW0" caption="CPUn Debug R/W" mask="0x1" values="CTRLC__DBGRW"/>
        </register>
        <register name="STATUSA" offset="0x104" rw="RW" size="4" atomic-op="clear:STATUSA" initval="0x00000000" caption="Status A REGISTER">
          <bitfield name="DONE" caption="Done Status" mask="0x1" values="STATUSA__DONE"/>
          <bitfield name="BERR" caption="Bus Error Status" mask="0x4" values="STATUSA__BERR"/>
          <bitfield name="PERR" caption="Protection Error Status" mask="0x8" values="STATUSA__PERR"/>
          <bitfield name="ROMCRC" caption="Boot ROM CRC Self-Check Status" mask="0xC0" values="STATUSA__ROMCRC"/>
          <bitfield name="CRSTEXT0" caption="CPUx Reset Extension Status" mask="0x100" values="STATUSA__CRSTEXT"/>
          <bitfield name="BREXT0" caption="BootRom 0 Phase Extension Status" mask="0x10000" values="STATUSA__BREXT"/>
        </register>
        <register name="STATUSB" offset="0x108" rw="R" size="4" initval="0x00000000" caption="Status B REGISTER">
          <bitfield name="BCCD0" caption="Boot ROM Communication Channel 0 Dirty" mask="0x1" values="STATUSB__BCCD"/>
          <bitfield name="BCCD1" caption="Boot ROM Communication Channel 1 Dirty" mask="0x2" values="STATUSB__BCCD"/>
          <bitfield name="DCCD0" caption="Debug Communication Channel 0 Dirty" mask="0x4" values="STATUSB__DCCD"/>
          <bitfield name="DCCD1" caption="Debug Communication Channel 1 Dirty" mask="0x8" values="STATUSB__DCCD"/>
          <bitfield name="DBGPRES" caption="Debugger Present Status" mask="0x100" values="STATUSB__DBGPRES"/>
          <bitfield name="HPS" caption="Hot-Plugging Status" mask="0x400" values="STATUSB__HPS"/>
        </register>
        <register name="BCC" offset="0x110" rw="RW" size="4" count="2" initval="0x00000000" caption="Boot ROM Channel n REGISTER">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DCC" offset="0x118" rw="RW" size="4" count="2" initval="0x00000000" caption="Debug Communication Channel n REGISTER">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DID" offset="0x120" rw="RW" size="4" initval="0x00000053" caption="Device Identification Register">
          <bitfield name="FV" caption="Fixed Value of 1" mask="0x1"/>
          <bitfield name="MANID" caption="JEDEC Manufacture ID" mask="0xFFE"/>
          <bitfield name="PNDID" caption="Part Number Device ID" mask="0xFF000"/>
          <bitfield name="PNMID" caption="Part Number Mask ID" mask="0xFF00000"/>
          <bitfield name="VER" caption="Version Code" mask="0xF0000000"/>
        </register>
        <register name="DAL" offset="0x124" rw="R" size="4" initval="0x00000000" caption="Debugger Access Level REGISTER">
          <bitfield name="CPU0" caption="CPU 0 Debugger Access Level" mask="0x3" values="DAL__CPU0"/>
          <bitfield name="CPU1" caption="CPU n Debugger Access Level" mask="0xC" values="DAL__CPU"/>
          <bitfield name="CPU2" caption="CPU n Debugger Access Level" mask="0x30" values="DAL__CPU"/>
          <bitfield name="CPU3" caption="CPU n Debugger Access Level" mask="0xC0" values="DAL__CPU"/>
        </register>
        <register name="ENTRY0" offset="0x1000" rw="R" size="4" initval="0x9C0FE002" caption="CoreSight ROM Table Entry N Register">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1" values="ENTRY0__EPRES"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2" values="ENTRY0__FMT"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY1" offset="0x1004" rw="R" size="4" initval="0xBBFFF002" caption="CoreSight ROM Table Entry N Register">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1" values="ENTRY1__EPRES"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2" values="ENTRY1__FMT"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY2" offset="0x1008" rw="R" size="4" initval="0xBBFFF002" caption="CoreSight ROM Table Entry N Register">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1" values="ENTRY2__EPRES"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2" values="ENTRY2__FMT"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY3" offset="0x100C" rw="R" size="4" initval="0xBBFFF002" caption="CoreSight ROM Table Entry N Register">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1" values="ENTRY3__EPRES"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2" values="ENTRY3__FMT"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY4" offset="0x1010" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Entry 4 Register">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1" values="ENTRY4__EPRES"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2" values="ENTRY4__FMT"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY5" offset="0x1014" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Entry 5 Register">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1" values="ENTRY5__EPRES"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2" values="ENTRY5__FMT"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY6" offset="0x1018" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Entry 6 Register">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1" values="ENTRY6__EPRES"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2" values="ENTRY6__FMT"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY7" offset="0x101C" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Entry 7 Register">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1" values="ENTRY7__EPRES"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2" values="ENTRY7__FMT"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="MEMTYPE" offset="0x1FCC" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Memory Type Register">
          <bitfield name="SYSMEM" caption="CoreSight System Memory Present" mask="0x1" values="MEMTYPE__SYSMEM"/>
        </register>
        <register name="PID4" offset="0x1FD0" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 4 Register">
          <bitfield name="DES2" caption="CoreSight JEP106 Continuation Code" mask="0xF"/>
          <bitfield name="SIZE" caption="CoreSight Size" mask="0xF0"/>
        </register>
        <register name="PID5" offset="0x1FD4" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 5 Register">
          <bitfield name="RES0" caption="CoreSight Reserved Field" mask="0xFF"/>
        </register>
        <register name="PID6" offset="0x1FD8" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 6 Register">
          <bitfield name="RES0" caption="CoreSight Reserved Field" mask="0xFF"/>
        </register>
        <register name="PID7" offset="0x1FDC" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 7 Register">
          <bitfield name="RES0" caption="CoreSight Reserved Field" mask="0xFF"/>
        </register>
        <register name="PID0" offset="0x1FE0" rw="R" size="4" initval="0x000000D0" caption="CoreSight Peripheral Identification 0 Register">
          <bitfield name="PART0" caption="CoreSight Part Number Bits[7:0]" mask="0xFF"/>
        </register>
        <register name="PID1" offset="0x1FE4" rw="R" size="4" initval="0x0000009C" caption="CoreSight Peripheral Identification 1 Register">
          <bitfield name="PART1" caption="CoreSight Part Number Bits[11:8]" mask="0xF"/>
          <bitfield name="DES0" caption="CoreSight JEP106 Identification Code Bits [3:0]" mask="0xF0"/>
        </register>
        <register name="PID2" offset="0x1FE8" rw="R" size="4" initval="0x0000000A" caption="CoreSight Peripheral Identification 2 Register">
          <bitfield name="DES1" caption="CoreSight JEP106 Identification Code Bits [6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="CoreSight JEDEC Assignment" mask="0x8"/>
          <bitfield name="REVISION" caption="CoreSight Revision" mask="0xF0"/>
        </register>
        <register name="PID3" offset="0x1FEC" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 3 Register">
          <bitfield name="CMOD" caption="CoreSight Custom Modifier 0" mask="0xF"/>
          <bitfield name="REVAND" caption="CoreSight REVAND" mask="0xF0"/>
        </register>
        <register name="CID0" offset="0x1FF0" rw="R" size="4" initval="0x0000000D" caption="CoreSight Component Identification 0 Register">
          <bitfield name="PRMBL0" caption="CoreSight Preamble 0" mask="0xFF"/>
        </register>
        <register name="CID1" offset="0x1FF4" rw="R" size="4" initval="0x00000010" caption="CoreSight Component Identification 1 Register">
          <bitfield name="PRMBL1" caption="CoreSight Preamble 1" mask="0xF"/>
          <bitfield name="CCLASS" caption="CoreSight Component Class" mask="0xF0"/>
        </register>
        <register name="CID2" offset="0x1FF8" rw="R" size="4" initval="0x00000005" caption="CoreSight Component Identification 2 Register">
          <bitfield name="PRMBL2" caption="CoreSight Preamble 2" mask="0xFF"/>
        </register>
        <register name="CID3" offset="0x1FFC" rw="R" size="4" initval="0x000000B1" caption="CoreSight Component Identification 3 Register">
          <bitfield name="PRMBL3" caption="CoreSight Preamble 3" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="CTRLA__PRIV">
        <value name="0" caption="Internal Address Space registers accessible in privileged and unprivileged modes. Test functions generate unprivileged requests." value="0"/>
        <value name="1" caption="Internal Address Space registers only accessible in privileged mode. Test functions generate privileged requests." value="1"/>
      </value-group>
      <value-group name="CTRLB__DCCDMALVL">
        <value name="EMPTY" caption="Trigger n rises when DCCn is read and falls when it is written" value="0"/>
        <value name="FULL" caption="Trigger n rises when DCCn is written and falls when it is read" value="1"/>
      </value-group>
      <value-group name="CTRLC__DBGRW">
        <value name="0" caption="Allow debugger accesses through CPUn to carry the debug attribute (i.e debugger reads are non-destructive)." value="0"/>
        <value name="1" caption="Debugger accesses through CPUn do not carry the debug attribute (i.e debugger reads are destructive)." value="1"/>
      </value-group>
      <value-group name="STATUSA__DONE">
        <value name="0" caption="DSU is executing a command or idle." value="0"/>
        <value name="1" caption="TCTRL.CMD command completed" value="1"/>
      </value-group>
      <value-group name="STATUSA__BERR">
        <value name="0" caption="No bus error detected" value="0"/>
        <value name="1" caption="Bus error incurred while performing the DSU command." value="1"/>
      </value-group>
      <value-group name="STATUSA__PERR">
        <value name="0" caption="No protection error detected" value="0"/>
        <value name="1" caption="Invalid command written to TCTRL.CMD, partial write to the upper or lower bytes of TCTRL.CMD, or invalid key written to SAFEDOOR." value="1"/>
      </value-group>
      <value-group name="STATUSA__ROMCRC">
        <value name="0" caption="CRC is in progress" value="0"/>
        <value name="1" caption="CRC completed but failed indicating possible issue with the ROM content. System held in lockup state." value="1"/>
        <value name="2" caption="CRC completed and passed" value="2"/>
        <value name="3" caption="CRC never executed because user disabled CRC check through fuse settings." value="3"/>
      </value-group>
      <value-group name="STATUSA__CRSTEXT">
        <value name="0" caption="CPUx released from reset extension." value="0"/>
        <value name="1" caption="CPUx held in reset extension. Set on Cold-Plugging detection." value="1"/>
      </value-group>
      <value-group name="STATUSA__BREXT">
        <value name="0" caption="Boot ROM Phase Extension released for CPUx." value="0"/>
        <value name="1" caption="Boot ROM Phase Extension for CPUx. Set on Cold-Plugging detection." value="1"/>
      </value-group>
      <value-group name="STATUSB__BCCD">
        <value name="0" caption="BCCDx.DATA register was read from." value="0"/>
        <value name="1" caption="BCCDx.DATA register was written to." value="1"/>
      </value-group>
      <value-group name="STATUSB__DCCD">
        <value name="0" caption="DCCDx.DATA register was read from." value="0"/>
        <value name="1" caption="DCCDx.DATA register was written to." value="1"/>
      </value-group>
      <value-group name="STATUSB__DBGPRES">
        <value name="0" caption="No debugger detected" value="0"/>
        <value name="1" caption="Debugger probe detected" value="1"/>
      </value-group>
      <value-group name="STATUSB__HPS">
        <value name="0" caption="Hot-Plugging inactive" value="0"/>
        <value name="1" caption="Hot-Plugging active" value="1"/>
      </value-group>
      <value-group name="DAL__CPU0">
        <value name="SECURED" caption="Debugger targeting CPU0 domain can only access the DSU external address space otherwise debugger access is disabled" value="0"/>
        <value name="NS_DEBUG" caption="Debugger can access only non-secure regions" value="1"/>
        <value name="FULL_DEBUG" caption="Debugger can access secure and non-secure regions" value="2"/>
      </value-group>
      <value-group name="DAL__CPU">
        <value name="SECURED" caption="Debugger access is disabled" value="0"/>
        <value name="NS_DEBUG" caption="Debugger can access only non-secure regions" value="1"/>
        <value name="FULL_DEBUG" caption="Debugger has full access to debug CPUn" value="2"/>
        <value name="UNIMPLEMENTED" caption="Unimplemented CPU" value="3"/>
      </value-group>
      <value-group name="ENTRY0__EPRES">
        <value name="0" caption="Entry not present" value="0"/>
        <value name="1" caption="Entry present" value="1"/>
      </value-group>
      <value-group name="ENTRY0__FMT">
        <value name="0" caption="8-bit format" value="0"/>
        <value name="1" caption="32-bit format" value="1"/>
      </value-group>
      <value-group name="ENTRY1__EPRES">
        <value name="0" caption="Entry not present" value="0"/>
        <value name="1" caption="Entry present" value="1"/>
      </value-group>
      <value-group name="ENTRY1__FMT">
        <value name="0" caption="8-bit format" value="0"/>
        <value name="1" caption="32-bit format" value="1"/>
      </value-group>
      <value-group name="ENTRY2__EPRES">
        <value name="0" caption="Entry not present" value="0"/>
        <value name="1" caption="Entry present" value="1"/>
      </value-group>
      <value-group name="ENTRY2__FMT">
        <value name="0" caption="8-bit format" value="0"/>
        <value name="1" caption="32-bit format" value="1"/>
      </value-group>
      <value-group name="ENTRY3__EPRES">
        <value name="0" caption="Entry not present" value="0"/>
        <value name="1" caption="Entry present" value="1"/>
      </value-group>
      <value-group name="ENTRY3__FMT">
        <value name="0" caption="8-bit format" value="0"/>
        <value name="1" caption="32-bit format" value="1"/>
      </value-group>
      <value-group name="ENTRY4__EPRES">
        <value name="0" caption="Entry not present" value="0"/>
        <value name="1" caption="Entry present" value="1"/>
      </value-group>
      <value-group name="ENTRY4__FMT">
        <value name="0" caption="8-bit format" value="0"/>
        <value name="1" caption="32-bit format" value="1"/>
      </value-group>
      <value-group name="ENTRY5__EPRES">
        <value name="0" caption="Entry not present" value="0"/>
        <value name="1" caption="Entry present" value="1"/>
      </value-group>
      <value-group name="ENTRY5__FMT">
        <value name="0" caption="8-bit format" value="0"/>
        <value name="1" caption="32-bit format" value="1"/>
      </value-group>
      <value-group name="ENTRY6__EPRES">
        <value name="0" caption="Entry not present" value="0"/>
        <value name="1" caption="Entry present" value="1"/>
      </value-group>
      <value-group name="ENTRY6__FMT">
        <value name="0" caption="8-bit format" value="0"/>
        <value name="1" caption="32-bit format" value="1"/>
      </value-group>
      <value-group name="ENTRY7__EPRES">
        <value name="0" caption="Entry not present" value="0"/>
        <value name="1" caption="Entry present" value="1"/>
      </value-group>
      <value-group name="ENTRY7__FMT">
        <value name="0" caption="8-bit format" value="0"/>
        <value name="1" caption="32-bit format" value="1"/>
      </value-group>
      <value-group name="MEMTYPE__SYSMEM">
        <value name="0" caption="System memory not present on bus. This is a dedicated debug bus." value="0"/>
        <value name="1" caption="System memory is also present on this bus" value="1"/>
      </value-group>
    </module>
    <module name="DWT" id="SYSTEM_IP" version="1.0.0" caption="Data Watchpoint and Trace">
      <register-group name="COMPARATOR" size="0x10">
        <register name="DWT_COMP" offset="0x0" rw="RW" size="4" access-size="4" caption="DWT Comparator Register n">
          <bitfield name="VALUE" caption="Cycle/PC/data value or data address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DWT_FUNCTION" offset="0x8" rw="RW" size="4" access-size="4" caption="DWT Function Register x">
          <bitfield name="MATCH" caption="Match type" mask="0xF"/>
          <bitfield name="ACTION" caption="Action on match" mask="0x30"/>
          <bitfield name="DATAVSIZE" caption="Data value size" mask="0xC00"/>
          <bitfield name="MATCHED" caption="Comparator matched" mask="0x1000000"/>
          <bitfield name="ID" caption="Identify capability" mask="0xF8000000"/>
        </register>
      </register-group>
      <register-group name="DWT" caption="Data Watchpoint and Trace">
        <register name="DWT_CTRL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x0B000000" caption="DWT Control Register">
          <bitfield name="CYCCNTENA" caption="CYCCNT enable" mask="0x1"/>
          <bitfield name="POSTPRESET" caption="POSTCNT preset" mask="0x1E"/>
          <bitfield name="POSTINIT" caption="POSTCNT initial" mask="0x1E0"/>
          <bitfield name="CYCTAP" caption="Cycle count tap" mask="0x200"/>
          <bitfield name="SYNCTAP" caption="Synchronization tap" mask="0xC00"/>
          <bitfield name="PCSAMPLENA" caption="PC sample enable" mask="0x1000"/>
          <bitfield name="EXCTRCENA" caption="Exception trace enable" mask="0x10000"/>
          <bitfield name="CPIEVTENA" caption="CPI event enable" mask="0x20000"/>
          <bitfield name="EXCEVTENA" caption="Exception event enable" mask="0x40000"/>
          <bitfield name="SLEEPEVTENA" caption="Sleep event enable" mask="0x80000"/>
          <bitfield name="LSUEVTENA" caption="LSU event enable" mask="0x100000"/>
          <bitfield name="FOLDEVTENA" caption="Fold event enable" mask="0x200000"/>
          <bitfield name="CYCEVTENA" caption="Cycle event enable" mask="0x400000"/>
          <bitfield name="CYCDISS" caption="Cycle counter disabled secure" mask="0x800000"/>
          <bitfield name="NOPRFCNT" caption="No profile counters" mask="0x1000000"/>
          <bitfield name="NOCYCCNT" caption="No cycle count" mask="0x2000000"/>
          <bitfield name="NOEXTTRIG" caption="No external triggers" mask="0x4000000"/>
          <bitfield name="NOTRCPKT" caption="No trace packets" mask="0x8000000"/>
          <bitfield name="NUMCOMP" caption="Number of comparators" mask="0xF0000000"/>
        </register>
        <register name="DWT_PCSR" offset="0x1C" rw="R" size="4" access-size="4" caption="DWT Program Counter Sample Register">
          <bitfield name="EIASAMPLE" caption="Executed instruction address sample" mask="0xFFFFFFFF"/>
        </register>
        <register-group name="COMPARATOR" name-in-module="COMPARATOR" offset="0x020" size="0x10" count="2"/>
        <register name="DWT_LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="DWT Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="DWT_LAR__KEY"/>
        </register>
        <register name="DWT_LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="DWT Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="DWT_DEVARCH" offset="0xFBC" rw="R" size="4" access-size="4" initval="0x47701A02" caption="DWT Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="DWT_DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="DWT_PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="DWT_PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 5"/>
        <register name="DWT_PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 6"/>
        <register name="DWT_PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 7"/>
        <register name="DWT_PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="DWT_PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="DWT_PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="DWT_PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="DWT_CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="DWT Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DWT_CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="DWT Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="DWT_CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="DWT Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DWT_CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="DWT Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="DWT_LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="EIC" id="03706" name2="int_eic_u2804_v1" version="1b0" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="CKSEL" caption="Clock Selection" mask="0x10" values="CTRLA__CKSEL"/>
        </register>
        <register name="NMICTRL" offset="0x1" rw="RW" size="1" initval="0x00" caption="Non-Maskable Interrupt Control">
          <bitfield name="NMISENSE" caption="Non-Maskable Interrupt Sense Configuration" mask="0x7" values="NMICTRL__NMISENSE"/>
          <bitfield name="NMIFILTEN" caption="Non-Maskable Interrupt Filter Enable" mask="0x8"/>
          <bitfield name="NMIASYNCH" caption="Asynchronous Edge Detection Mode" mask="0x10" values="NMICTRL__NMIASYNCH"/>
        </register>
        <register name="NMIFLAG" offset="0x2" rw="RW" size="2" atomic-op="clear:NMIFLAG" initval="0x0000" caption="Non-Maskable Interrupt Flag Status and Clear">
          <bitfield name="NMI" caption="Non-Maskable Interrupt" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy Status" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy Status" mask="0x2"/>
        </register>
        <register name="EVCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EXTINTEO" caption="External Interrupt Event Output Enable" mask="0xFFFF"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="EXTINT" caption="External Interrupt Enable" mask="0xFFFF"/>
          <bitfield name="NSCHK" caption="Non-secure Check Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="EXTINT" caption="External Interrupt Enable" mask="0xFFFF"/>
          <bitfield name="NSCHK" caption="Non-secure Check Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="EXTINT" caption="External Interrupt" mask="0xFFFF"/>
          <bitfield name="NSCHK" caption="Non-secure Check Interrupt" mask="0x80000000"/>
        </register>
        <register name="ASYNCH" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Asynchronous Mode">
          <bitfield name="ASYNCH" caption="Asynchronous Edge Detection Mode" mask="0xFFFF" values="ASYNCH__ASYNCH"/>
        </register>
        <register name="CONFIG" offset="0x1C" rw="RW" size="4" count="2" initval="0x00000000" caption="External Interrupt Sense Configuration">
          <bitfield name="SENSE0" caption="Input Sense Configuration 0" mask="0x7" values="CONFIG__SENSE0"/>
          <bitfield name="FILTEN0" caption="Filter Enable 0" mask="0x8"/>
          <bitfield name="SENSE1" caption="Input Sense Configuration 1" mask="0x70" values="CONFIG__SENSE1"/>
          <bitfield name="FILTEN1" caption="Filter Enable 1" mask="0x80"/>
          <bitfield name="SENSE2" caption="Input Sense Configuration 2" mask="0x700" values="CONFIG__SENSE2"/>
          <bitfield name="FILTEN2" caption="Filter Enable 2" mask="0x800"/>
          <bitfield name="SENSE3" caption="Input Sense Configuration 3" mask="0x7000" values="CONFIG__SENSE3"/>
          <bitfield name="FILTEN3" caption="Filter Enable 3" mask="0x8000"/>
          <bitfield name="SENSE4" caption="Input Sense Configuration 4" mask="0x70000" values="CONFIG__SENSE4"/>
          <bitfield name="FILTEN4" caption="Filter Enable 4" mask="0x80000"/>
          <bitfield name="SENSE5" caption="Input Sense Configuration 5" mask="0x700000" values="CONFIG__SENSE5"/>
          <bitfield name="FILTEN5" caption="Filter Enable 5" mask="0x800000"/>
          <bitfield name="SENSE6" caption="Input Sense Configuration 6" mask="0x7000000" values="CONFIG__SENSE6"/>
          <bitfield name="FILTEN6" caption="Filter Enable 6" mask="0x8000000"/>
          <bitfield name="SENSE7" caption="Input Sense Configuration 7" mask="0x70000000" values="CONFIG__SENSE7"/>
          <bitfield name="FILTEN7" caption="Filter Enable 7" mask="0x80000000"/>
        </register>
        <register name="DEBOUNCEN" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Debouncer Enable">
          <bitfield name="DEBOUNCEN" caption="Debouncer Enable" mask="0xFFFF"/>
        </register>
        <register name="DPRESCALER" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Debouncer Prescaler">
          <bitfield name="PRESCALER0" caption="Debouncer Prescaler" mask="0x7" values="DPRESCALER__PRESCALER"/>
          <bitfield name="STATES0" caption="Debouncer number of states" mask="0x8" values="DPRESCALER__STATES"/>
          <bitfield name="PRESCALER1" caption="Debouncer Prescaler" mask="0x70" values="DPRESCALER__PRESCALER"/>
          <bitfield name="STATES1" caption="Debouncer number of states" mask="0x80" values="DPRESCALER__STATES"/>
          <bitfield name="TICKON" caption="Pin Sampler frequency selection" mask="0x10000" values="DPRESCALER__TICKON"/>
        </register>
        <register name="PINSTATE" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Pin State">
          <bitfield name="PINSTATE" caption="Pin State" mask="0xFFFF"/>
        </register>
        <register name="NSCHK" offset="0x3C" rw="RW" size="4" initval="0x00000000" caption="Non-secure Interrupt Check Enable">
          <bitfield name="EXTINT" caption="External Interrupt Nonsecure Check Enable" mask="0xFFFF"/>
          <bitfield name="NMI" caption="Non-Maskable External Interrupt Nonsecure Check Enable" mask="0x80000000"/>
        </register>
        <register name="NONSEC" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Non-secure Interrupt">
          <bitfield name="EXTINT" caption="External Interrupt Nonsecure Enable" mask="0xFFFF"/>
          <bitfield name="NMI" caption="Non-Maskable Interrupt Nonsecure Enable" mask="0x80000000"/>
        </register>
      </register-group>
      <value-group name="CTRLA__CKSEL">
        <value name="CLK_GCLK" caption="Clocked by GCLK" value="0"/>
        <value name="CLK_ULP32K" caption="Clocked by ULP32K" value="1"/>
      </value-group>
      <value-group name="NMICTRL__NMISENSE">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising-edge detection" value="1"/>
        <value name="FALL" caption="Falling-edge detection" value="2"/>
        <value name="BOTH" caption="Both-edges detection" value="3"/>
        <value name="HIGH" caption="High-level detection" value="4"/>
        <value name="LOW" caption="Low-level detection" value="5"/>
      </value-group>
      <value-group name="NMICTRL__NMIASYNCH">
        <value name="SYNC" caption="Edge detection is clock synchronously operated" value="0"/>
        <value name="ASYNC" caption="Edge detection is clock asynchronously operated" value="1"/>
      </value-group>
      <value-group name="ASYNCH__ASYNCH">
        <value name="SYNC" caption="EIC_EXTINTx edge detection is synchronously operated" value="0"/>
        <value name="ASYNC" caption="EIC_EXTINTx edge detection is asynchronously operated" value="1"/>
      </value-group>
      <value-group name="CONFIG__SENSE0">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE1">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE2">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE3">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE4">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE5">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE6">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE7">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="DPRESCALER__PRESCALER">
        <value name="DIV2" caption="EIC clock divided by 2" value="0"/>
        <value name="DIV4" caption="EIC clock divided by 4" value="1"/>
        <value name="DIV8" caption="EIC clock divided by 8" value="2"/>
        <value name="DIV16" caption="EIC clock divided by 16" value="3"/>
        <value name="DIV32" caption="EIC clock divided by 32" value="4"/>
        <value name="DIV64" caption="EIC clock divided by 64" value="5"/>
        <value name="DIV128" caption="EIC clock divided by 128" value="6"/>
        <value name="DIV256" caption="EIC clock divided by 256" value="7"/>
      </value-group>
      <value-group name="DPRESCALER__STATES">
        <value name="LFREQ3" caption="3 low frequency samples" value="0"/>
        <value name="LFREQ7" caption="7 low frequency samples" value="1"/>
      </value-group>
      <value-group name="DPRESCALER__TICKON">
        <value name="CLK_GCLK_EIC" caption="Bounce sampler is using GCLK_EIC" value="0"/>
        <value name="CLK_LFREQ" caption="Bounce sampler is using Low Frequency Clock" value="1"/>
      </value-group>
    </module>
    <module name="EVSYS" id="03601" name2="ptg_evsys_u2504_v2" version="2b0" caption="Event System Interface">
      <register-group name="CHANNEL" size="0x8">
        <register name="CHANNEL" offset="0x0" rw="RW" size="4" initval="0x00008000" caption="Channel n Control">
          <bitfield name="EVGEN" caption="Event Generator Selection" mask="0x7F"/>
          <bitfield name="PATH" caption="Path Selection" mask="0x300" values="CHANNEL__PATH"/>
          <bitfield name="EDGSEL" caption="Edge Detection Selection" mask="0xC00" values="CHANNEL__EDGSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in standby" mask="0x4000"/>
          <bitfield name="ONDEMAND" caption="Generic Clock On Demand" mask="0x8000"/>
        </register>
        <register name="CHINTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:CHINTENCLR" initval="0x00" caption="Channel n Interrupt Enable Clear">
          <bitfield name="OVR" caption="Channel Overrun Interrupt Disable" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected Interrupt Disable" mask="0x2"/>
        </register>
        <register name="CHINTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:CHINTENSET" initval="0x00" caption="Channel n Interrupt Enable Set">
          <bitfield name="OVR" caption="Channel Overrun Interrupt Enable" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected Interrupt Enable" mask="0x2"/>
        </register>
        <register name="CHINTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:CHINTFLAG" initval="0x00" caption="Channel n Interrupt Flag Status and Clear">
          <bitfield name="OVR" caption="Channel Overrun" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected" mask="0x2"/>
        </register>
        <register name="CHSTATUS" offset="0x7" rw="R" size="1" initval="0x01" caption="Channel n Status">
          <bitfield name="RDYUSR" caption="Ready User" mask="0x1"/>
          <bitfield name="BUSYCH" caption="Busy Channel" mask="0x2"/>
        </register>
      </register-group>
      <register-group name="EVSYS" caption="Event System Interface">
        <register name="CTRLA" offset="0x0" rw="W" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
        </register>
        <register name="SWEVT" offset="0x4" rw="W" size="4" initval="0x00000000" caption="Software Event">
          <bitfield name="CHANNEL0" caption="Channel 0 Software Selection" mask="0x1"/>
          <bitfield name="CHANNEL1" caption="Channel 1 Software Selection" mask="0x2"/>
          <bitfield name="CHANNEL2" caption="Channel 2 Software Selection" mask="0x4"/>
          <bitfield name="CHANNEL3" caption="Channel 3 Software Selection" mask="0x8"/>
          <bitfield name="CHANNEL4" caption="Channel 4 Software Selection" mask="0x10"/>
          <bitfield name="CHANNEL5" caption="Channel 5 Software Selection" mask="0x20"/>
          <bitfield name="CHANNEL6" caption="Channel 6 Software Selection" mask="0x40"/>
          <bitfield name="CHANNEL7" caption="Channel 7 Software Selection" mask="0x80"/>
          <bitfield name="CHANNEL8" caption="Channel 8 Software Selection" mask="0x100"/>
          <bitfield name="CHANNEL9" caption="Channel 9 Software Selection" mask="0x200"/>
          <bitfield name="CHANNEL10" caption="Channel 10 Software Selection" mask="0x400"/>
          <bitfield name="CHANNEL11" caption="Channel 11 Software Selection" mask="0x800"/>
        </register>
        <register name="PRICTRL" offset="0x8" rw="RW" size="1" initval="0x00" caption="Priority Control">
          <bitfield name="PRI" caption="Channel Priority Number" mask="0xF"/>
          <bitfield name="RREN" caption="Round-Robin Scheduling Enable" mask="0x80"/>
        </register>
        <register name="INTPEND" offset="0x10" rw="RW" size="2" initval="0x4000" caption="Channel Pending Interrupt">
          <bitfield name="ID" caption="Channel ID" mask="0xF"/>
          <bitfield name="OVR" caption="Channel Overrun" mask="0x100"/>
          <bitfield name="EVD" caption="Channel Event Detected" mask="0x200"/>
          <bitfield name="READY" caption="Ready" mask="0x4000"/>
          <bitfield name="BUSY" caption="Busy" mask="0x8000"/>
        </register>
        <register name="INTSTATUS" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Interrupt Status">
          <bitfield name="CHINT0" caption="Channel 0 Pending Interrupt" mask="0x1"/>
          <bitfield name="CHINT1" caption="Channel 1 Pending Interrupt" mask="0x2"/>
          <bitfield name="CHINT2" caption="Channel 2 Pending Interrupt" mask="0x4"/>
          <bitfield name="CHINT3" caption="Channel 3 Pending Interrupt" mask="0x8"/>
          <bitfield name="CHINT4" caption="Channel 4 Pending Interrupt" mask="0x10"/>
          <bitfield name="CHINT5" caption="Channel 5 Pending Interrupt" mask="0x20"/>
          <bitfield name="CHINT6" caption="Channel 6 Pending Interrupt" mask="0x40"/>
          <bitfield name="CHINT7" caption="Channel 7 Pending Interrupt" mask="0x80"/>
          <bitfield name="CHINT8" caption="Channel 8 Pending Interrupt" mask="0x100"/>
          <bitfield name="CHINT9" caption="Channel 9 Pending Interrupt" mask="0x200"/>
          <bitfield name="CHINT10" caption="Channel 10 Pending Interrupt" mask="0x400"/>
          <bitfield name="CHINT11" caption="Channel 11 Pending Interrupt" mask="0x800"/>
        </register>
        <register name="BUSYCH" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Busy Channels">
          <bitfield name="BUSYCH0" caption="Busy Channel 0" mask="0x1"/>
          <bitfield name="BUSYCH1" caption="Busy Channel 1" mask="0x2"/>
          <bitfield name="BUSYCH2" caption="Busy Channel 2" mask="0x4"/>
          <bitfield name="BUSYCH3" caption="Busy Channel 3" mask="0x8"/>
          <bitfield name="BUSYCH4" caption="Busy Channel 4" mask="0x10"/>
          <bitfield name="BUSYCH5" caption="Busy Channel 5" mask="0x20"/>
          <bitfield name="BUSYCH6" caption="Busy Channel 6" mask="0x40"/>
          <bitfield name="BUSYCH7" caption="Busy Channel 7" mask="0x80"/>
          <bitfield name="BUSYCH8" caption="Busy Channel 8" mask="0x100"/>
          <bitfield name="BUSYCH9" caption="Busy Channel 9" mask="0x200"/>
          <bitfield name="BUSYCH10" caption="Busy Channel 10" mask="0x400"/>
          <bitfield name="BUSYCH11" caption="Busy Channel 11" mask="0x800"/>
        </register>
        <register name="READYUSR" offset="0x1C" rw="R" size="4" initval="0x00000FFF" caption="Ready Users">
          <bitfield name="READYUSR0" caption="Ready User for Channel 0" mask="0x1"/>
          <bitfield name="READYUSR1" caption="Ready User for Channel 1" mask="0x2"/>
          <bitfield name="READYUSR2" caption="Ready User for Channel 2" mask="0x4"/>
          <bitfield name="READYUSR3" caption="Ready User for Channel 3" mask="0x8"/>
          <bitfield name="READYUSR4" caption="Ready User for Channel 4" mask="0x10"/>
          <bitfield name="READYUSR5" caption="Ready User for Channel 5" mask="0x20"/>
          <bitfield name="READYUSR6" caption="Ready User for Channel 6" mask="0x40"/>
          <bitfield name="READYUSR7" caption="Ready User for Channel 7" mask="0x80"/>
          <bitfield name="READYUSR8" caption="Ready User for Channel 8" mask="0x100"/>
          <bitfield name="READYUSR9" caption="Ready User for Channel 9" mask="0x200"/>
          <bitfield name="READYUSR10" caption="Ready User for Channel 10" mask="0x400"/>
          <bitfield name="READYUSR11" caption="Ready User for Channel 11" mask="0x800"/>
        </register>
        <register-group name="CHANNEL" name-in-module="CHANNEL" offset="0x020" size="0x8" count="12"/>
        <register name="USER" offset="0x120" rw="RW" size="1" count="62" initval="0x00" caption="User Multiplexer n">
          <bitfield name="CHANNEL" caption="Channel Event Selection" mask="0xF"/>
        </register>
      </register-group>
      <value-group name="CHANNEL__PATH">
        <value name="ASYNCHRONOUS" caption="Asynchronous path" value="0x0"/>
        <value name="RESYNCHRONIZED" caption="Resynchronized path" value="0x1"/>
      </value-group>
      <value-group name="CHANNEL__EDGSEL">
        <value name="NO_EVT_OUTPUT" caption="No event output when using the resynchronized or synchronous path" value="0"/>
        <value name="RISING_EDGE" caption="Event detection only on the rising edge of the signal from the event generator when using the resynchronized or synchronous path" value="1"/>
        <value name="FALLING_EDGE" caption="Event detection only on the falling edge of the signal from the event generator when using the resynchronized or synchronous path" value="2"/>
        <value name="BOTH_EDGES" caption="Event detection on rising and falling edges of the signal from the event generator when using the resynchronized or synchronous path" value="3"/>
      </value-group>
    </module>
    <module name="FCR" id="04972" name2="pfm_ctrlr_apb_v2" version="2a0" caption="Polaris Flash Read Controller">
      <register-group name="FCR" caption="Polaris Flash Read Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00008000" caption="CTRL A REGISTER">
          <bitfield name="PRIV" caption="Privileged Access Only" mask="0x4" values="CTRLA__PRIV"/>
          <bitfield name="FWS" caption="Flash Access Time Defined in terms of AHB Clock Wait States" mask="0xF00" values="CTRLA__FWS"/>
          <bitfield name="ADRWS" caption="Address Wait State Enable" mask="0x4000" values="CTRLA__ADRWS"/>
          <bitfield name="AUTOWS" caption="Automatic Wait State Enable." mask="0x8000" values="CTRLA__AUTOWS"/>
          <bitfield name="RDBUFWS" caption="Read Buffer Wait StatesPer AHB port control of deterministic or zero wait state read buffer access." mask="0x10000" values="CTRLA__RDBUFWS"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="CTRL B REGISTER">
          <bitfield name="PRM" caption="Set NVM Power Reduction Mode" mask="0x1" values="CTRLB__PRM"/>
          <bitfield name="CHEINV" caption="Cache InvalidateCache invalidation takes 1 clock cycle, but may be delayed by an active read." mask="0x80" values="CTRLB__CHEINV"/>
          <bitfield name="SLP" caption="NVM Power Reduction Mode selection during System Standby Sleep" mask="0x300" values="CTRLB__SLP"/>
          <bitfield name="CHEDIS" caption="Cache Disable" mask="0x10000" values="CTRLB__CHEDIS"/>
          <bitfield name="PREFDIS" caption="Prefetch Disable" mask="0x20000" values="CTRLB__PREFDIS"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear REGISTER">
          <bitfield name="SERR" caption="Flash SEC Interrupt Clear Enable" mask="0x1" values="INTENCLR__SERR"/>
          <bitfield name="CRCDONE" caption="CRC Calculation Done Clear Enable" mask="0x100" values="INTENCLR__CRCDONE"/>
          <bitfield name="CRCERR" caption="CRC Error Clear Enable" mask="0x200" values="INTENCLR__CRCERR"/>
          <bitfield name="FLTCAP" caption="ECC Fault Capture Clear Enable" mask="0x10000" values="INTENCLR__FLTCAP"/>
        </register>
        <register name="INTENSET" offset="0xC" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable SET REGISTER">
          <bitfield name="SERR" caption="Flash SEC Interrupt Set Enable" mask="0x1" values="INTENSET__SERR"/>
          <bitfield name="CRCDONE" caption="CRC Calculation Done Set Enable" mask="0x100" values="INTENSET__CRCDONE"/>
          <bitfield name="CRCERR" caption="CRC Error Set Enable" mask="0x200" values="INTENSET__CRCERR"/>
          <bitfield name="FLTCAP" caption="ECC Fault Capture Set Enable" mask="0x10000" values="INTENSET__FLTCAP"/>
        </register>
        <register name="INTFLAG" offset="0x10" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag REGISTER">
          <bitfield name="SERR" caption="Flash SEC Interrupt Flag" mask="0x1" values="INTFLAG__SERR"/>
          <bitfield name="CRCDONE" caption="CRC Calculation Done Flag" mask="0x100" values="INTFLAG__CRCDONE"/>
          <bitfield name="CRCERR" caption="CRC Error Flag" mask="0x200" values="INTFLAG__CRCERR"/>
          <bitfield name="FLTCAP" caption="ECC Fault Capture Flag" mask="0x10000" values="INTFLAG__FLTCAP"/>
        </register>
        <register name="INTFLAGSET" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="Interrupt Flag Set REGISTER">
          <bitfield name="SERR" caption="Flash SEC Interrupt Flag" mask="0x1" values="INTFLAGSET__SERR"/>
          <bitfield name="CRCDONE" caption="CRC Calculation Done Flag" mask="0x100" values="INTFLAGSET__CRCDONE"/>
          <bitfield name="CRCERR" caption="CRC Error Flag" mask="0x200" values="INTFLAGSET__CRCERR"/>
          <bitfield name="FLTCAP" caption="ECC Fault Capture Flag" mask="0x10000" values="INTFLAGSET__FLTCAP"/>
        </register>
        <register name="STATUS" offset="0x18" rw="R" size="4" initval="0xE0000000" caption="Status REGISTER">
          <bitfield name="PRM" caption="NVM Power Reduction Mode Status" mask="0x1" values="STATUS__PRM"/>
        </register>
        <register name="DBGCTRL" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Debug Control CTRL REGISTER">
          <bitfield name="CRCRUN" caption="CRC Debug Run Enable" mask="0x1" values="DBGCTRL__CRCRUN"/>
          <bitfield name="DBGECC" caption="Debug ECC ModeECC errors from debugger reads are:" mask="0x6" values="DBGCTRL__DBGECC"/>
        </register>
        <register name="ECCCTRL" offset="0x20" rw="RW" size="4" initval="0x00000040" caption="ECC Control REGISTER">
          <bitfield name="ECCCTL" caption="NVM ECC Mode Control - restricts one or more NVMOPs" mask="0x30" values="ECCCTRL__ECCCTL"/>
          <bitfield name="ECCUNLCK" caption="NVM ECC Mode Control Unlock" mask="0x40" values="ECCCTRL__ECCUNLCK"/>
          <bitfield name="SECCNT" caption="Flash SEC Count" mask="0xFF00"/>
        </register>
        <register name="CRCCTRL" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="CRC Control REGISTER">
          <bitfield name="CRCRST" caption="CRC Reset" mask="0x1" values="CRCCTRL__CRCRST"/>
          <bitfield name="CRCEN" caption="Start CRC Calculation" mask="0x2" values="CRCCTRL__CRCEN"/>
          <bitfield name="RUNSTDBY" caption="CRC Run in Standby" mask="0x20" values="CRCCTRL__RUNSTDBY"/>
        </register>
        <register name="CRCMODE" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="CRC MODE REGISTER">
          <bitfield name="PLEN32" caption="Polynomial Length Select" mask="0x1000" values="CRCMODE__PLEN32"/>
          <bitfield name="AUTOR" caption="CRC Auto Repeat" mask="0x2000" values="CRCMODE__AUTOR"/>
          <bitfield name="ROUT" caption="CRC Reflected Output" mask="0x4000" values="CRCMODE__ROUT"/>
          <bitfield name="RIN" caption="CRC Reflected Input" mask="0x8000" values="CRCMODE__RIN"/>
          <bitfield name="PERIOD" caption="Read Period in PerCLK counts" mask="0xFFF0000"/>
        </register>
        <register name="CRCPAUSE" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="CRC Pause REGISTER">
          <bitfield name="PAUSE" caption="CRC Pause" mask="0x1" values="CRCPAUSE__PAUSE"/>
        </register>
        <register name="CRCMADR" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="CRC Message Address REGISTER">
          <bitfield name="CRCMADR" caption="Message Start Address in Flash" mask="0xFFFFFFF"/>
        </register>
        <register name="CRCMLEN" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="CRC Message Length REGISTER">
          <bitfield name="CRCMLEN" caption="Message Length in Bytes" mask="0xFFFFF"/>
        </register>
        <register name="CRCIV" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="CRC Initial Value REGISTER">
          <bitfield name="CRCIV" caption="CRC Initial Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCACC" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="CRC Accumulator REGISTER">
          <bitfield name="CRCACC" caption="CRC Accumulator Result" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCPOLY" offset="0x40" rw="RW" size="4" initval="0x00000001" caption="CRC Polynomial REGISTER">
          <bitfield name="CRCPOLY" caption="CRC Polynomial Coefficients for LFSR" mask="0xFFFFFFFF" values="CRCPOLY__CRCPOLY"/>
        </register>
        <register name="CRCFXOR" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="CRC Final XOR REGISTER">
          <bitfield name="CRCFXOR" caption="CRC Final XOR" mask="0xFFFFFFFF" values="CRCFXOR__CRCFXOR"/>
        </register>
        <register name="CRCSUM" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="CRC CheckSUM REGISTER">
          <bitfield name="CRCSUM" caption="CRC Checksum" mask="0xFFFFFFFF"/>
        </register>
        <register name="FFLTCTRL" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="Flash ECC Fault Control REGISTER">
          <bitfield name="FLTRST" caption="Fault Reset" mask="0x1" values="FFLTCTRL__FLTRST"/>
          <bitfield name="FLTEN" caption="ECC Fault Enable bit" mask="0x2" values="FFLTCTRL__FLTEN"/>
        </register>
        <register name="FFLTMODE" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Flash ECC Fault Mode REGISTER">
          <bitfield name="CTLFLT" caption="ECC/Parity Control Fault bits" mask="0x700" values="FFLTMODE__CTLFLT"/>
          <bitfield name="FLTMD" caption="Fault Mode Control" mask="0x7000" values="FFLTMODE__FLTMD"/>
        </register>
        <register name="FFLTPTR" offset="0x54" rw="RW" size="4" initval="0x00000000" caption="Flash ECC Fault Pointer REGISTER">
          <bitfield name="FLTPTR1" caption="Fault 1 Injection Pointer" mask="0xFF"/>
          <bitfield name="FLTPTR2" caption="Fault 2 Injection Pointer" mask="0xFF0000"/>
        </register>
        <register name="FFLTADR" offset="0x58" rw="RW" size="4" initval="0x00000000" caption="Flash ECC Fault Address REGISTER">
          <bitfield name="FLTADR" caption="Fault Injection Address" mask="0xFFFFFFF"/>
        </register>
        <register name="FFLTCAP" offset="0x5C" rw="R" size="4" initval="0x00000000" caption="Flash ECC Fault Capture Address REGISTER">
          <bitfield name="FLTADR" caption="Fault Capture Address" mask="0xFFFFFFF"/>
        </register>
        <register name="FFLTPAR" offset="0x60" rw="R" size="4" initval="0x00000000" caption="Flash ECC Fault Parity REGISTER">
          <bitfield name="SECIN" caption="The Single Error Parity bits from Flash" mask="0xFF"/>
          <bitfield name="DEDIN" caption="The Overall Parity from Flash" mask="0x8000"/>
          <bitfield name="SECOUT" caption="The Calculated Single Error Parity bits" mask="0xFF0000"/>
          <bitfield name="DEDOUT" caption="The Calculated Overall Parity used in Double Error Detection" mask="0x80000000"/>
        </register>
        <register name="FFLTSYN" offset="0x64" rw="R" size="4" initval="0x00000000" caption="Flash ECC Fault Syndrome REGISTER">
          <bitfield name="SECSYN" caption="Single Error Correction Syndrome" mask="0xFF"/>
          <bitfield name="DEDSYN" caption="DED Syndrome" mask="0x8000" values="FFLTSYN__DEDSYN"/>
          <bitfield name="DSERR" caption="Double Error Detected &amp; Single Error Corrected" mask="0x30000" values="FFLTSYN__DSERR"/>
          <bitfield name="CERR" caption="ECC Control bit Error" mask="0x40000" values="FFLTSYN__CERR"/>
          <bitfield name="CTLSTAT" caption="Parity vs ECC Control Status" mask="0x7000000" values="FFLTSYN__CTLSTAT"/>
          <bitfield name="PERR" caption="Per Word (n=3:0) Parity Error Status" mask="0xF0000000" values="FFLTSYN__PERR"/>
        </register>
        <register name="CRP" offset="0x68" rw="RW" size="4" initval="0x00C20000" caption="CFM Page Read Protection REGISTER (CFM8)">
          <bitfield name="BC1ARP" caption="Panel 1 Read Protect BootCfg1A" mask="0x1" values="CRP__BC1ARP"/>
          <bitfield name="UO1RP" caption="Panel 1 Read Protect UserOTP1" mask="0x2" values="CRP__UO1RP"/>
          <bitfield name="BC1RP" caption="Panel 1 Read Protect BootCfg1" mask="0x4" values="CRP__BC1RP"/>
          <bitfield name="RCRP" caption="Panel 1 Read Protect ROMCfg" mask="0x8" values="CRP__RCRP"/>
          <bitfield name="VSSRP0" caption="Panel 1 Read Protect VSSn" mask="0x10" values="CRP__VSSRP"/>
          <bitfield name="VSSRP1" caption="Panel 1 Read Protect VSSn" mask="0x20" values="CRP__VSSRP"/>
          <bitfield name="TRP" caption="Panel 1 Read Protect Test" mask="0x40" values="CRP__TRP"/>
          <bitfield name="CORP" caption="Panel 1 Read Protect CalOTP" mask="0x80" values="CRP__CORP"/>
          <bitfield name="BC1ARPLOCK" caption="Panel 1 Lock Read Protection BootCfg1A" mask="0x10000" values="CRP__BC1ARPLOCK"/>
          <bitfield name="UO1RPLOCK" caption="Panel 1 Lock Read Protection UserOTP1" mask="0x20000" values="CRP__UO1RPLOCK"/>
          <bitfield name="BC1RPLOCK" caption="Panel 1 Lock Read Protection BootCfg1" mask="0x40000" values="CRP__BC1RPLOCK"/>
          <bitfield name="RCRPLOCK" caption="Panel 1 Lock Read Protection ROMCfg" mask="0x80000" values="CRP__RCRPLOCK"/>
          <bitfield name="VSSRPLOCK0" caption="Panel 1 Lock Read Protection VSSn" mask="0x100000" values="CRP__VSSRPLOCK"/>
          <bitfield name="VSSRPLOCK1" caption="Panel 1 Lock Read Protection VSSn" mask="0x200000" values="CRP__VSSRPLOCK"/>
          <bitfield name="TRPLOCK" caption="Panel 1 Lock Read Protection Test" mask="0x400000" values="CRP__TRPLOCK"/>
          <bitfield name="CORPLOCK" caption="Panel 1 Lock Read Protection CalOTP" mask="0x800000" values="CRP__CORPLOCK"/>
        </register>
      </register-group>
      <value-group name="CTRLA__PRIV">
        <value name="DISABLE" caption="Macro register accessible in privileged and unprivileged accesses." value="0"/>
        <value name="ENABLE" caption="Macro registers only accessible in privileged accesses" value="1"/>
      </value-group>
      <value-group name="CTRLA__FWS">
        <value name="0" caption="Zero Wait States" value="0"/>
        <value name="1" caption="One Wait State" value="1"/>
        <value name="14" caption="Fourteen Wait States" value="14"/>
        <value name="15" caption="Fifteen Wait States" value="15"/>
      </value-group>
      <value-group name="CTRLA__ADRWS">
        <value name="ZERO" caption="Add 0 Address Wait States - allowing for higher performance at lower clock frequencies" value="0"/>
        <value name="ONE" caption="Add 1 Address Wait State - allowing for higher clock frequencies" value="1"/>
      </value-group>
      <value-group name="CTRLA__AUTOWS">
        <value name="DISABLE" caption="Use FWS: Total flash wait states are ADRWS + FWS" value="0"/>
        <value name="ENABLE" caption="Use Automatic wait states: Total flash wait states are ADRWS + Taws" value="1"/>
      </value-group>
      <value-group name="CTRLA__RDBUFWS">
        <value name="ZEROWS" caption="0 Wait States" value="0"/>
        <value name="DETERMINISTIC" caption="ADRWS + FWS wait state for hits to AHB read buffer" value="1"/>
      </value-group>
      <value-group name="CTRLB__PRM">
        <value name="NONE" caption="No Action" value="0"/>
        <value name="TOGGLE" caption="Toggle the Flash Power Mode" value="1"/>
      </value-group>
      <value-group name="CTRLB__CHEINV">
        <value name="NONE" caption="No Action" value="0"/>
        <value name="INV" caption="Invalidate Cache" value="1"/>
      </value-group>
      <value-group name="CTRLB__SLP">
        <value name="MANUAL" caption="Maintain state of STATUS.PRM on entry to Standby" value="0"/>
        <value name="RSVD01" caption="RSVD" value="1"/>
        <value name="AUTOFAST" caption="Enter Flash Hibernate on entry to Standby w/ wakeup to Auto Standby" value="2"/>
        <value name="AUTOSLOW" caption="Enter Flash Hibernate on entry to Standby w/ wakeup on first access" value="3"/>
      </value-group>
      <value-group name="CTRLB__CHEDIS">
        <value name="ENABLE" caption="Cache Enabled; Accesses to flash use AUTOWS/FSW selection." value="0"/>
        <value name="DISABLE" caption="Cache Disabled; Interface uses RDBUFWS selection." value="1"/>
      </value-group>
      <value-group name="CTRLB__PREFDIS">
        <value name="ENABLE" caption="Predictive Prefetch Enabled" value="0"/>
        <value name="DISABLE" caption="Predictive Prefetch Disabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__SERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__CRCDONE">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__CRCERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__FLTCAP">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__SERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__CRCDONE">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__CRCERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__FLTCAP">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTFLAG__SERR">
        <value name="0" caption="No Interrupt Pending" value="0"/>
        <value name="1" caption="SECCNT Count reached" value="1"/>
      </value-group>
      <value-group name="INTFLAG__CRCDONE">
        <value name="0" caption="No Interrupt Pending" value="0"/>
        <value name="1" caption="Calculation Done" value="1"/>
      </value-group>
      <value-group name="INTFLAG__CRCERR">
        <value name="0" caption="No Interrupt Pending" value="0"/>
        <value name="1" caption="CRCACC Is Not Equal to the XOR of CRCSUM and CRCFXOR" value="1"/>
      </value-group>
      <value-group name="INTFLAG__FLTCAP">
        <value name="0" caption="No Interrupt Pending" value="0"/>
        <value name="1" caption="An ECC Fault Capture, related to FLTMD[], occurred" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__SERR">
        <value name="0" caption="No Interrupt Pending" value="0"/>
        <value name="1" caption="SECCNT Count reached" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__CRCDONE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__CRCERR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__FLTCAP">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="STATUS__PRM">
        <value name="0" caption="Flash is Ready (for read or NVMOP)" value="0"/>
        <value name="1" caption="Flash is Powered Down and wakes on first access (read or NVMOP)" value="1"/>
      </value-group>
      <value-group name="DBGCTRL__CRCRUN">
        <value name="HALT" caption="CRC Logic Halts in Debug Mode" value="0"/>
        <value name="RUN" caption="CRC Logic Runs in Debug Mode." value="1"/>
      </value-group>
      <value-group name="DBGCTRL__DBGECC">
        <value name="NOERR" caption="Corrected per ECCCTRL; No Bus ERR; INTFLAG, SEC counter, and FLT logic are not updated." value="0"/>
        <value name="DISABLE" caption="Not corrected; No Bus Error; INTFLAG, SEC counter, and FLT logic are not updated." value="1"/>
        <value name="ENABLE" caption="Corrected per ECCCTRL; Bus Error, INTFLAG, SEC counter, and FLT logic operates as setup." value="2"/>
        <value name="RSVD11" caption="Don't use but same as 01 (DISABLE)" value="3"/>
      </value-group>
      <value-group name="ECCCTRL__ECCCTL">
        <value name="STRICT" caption="ECC Writes with ECC Reads (NVMOP = Single Program Operation disabled)" value="0"/>
        <value name="DYNAMIC" caption="Dynamic Writes with Dynamic Reads" value="1"/>
        <value name="ECC" caption="ECC Writes with Dynamic Reads (NVMOP = Single Program Operation disabled)" value="2"/>
        <value name="DISABLE" caption="Dynamic Writes with No Error Check Reads" value="3"/>
      </value-group>
      <value-group name="ECCCTRL__ECCUNLCK">
        <value name="LOCKED" caption="ECCUNLCK and ECCCTL[1:0] cannot be written" value="0"/>
        <value name="UNLOCKED" caption="ECCUNLCK and ECCCTL[1:0] can be written" value="1"/>
      </value-group>
      <value-group name="CRCCTRL__CRCRST">
        <value name="NONE" caption="No Action" value="0"/>
        <value name="RESET" caption="Resets all CRC SFR bits." value="1"/>
      </value-group>
      <value-group name="CRCCTRL__CRCEN">
        <value name="DISABLE" caption="Stops CRC calculation." value="0"/>
        <value name="ENABLE" caption="CRC Calculation Enabled (w/ start on write to 1)." value="1"/>
      </value-group>
      <value-group name="CRCCTRL__RUNSTDBY">
        <value name="HALT" caption="CRC Halts in Standby" value="0"/>
        <value name="RUN" caption="CRC Runs in Standby but only if STATUS.PRM=0 (i.e. Flash is in Auto Standby)" value="1"/>
      </value-group>
      <value-group name="CRCMODE__PLEN32">
        <value name="SIXTEEN" caption="Polynomial is 16-bits" value="0"/>
        <value name="THIRTYTWO" caption="Polynomial is 32-bits" value="1"/>
      </value-group>
      <value-group name="CRCMODE__AUTOR">
        <value name="DISABLE" caption="Perform CRC calculation once then set DONE and if needed, CRCERR." value="0"/>
        <value name="ENABLE" caption="Continually Repeat CRC calculation; stop on error, set CRCDONE and CRCERR" value="1"/>
      </value-group>
      <value-group name="CRCMODE__ROUT">
        <value name="DISABLE" caption="The CRCACC is Not Reflected" value="0"/>
        <value name="ENABLE" caption="The CRCACC is Reflected (before the Final XOR)" value="1"/>
      </value-group>
      <value-group name="CRCMODE__RIN">
        <value name="DISABLE" caption="The LFSR CRC is calculated Most Significant Bit first (Not Reflected)" value="0"/>
        <value name="ENABLE" caption="The LFSR CRC is calculated Least Significant Bit first (Reflected)" value="1"/>
      </value-group>
      <value-group name="CRCPAUSE__PAUSE">
        <value name="DISABLE" caption="CRC Reads Flash as Required" value="0"/>
        <value name="ENABLE" caption="Pause CRC Reads of Flash" value="1"/>
      </value-group>
      <value-group name="CRCPOLY__CRCPOLY">
        <value name="0" caption="Disable the XOR input to the shift register at the associated bit position" value="0"/>
        <value name="1" caption="Enable the XOR input to the shift register at the associated bit position" value="1"/>
      </value-group>
      <value-group name="CRCFXOR__CRCFXOR">
        <value name="0" caption="Disable the Final XOR at the associated bit position" value="0"/>
        <value name="1" caption="Enable the Final XOR at the associated bit position" value="1"/>
      </value-group>
      <value-group name="FFLTCTRL__FLTRST">
        <value name="NONE" caption="No Action" value="0"/>
        <value name="RESET" caption="Resets all FLT SFR bits." value="1"/>
      </value-group>
      <value-group name="FFLTCTRL__FLTEN">
        <value name="DISABLE" caption="ECC Fault Injection Disabled" value="0"/>
        <value name="ENABLE" caption="ECC Fault Injection Enabled (module performs operation selected by FFLTMODE.FLTMD)" value="1"/>
      </value-group>
      <value-group name="FFLTMODE__CTLFLT">
        <value name="0" caption="No Fault Injected" value="0"/>
        <value name="1" caption="Inject a Fault on to the associated ECC/Parity Control bits (CTL[n])" value="1"/>
      </value-group>
      <value-group name="FFLTMODE__FLTMD">
        <value name="DISABLE" caption="Fault Injection Disabled" value="0"/>
        <value name="CAPT" caption="Fault Capture Mode Enabled - Captures the address (in FLTADR) and Syndrome in (FLTSYN)" value="2"/>
        <value name="SINGLEREAD" caption="Single Fault Injection (at bit selected by FLT1PTR) for Reads" value="4"/>
        <value name="DOUBLEREAD" caption="Double Fault Injection for Reads" value="5"/>
        <value name="SINGLEWRITE" caption="Single Fault Injection (at bit selected by FLT1PTR) for Writes" value="6"/>
        <value name="DOUBLEWRITE" caption="Double Fault Injection for Writes" value="7"/>
      </value-group>
      <value-group name="FFLTSYN__DEDSYN">
        <value name="0" caption="Calculated Overall Parity Concurs with Read Overall Parity" value="0"/>
        <value name="1" caption="Calculated Overall Parity Differs from Read Overall Parity" value="1"/>
      </value-group>
      <value-group name="FFLTSYN__DSERR">
        <value name="NONE" caption="No Errors" value="0"/>
        <value name="SINGLE" caption="Single Error Corrected" value="1"/>
        <value name="DOUBLE_10" caption="Double Error Detected" value="2"/>
        <value name="DOUBLE_11" caption="Double Error Detected" value="3"/>
      </value-group>
      <value-group name="FFLTSYN__CERR">
        <value name="NONE" caption="No Control bit Error (ECCSTAT either 111 or 000)" value="0"/>
        <value name="SINGLE" caption="Single Control Bit Error" value="1"/>
      </value-group>
      <value-group name="FFLTSYN__CTLSTAT">
        <value name="USEDECC_0" caption="Calculation used ECC (i.e. programming used quad write)" value="0"/>
        <value name="USEDECC_1" caption="Calculation used ECC (i.e. programming used quad write)" value="1"/>
        <value name="USEDECC_10" caption="Calculation used ECC (i.e. programming used quad write)" value="2"/>
        <value name="USEDPARITY_11" caption="Calculation used Parity (i.e. programming used single write)" value="3"/>
        <value name="USEDECC_100" caption="Calculation used ECC (i.e. programming used quad write)" value="4"/>
        <value name="USEDPARITY_101" caption="Calculation used Parity (i.e. programming used single write)" value="5"/>
        <value name="USEDPARITY_110" caption="Calculation used Parity (i.e. programming used single write)" value="6"/>
        <value name="USEDPARITY_111" caption="Calculation used Parity (i.e. programming used single write)" value="7"/>
      </value-group>
      <value-group name="FFLTSYN__PERR">
        <value name="NONE" caption="No Parity Error on Word n" value="0"/>
        <value name="ERROR" caption="Parity Error on Word n" value="1"/>
      </value-group>
      <value-group name="CRP__BC1ARP">
        <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CRP__UO1RP">
        <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
      </value-group>
      <value-group name="CRP__BC1RP">
        <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CRP__RCRP">
        <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CRP__VSSRP">
        <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CRP__TRP">
        <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CRP__CORP">
        <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CRP__BC1ARPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CRP__UO1RPLOCK">
        <value name="LOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CRP__BC1RPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CRP__RCRPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CRP__VSSRPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CRP__TRPLOCK">
        <value name="LOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CRP__CORPLOCK">
        <value name="LOCKED" caption="The Lock &amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
    </module>
    <module name="FCW" id="04971" name2="pfm_ctrlw_apb_v2" version="2a0" caption="Polaris Flash Write Controller">
      <register-group name="FCW" caption="Polaris Flash Write Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A REGISTER">
          <bitfield name="PRIV" caption="Privileged Access Only" mask="0x4" values="CTRLA__PRIV"/>
        </register>
        <register name="CTRLOP" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control Operation REGISTER">
          <bitfield name="NVMOP" caption="NVM Operation" mask="0xF" values="CTRLOP__NVMOP"/>
          <bitfield name="PREPG" caption="NVM Pre-Program Configuration Bit" mask="0x80" values="CTRLOP__PREPG"/>
        </register>
        <register name="MUTEX" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="MUTEX REGISTER">
          <bitfield name="LOCK" caption="Flash Write Controller (FCW) Lock by Owner" mask="0x1" values="MUTEX__LOCK"/>
          <bitfield name="OWNER" caption="Flash Write Controller (FCW) Owner ID" mask="0x6" values="MUTEX__OWNER"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear REGISTER">
          <bitfield name="DONE" caption="NVM Operation Done Interrupt Enable" mask="0x1" values="INTENCLR__DONE"/>
          <bitfield name="KEYERR" caption="Key Error Interrupt Enable" mask="0x2" values="INTENCLR__KEYERR"/>
          <bitfield name="CFGERR" caption="Configuration Error Interrupt Enable" mask="0x4" values="INTENCLR__CFGERR"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Interrupt Enable" mask="0x8" values="INTENCLR__FIFOERR"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Interrupt Enable" mask="0x10" values="INTENCLR__BUSERR"/>
          <bitfield name="WPERR" caption="Write Protection Error Interrupt Enable" mask="0x20" values="INTENCLR__WPERR"/>
          <bitfield name="OPERR" caption="NVMOP Error Interrupt Enable" mask="0x40" values="INTENCLR__OPERR"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Interrupt Enable" mask="0x100" values="INTENCLR__HTDPGM"/>
          <bitfield name="RSTERR" caption="Reset or Brown Out Detect Error Interrupt Enable" mask="0x1000" values="INTENCLR__RSTERR"/>
          <bitfield name="WRERR" caption="Write Error Interrupt Enable" mask="0x2000" values="INTENCLR__WRERR"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set REGISTER">
          <bitfield name="DONE" caption="NVM Operation Done Interrupt Set Enable" mask="0x1" values="INTENSET__DONE"/>
          <bitfield name="KEYERR" caption="Key Error Interrupt Set Enable" mask="0x2" values="INTENSET__KEYERR"/>
          <bitfield name="CFGERR" caption="Configuration Error Interrupt Set Enable" mask="0x4" values="INTENSET__CFGERR"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Interrupt Set Enable" mask="0x8" values="INTENSET__FIFOERR"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Interrupt Enable" mask="0x10" values="INTENSET__BUSERR"/>
          <bitfield name="WPERR" caption="Write Protection Error Interrupt Enable" mask="0x20" values="INTENSET__WPERR"/>
          <bitfield name="OPERR" caption="NVMOP Error Interrupt Enable" mask="0x40" values="INTENSET__OPERR"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Interrupt Enable" mask="0x100" values="INTENSET__HTDPGM"/>
          <bitfield name="RSTERR" caption="Reset or Brown Out Detect Error Interrupt Enable" mask="0x1000" values="INTENSET__RSTERR"/>
          <bitfield name="WRERR" caption="Write Error Interrupt Enable" mask="0x2000" values="INTENSET__WRERR"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag REGISTER">
          <bitfield name="DONE" caption="NVM Operation Done Flag Bit" mask="0x1" values="INTFLAG__DONE"/>
          <bitfield name="KEYERR" caption="Key Error Flag Bit" mask="0x2" values="INTFLAG__KEYERR"/>
          <bitfield name="CFGERR" caption="Configuration Error Flag Bit" mask="0x4" values="INTFLAG__CFGERR"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Flag Bit" mask="0x8" values="INTFLAG__FIFOERR"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Flag Bit" mask="0x10" values="INTFLAG__BUSERR"/>
          <bitfield name="WPERR" caption="Write Protection Error Flag Bit" mask="0x20" values="INTFLAG__WPERR"/>
          <bitfield name="OPERR" caption="NVMOP Error Flag Bit" mask="0x40" values="INTFLAG__OPERR"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Flag Bit" mask="0x100" values="INTFLAG__HTDPGM"/>
          <bitfield name="RSTERR" caption="Reset or Brown Out Detect Error Flag Bit" mask="0x1000" values="INTFLAG__RSTERR"/>
          <bitfield name="WRERR" caption="Write Error Flag Bit" mask="0x2000" values="INTFLAG__WRERR"/>
        </register>
        <register name="INTFLAGSET" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="Interrupt Flag Set REGISTER">
          <bitfield name="DONE" caption="NVM Operation Done Set Flag Bit" mask="0x1" values="INTFLAGSET__DONE"/>
          <bitfield name="KEYERR" caption="Key Error Set Flag Bit" mask="0x2" values="INTFLAGSET__KEYERR"/>
          <bitfield name="CFGERR" caption="Configuration Error Set Flag Bit" mask="0x4" values="INTFLAGSET__CFGERR"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Set Flag Bit" mask="0x8" values="INTFLAGSET__FIFOERR"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Set Flag Bit" mask="0x10" values="INTFLAGSET__BUSERR"/>
          <bitfield name="WPERR" caption="Write Protection Error Set Flag Bit" mask="0x20" values="INTFLAGSET__WPERR"/>
          <bitfield name="OPERR" caption="NVMOP Error Set Flag Bit" mask="0x40" values="INTFLAGSET__OPERR"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Set Flag Bit" mask="0x100" values="INTFLAGSET__HTDPGM"/>
          <bitfield name="RSTERR" caption="Reset or Brown Out Detect Error Set Flag Bit" mask="0x1000" values="INTFLAGSET__RSTERR"/>
          <bitfield name="WRERR" caption="Write Error Set Flag Bit" mask="0x2000" values="INTFLAGSET__WRERR"/>
        </register>
        <register name="STATUS" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Status REGISTER">
          <bitfield name="BUSY" caption="NVM Busy Status" mask="0x1" values="STATUS__BUSY"/>
          <bitfield name="HTDRDY" caption="High Temp Detect Ready Status" mask="0x100" values="STATUS__HTDRDY"/>
        </register>
        <register name="KEY" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Feature Unlock Key REGISTER">
          <bitfield name="FEATURE" caption="Feature Select" mask="0xFF" values="KEY__FEATURE"/>
          <bitfield name="CODE" caption="Unlock Code" mask="0xFFFFFF00"/>
        </register>
        <register name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Flash Destination Address REGISTER">
          <bitfield name="ADDR" caption="Flash Address used by NVMOP" mask="0xFFFFFFFF"/>
        </register>
        <register name="SRCADDR" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="System Source Address REGISTER">
          <bitfield name="SRCADDR" caption="Source Data (Word) Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DATA" offset="0x2C" rw="RW" size="4" count="4" initval="0x00000000" caption="Flash Write Data n REGISTER">
          <bitfield name="DATA" caption="Flash Write Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SWAP" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="NVM Panel Swap REGISTER">
          <bitfield name="BFSWAP" caption="BFM Swap Status/Control Bit" mask="0x1" values="SWAP__BFSWAP"/>
          <bitfield name="BFSLOCK" caption="BFM Swap Lock Bit" mask="0x2" values="SWAP__BFSLOCK"/>
          <bitfield name="PFSWAP" caption="PFM Swap Status/Control Bit" mask="0x100" values="SWAP__PFSWAP"/>
          <bitfield name="PFSLOCK" caption="PFM Swap Lock Bit" mask="0x200" values="SWAP__PFSLOCK"/>
        </register>
        <register name="PWP" offset="0x50" rw="RW" size="4" count="4" initval="0x00000000" caption="PFM Write Protect Region n REGISTER">
          <bitfield name="PWPSIZE" caption="PWP Size in 4KB pages" mask="0x7F"/>
          <bitfield name="PWPMIR" caption="Mirror PWP bit" mask="0x2000" values="PWP__PWPMIR"/>
          <bitfield name="PWPLOCK" caption="PWP Lock Bit" mask="0x4000" values="PWP__PWPLOCK"/>
          <bitfield name="PWPEN" caption="PWP Enable Bit" mask="0x8000" values="PWP__PWPEN"/>
          <bitfield name="PWPBASE" caption="PWP Base Address - 4KB Page Aligned" mask="0x7F0000"/>
        </register>
        <register name="LBWP" offset="0x70" rw="RW" size="4" initval="0x00000003" caption="Lower BFM Write Protect REGISTER">
          <bitfield name="LBWP" caption="Lower Boot Pages Write Protect Bits" mask="0x3" values="LBWP__LBWP"/>
          <bitfield name="LBWPLOCK" caption="LBWP Lock Bit" mask="0x80000000" values="LBWP__LBWPLOCK"/>
        </register>
        <register name="UBWP" offset="0x74" rw="RW" size="4" initval="0x00000003" caption="Upper BFM Write Protect REGISTER">
          <bitfield name="UBWP" caption="Upper Boot Pages Write Protect Bits" mask="0x3" values="UBWP__UBWP"/>
          <bitfield name="UBWPLOCK" caption="UBWP Lock Bit" mask="0x80000000" values="UBWP__UBWPLOCK"/>
        </register>
        <register name="UOWP" offset="0x78" rw="RW" size="4" initval="0x0000000F" caption="User OTP Write protection REGISTER">
          <bitfield name="UO1WPR" caption="User OTP Page 1 Write Protect Row Bit" mask="0xF" values="UOWP__UO1WPR"/>
          <bitfield name="UO1WPRLOCK" caption="User OTP Page 1 WP Row Lock Bit" mask="0xF0000" values="UOWP__UO1WPRLOCK"/>
        </register>
        <register name="CWP" offset="0x7C" rw="RW" size="4" initval="0x08C008FD" caption="CFM Page Write Protect REGISTER">
          <bitfield name="BC1AWP" caption="Panel 1 Write Protect BootCfg1A" mask="0x1" values="CWP__BC1AWP"/>
          <bitfield name="BC1WP" caption="Panel 1 Write Protect BootCfg1" mask="0x4" values="CWP__BC1WP"/>
          <bitfield name="RCWP" caption="Panel 1 Write Protect ROMCfg" mask="0x8" values="CWP__RCWP"/>
          <bitfield name="VSSWP0" caption="Panel 1 Write Protect VSSn" mask="0x10" values="CWP__VSSWP"/>
          <bitfield name="VSSWP1" caption="Panel 1 Write Protect VSSn" mask="0x20" values="CWP__VSSWP"/>
          <bitfield name="TWP" caption="Panel 1 Write Protect Test" mask="0x40" values="CWP__TWP"/>
          <bitfield name="COWP" caption="Panel 1 Write Protect CalOTP" mask="0x80" values="CWP__COWP"/>
          <bitfield name="BC1AWPLOCK" caption="Panel 1 Lock Write Protection BootCfg1A" mask="0x10000" values="CWP__BC1AWPLOCK"/>
          <bitfield name="BC1WPLOCK" caption="Panel 1 Lock Write Protection BootCfg1" mask="0x40000" values="CWP__BC1WPLOCK"/>
          <bitfield name="RCWPLOCK" caption="Panel 1 Lock Write Protection ROMCfg" mask="0x80000" values="CWP__RCWPLOCK"/>
          <bitfield name="VSSWPLOCK0" caption="Panel 1 Lock Write Protection VSSn" mask="0x100000" values="CWP__VSSWPLOCK"/>
          <bitfield name="VSSWPLOCK1" caption="Panel 1 Lock Write Protection VSSn" mask="0x200000" values="CWP__VSSWPLOCK"/>
          <bitfield name="TWPLOCK" caption="Panel 1 Lock Write Protection Test" mask="0x400000" values="CWP__TWPLOCK"/>
          <bitfield name="COWPLOCK" caption="Panel 1 Lock Write Protection CalOTP" mask="0x800000" values="CWP__COWPLOCK"/>
        </register>
      </register-group>
      <value-group name="CTRLA__PRIV">
        <value name="DISABLE" caption="Macro register accessible in privileged and unprivileged accesses." value="0"/>
        <value name="ENABLE" caption="Macro registers only accessible in privileged accesses" value="1"/>
      </value-group>
      <value-group name="CTRLOP__NVMOP">
        <value name="NOP" caption="No Operation" value="0"/>
        <value name="SINGLEWRITE" caption="Single (Word) Program Operation: Programs word selected by ADDR" value="1"/>
        <value name="QUADWRITE" caption="Quad (Word) Program Operation: Programs flash word selected by ADDR" value="2"/>
        <value name="ROWWRITE" caption="Row Write Operation: Programs row selected by ADDR" value="3"/>
        <value name="PAGEERASE" caption="Page Erase Operation: Erases page selected by ADDR" value="4"/>
        <value name="LPFMERASE" caption="Lower PFM Erase Operation: (RSVD NVMOP for Single Panel Devices)" value="5"/>
        <value name="UPFMERASE" caption="Upper PFM Erase Operation: (RSVD NVMOP for Single Panel Devices)" value="6"/>
        <value name="PFMERASE" caption="PFM Erase Operation: Upper &amp;amp; Lower PFM Erase" value="7"/>
        <value name="CE" caption="Chip Erase Operation: Erases PFM+SRF, BFM, CFM (except for CalOTP, Test, VSS pages if HSM is Present, UserOTP, &amp;amp; ROMCFG)." value="14"/>
      </value-group>
      <value-group name="CTRLOP__PREPG">
        <value name="DISABLE" caption="Program Operations exclude Pre-Program step" value="0"/>
        <value name="ENABLE" caption="Program Operations include Pre-Program step" value="1"/>
      </value-group>
      <value-group name="MUTEX__LOCK">
        <value name="UNLOCK" caption="FCW is not locked" value="0"/>
        <value name="LOCK" caption="FCW is locked by owner" value="1"/>
      </value-group>
      <value-group name="MUTEX__OWNER">
        <value name="NONE" caption="No Owner - always 0 if LOCK=0" value="0"/>
        <value name="SYSTEM" caption="The System owns the FCW" value="1"/>
      </value-group>
      <value-group name="INTENCLR__DONE">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__KEYERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__CFGERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__FIFOERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__BUSERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__WPERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__OPERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__HTDPGM">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__RSTERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENCLR__WRERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__DONE">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__KEYERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__CFGERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__FIFOERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__BUSERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__WPERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__OPERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__HTDPGM">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__RSTERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTENSET__WRERR">
        <value name="0" caption="Interrupt Disabled" value="0"/>
        <value name="1" caption="Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="INTFLAG__DONE">
        <value name="0" caption="NVMOP Not Done" value="0"/>
        <value name="1" caption="NVMOP Done" value="1"/>
      </value-group>
      <value-group name="INTFLAG__KEYERR">
        <value name="0" caption="No Key Error" value="0"/>
        <value name="1" caption="Key Error" value="1"/>
      </value-group>
      <value-group name="INTFLAG__CFGERR">
        <value name="0" caption="No CFG Error" value="0"/>
        <value name="1" caption="CFC Error" value="1"/>
      </value-group>
      <value-group name="INTFLAG__FIFOERR">
        <value name="0" caption="No FIFO Error" value="0"/>
        <value name="1" caption="FIFO Error" value="1"/>
      </value-group>
      <value-group name="INTFLAG__BUSERR">
        <value name="0" caption="No Bus Error" value="0"/>
        <value name="1" caption="Bus Error" value="1"/>
      </value-group>
      <value-group name="INTFLAG__WPERR">
        <value name="0" caption="No Write Protection Error" value="0"/>
        <value name="1" caption="Write Protection Error" value="1"/>
      </value-group>
      <value-group name="INTFLAG__OPERR">
        <value name="0" caption="No NVMOP Error" value="0"/>
        <value name="1" caption="Selected Operation is Disabled Error" value="1"/>
      </value-group>
      <value-group name="INTFLAG__HTDPGM">
        <value name="0" caption="High Temp NOT Detected" value="0"/>
        <value name="1" caption="High Temp Detected (possible data corruption, verify operation)" value="1"/>
      </value-group>
      <value-group name="INTFLAG__RSTERR">
        <value name="0" caption="No Reset and Voltage level OK during write/erase" value="0"/>
        <value name="1" caption="A reset or Low Voltage Detected (possible data corruption, verify data)" value="1"/>
      </value-group>
      <value-group name="INTFLAG__WRERR">
        <value name="0" caption="The Write/Erase sequence completed normally" value="0"/>
        <value name="1" caption="The Write/Erase sequence did not complete successfully" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__DONE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__KEYERR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__CFGERR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__FIFOERR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__BUSERR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__WPERR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__OPERR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__HTDPGM">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__RSTERR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="INTFLAGSET__WRERR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Set Interrupt Pending" value="1"/>
      </value-group>
      <value-group name="STATUS__BUSY">
        <value name="IDLE" caption="NVM Not Busy" value="0"/>
        <value name="BUSY" caption="NVM Busy - All SFR bits are not writable" value="1"/>
      </value-group>
      <value-group name="STATUS__HTDRDY">
        <value name="NOTREADY" caption="HTD Not Ready" value="0"/>
        <value name="READY" caption="HTD Ready" value="1"/>
      </value-group>
      <value-group name="KEY__FEATURE">
        <value name="LOCKALL" caption="No selection, invalid selection, or invalid Key - Locks all SFR protected by KEY register" value="0"/>
        <value name="WRKEY" caption="WRKEY Value: Unlock SFR bits associated with Write/Erase" value="1"/>
        <value name="SWAPKEY" caption="SWAPKEY Value: Unlock SFR bits associated with Panel Swapping" value="2"/>
        <value name="CFGKEY" caption="CFGKEY Value: Unlock SFR bits associated with general Flash configuration" value="4"/>
      </value-group>
      <value-group name="SWAP__BFSWAP">
        <value name="UNSWAP" caption="Upper and Lower BFM Regions are NOT Swapped" value="0"/>
        <value name="SWAP" caption="Upper and Lower BFM Regions are Swapped" value="1"/>
      </value-group>
      <value-group name="SWAP__BFSLOCK">
        <value name="UNLOCKED" caption="BFSLOCK and BFSWAP can be written" value="0"/>
        <value name="LOCKED" caption="BFSLOCK and BFSWAP cannot be written" value="1"/>
      </value-group>
      <value-group name="SWAP__PFSWAP">
        <value name="UNSWAP" caption="Upper and Lower PFM Regions are NOT Swapped" value="0"/>
        <value name="SWAP" caption="Upper and Lower PFM Regions are Swapped" value="1"/>
      </value-group>
      <value-group name="SWAP__PFSLOCK">
        <value name="UNLOCKED" caption="PFSLOCK and PFSWAP can be written" value="0"/>
        <value name="LOCKED" caption="PFSLOCK and PFSWAP cannot be written" value="1"/>
      </value-group>
      <value-group name="PWP__PWPMIR">
        <value name="UNMIRROR" caption="PWP settings are NOT Mirrored" value="0"/>
        <value name="MIRROR" caption="PWP settings are Mirrored" value="1"/>
      </value-group>
      <value-group name="PWP__PWPLOCK">
        <value name="UNLOCKED" caption="This register is Not Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="This register is Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="PWP__PWPEN">
        <value name="DISABLE" caption="PWP is Not Enabled for the defined region" value="0"/>
        <value name="ENABLE" caption="PWP is Enabled for the defined region" value="1"/>
      </value-group>
      <value-group name="LBWP__LBWP">
        <value name="DISABLE" caption="Erase and Write Protection for this Lower Boot Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Erase and Write Protection for this Lower Boot Page is Enabled" value="1"/>
      </value-group>
      <value-group name="LBWP__LBWPLOCK">
        <value name="UNLOCKED" caption="This register is NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="This register is Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="UBWP__UBWP">
        <value name="DISABLE" caption="Erase and Write Protection for this Upper Boot Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Erase and Write Protection for this Upper Boot Page is Enabled" value="1"/>
      </value-group>
      <value-group name="UBWP__UBWPLOCK">
        <value name="UNLOCKED" caption="This register is NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="This register is Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="UOWP__UO1WPR">
        <value name="DISABLE" caption="Write Protection for User OTP Page 1 Row &quot;n&quot; is Disabled" value="0"/>
        <value name="ENABLE" caption="Write Protection for User OTP Page 1 Row &quot;n&quot; is Enabled" value="1"/>
      </value-group>
      <value-group name="UOWP__UO1WPRLOCK">
        <value name="UNLOCKED" caption="UO1WPR[n] &amp;amp; UO1WPRLOCK[n] bits are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="UO1WPR[n] &amp;amp; UO1WPRLOCK[n] bits are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CWP__BC1AWP">
        <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CWP__BC1WP">
        <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CWP__RCWP">
        <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CWP__VSSWP">
        <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CWP__TWP">
        <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Erase and Write Protection for this Page is Enable" value="1"/>
      </value-group>
      <value-group name="CWP__COWP">
        <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
        <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
      </value-group>
      <value-group name="CWP__BC1AWPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CWP__BC1WPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CWP__RCWPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CWP__VSSWPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CWP__TWPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
      <value-group name="CWP__COWPLOCK">
        <value name="UNLOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
        <value name="LOCKED" caption="The Lock &amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
      </value-group>
    </module>
    <module name="FPB" id="SYSTEM_IP" version="1.0.0" caption="Flash Patch and Breakpoint">
      <register-group name="FPB" caption="Flash Patch and Breakpoint">
        <register name="FP_CTRL" offset="0x0" rw="RW" size="4" access-size="4" caption="Flash Patch Control Register">
          <bitfield name="ENABLE" caption="Flash Patch global enable" mask="0x1"/>
          <bitfield name="KEY" caption="FP_CTRL write-enable key" mask="0x2"/>
          <bitfield name="NUM_CODE" caption="Number of implemented code comparators bits [3:0]" mask="0xF0"/>
          <bitfield name="NUM_LIT" caption="Number of literal comparators" mask="0xF00"/>
          <bitfield name="NUM_CODE_1" caption="Number of implemented code comparators bits [6:4]" mask="0x7000"/>
          <bitfield name="REV" caption="Revision" mask="0xF0000000"/>
        </register>
        <register name="FP_REMAP" offset="0x4" rw="R" size="4" access-size="4" caption="Flash Patch Remap Register">
          <bitfield name="REMAP" caption="Remap address" mask="0x1FFFFFE0"/>
          <bitfield name="RMPSPT" caption="Remap supported" mask="0x20000000"/>
        </register>
        <register name="FP_COMP" offset="0x8" rw="RW" size="4" access-size="4" count="4" caption="Flash Patch Comparator Register n">
          <mode name="BREAKPOINT"/>
          <mode name="DEFAULT"/>
          <bitfield name="BE" caption="Breakpoint enable" mask="0x1"/>
          <bitfield modes="DEFAULT" name="FPADDR" caption="Flash Patch address" mask="0x1FFFFFFC"/>
          <bitfield modes="DEFAULT" name="FE" caption="Flash Patch enable" mask="0x80000000"/>
          <bitfield modes="BREAKPOINT" name="BPADDR" caption="Breakpoint address" mask="0xFFFFFFFE"/>
        </register>
        <register name="FP_LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="FPB Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="FP_LAR__KEY"/>
        </register>
        <register name="FP_LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="FPB Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="FP_DEVARCH" offset="0xFBC" rw="R" size="4" access-size="4" initval="0x47701A03" caption="FPB Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="FP_DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" initval="0x00000000" caption="FPB Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="FP_PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="FP_PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 5"/>
        <register name="FP_PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 6"/>
        <register name="FP_PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 7"/>
        <register name="FP_PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="FP_PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="FP_PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="FP_PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="FP_CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="FP Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="FP_CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="FP Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="FP_CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="FP Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="FP_CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="FP Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="FP_LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="FREQM" id="03707" name2="clk_freqm_u2257_v3" version="3a0" caption="Frequency Meter">
      <register-group name="FREQM" caption="Frequency Meter">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x80" caption="Control A Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="FREERUN" caption="Free Running Mode" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run In Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
        </register>
        <register name="CTRLB" offset="0x1" rw="W" size="1" initval="0x00" caption="Control B Register">
          <bitfield name="START" caption="Start Measurement" mask="0x1"/>
        </register>
        <register name="CFGA" offset="0x2" rw="RW" size="2" initval="0x0000" caption="Config A Register">
          <bitfield name="REFNUM" caption="Number of Reference Clock Cycles" mask="0xFF"/>
          <bitfield name="MSRSEL" caption="Measurement Clock Selection" mask="0x700" values="CFGA__MSRSEL"/>
          <bitfield name="DIVREF" caption="Divide Reference Clock" mask="0x8000" values="CFGA__DIVREF"/>
        </register>
        <register name="CTRLC" offset="0x4" rw="RW" size="1" initval="0x00" caption="Control C Register">
          <bitfield name="WINMODE" caption="Window Monitor Mode" mask="0x7" values="CTRLC__WINMODE"/>
        </register>
        <register name="EVCTRL" offset="0x6" rw="RW" size="1" initval="0x00" caption="Event Control Register">
          <bitfield name="STARTEI" caption="Start Measurement Event Input Enable" mask="0x1"/>
          <bitfield name="STARTINV" caption="Start Measurement Event Invert Enable" mask="0x2"/>
          <bitfield name="DONEEO" caption="Measurement Done Event Out" mask="0x10"/>
          <bitfield name="WINMONEO" caption="Window Monitor Event Out" mask="0x20"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear Register">
          <bitfield name="DONE" caption="Measurement Done Interrupt Disable" mask="0x1"/>
          <bitfield name="WINMON" caption="Window Monitor Interrupt Disable" mask="0x2"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set Register">
          <bitfield name="DONE" caption="Measurement Done Interrupt Enable" mask="0x1"/>
          <bitfield name="WINMON" caption="Window Monitor Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Register">
          <bitfield name="DONE" caption="Measurement Done" mask="0x1"/>
          <bitfield name="WINMON" caption="Window Monitor" mask="0x2"/>
        </register>
        <register name="STATUS" offset="0xB" rw="RW" size="1" initval="0x00" caption="Status Register">
          <bitfield name="BUSY" caption="FREQM Status" mask="0x1"/>
          <bitfield name="OVF" caption="Sticky Count Value Overflow" mask="0x2"/>
        </register>
        <register name="SYNCBUSY" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="VALUE" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Count Value Register">
          <bitfield name="VALUE" caption="Measurement Value" mask="0xFFFFFF"/>
        </register>
        <register name="WINLT" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Window Monitor Lower Threshold">
          <bitfield name="WINLT" caption="Window Lower Threshold" mask="0xFFFFFF"/>
        </register>
        <register name="WINUT" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Window Monitor Upper Threshold">
          <bitfield name="WINUT" caption="Window Upper Threshold" mask="0xFFFFFF"/>
        </register>
      </register-group>
      <value-group name="CFGA__MSRSEL">
        <value name="GCLK" caption="GCLK Input Clock" value="0x0"/>
        <value name="CPU" caption="CPU Input Clock" value="0x1"/>
      </value-group>
      <value-group name="CFGA__DIVREF">
        <value name="DIV1" caption="The reference clock is divided by 1" value="0x0"/>
        <value name="DIV8" caption="The reference clock is divided by 8" value="0x1"/>
      </value-group>
      <value-group name="CTRLC__WINMODE">
        <value name="DISABLE" caption="No window mode (default)" value="0x0"/>
        <value name="MODE1" caption="VALUE &gt; WINLT" value="0x1"/>
        <value name="MODE2" caption="VALUE &lt; WINUT" value="0x2"/>
        <value name="MODE3" caption="WINLT &lt; VALUE &lt; WINUT" value="0x3"/>
        <value name="MODE4" caption="!(WINLT &lt; VALUE &lt; WINUT)" value="0x4"/>
      </value-group>
    </module>
    <module name="FUSES" id="fuses" name2="fuses" version="1a0" caption="Defines FUSES module data">
      <register-group name="FUSES_ROMCFG" caption="Defines FUSES module data">
        <register name="DAL" offset="0x0" rw="RW" size="4" caption="DEVICE ACCESS LEVEL Register">
          <bitfield name="DAL_CPU" caption="CPU Device Access Level" mask="0xFFFFFFFF"/>
        </register>
        <register name="FRCFGBROM" offset="0x400" rw="RW" size="4" caption="PRE-BOOT bromc user Options Register">
          <bitfield name="BCRCDIS" caption="Boot ROM CRC Disable" mask="0x1"/>
        </register>
        <register name="FRCFGMBIST" offset="0x408" rw="RW" size="4" caption="PRE-BOOT MBIST user Options Register">
          <bitfield name="MOBH" caption="MBIST On Boot Enable for HIBERNATE Only Retaining Memory Groups" mask="0xC" values="FRCFGMBIST__MOBH"/>
          <bitfield name="MOBB" caption="MBIST On Boot Enable for BACKUP/HIBERNATE Retaining Memory Groups" mask="0x30" values="FRCFGMBIST__MOBB"/>
</register>
            <register name="KEYVAL_INTCHK0" offset="0x420" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_INTCHK0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_INTCHK1" offset="0x424" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_INTCHK1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_INTCHK2" offset="0x428" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_INTCHK2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_INTCHK3" offset="0x42C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_INTCHK3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_INTCHK4" offset="0x430" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_INTCHK4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_INTCHK5" offset="0x434" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_INTCHK5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_INTCHK6" offset="0x438" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_INTCHK6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_INTCHK7" offset="0x43C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_INTCHK7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_ALL0" offset="0x440" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_ALL0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_ALL1" offset="0x444" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_ALL1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_ALL2" offset="0x448" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_ALL2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_ALL3" offset="0x44C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_ALL3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_ALL4" offset="0x450" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_ALL4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_ALL5" offset="0x454" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_ALL5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_ALL6" offset="0x458" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_ALL6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_ALL7" offset="0x45C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_ALL7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S_CR0" offset="0x460" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S_CR0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S_CR1" offset="0x464" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S_CR1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S_CR2" offset="0x468" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S_CR2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S_CR3" offset="0x46C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S_CR3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S_CR4" offset="0x470" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S_CR4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S_CR5" offset="0x474" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S_CR5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S_CR6" offset="0x478" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S_CR6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S_CR7" offset="0x47C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S_CR7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S0" offset="0x480" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S1" offset="0x484" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S2" offset="0x488" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S3" offset="0x48C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S4" offset="0x490" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S5" offset="0x494" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S6" offset="0x498" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_S7" offset="0x49C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_S7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS_CR0" offset="0x4A0" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS_CR0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS_CR1" offset="0x4A4" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS_CR1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS_CR2" offset="0x4A8" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS_CR2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS_CR3" offset="0x4AC" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS_CR3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS_CR4" offset="0x4B0" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS_CR4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS_CR5" offset="0x4B4" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS_CR5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS_CR6" offset="0x4B8" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS_CR6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS_CR7" offset="0x4BC" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS_CR7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS0" offset="0x4C0" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS1" offset="0x4C4" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS2" offset="0x4C8" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS3" offset="0x4CC" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS4" offset="0x4D0" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS5" offset="0x4D4" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS6" offset="0x4D8" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_CE_NS7" offset="0x4DC" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_CE_NS7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_PRG_PG0" offset="0x4E0" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_PRG_PG0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_PRG_PG1" offset="0x4E4" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_PRG_PG1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_PRG_PG2" offset="0x4E8" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_PRG_PG2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_PRG_PG3" offset="0x4EC" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_PRG_PG3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_PRG_PG4" offset="0x4F0" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_PRG_PG4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_PRG_PG5" offset="0x4F4" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_PRG_PG5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_PRG_PG6" offset="0x4F8" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_PRG_PG6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_PRG_PG7" offset="0x4FC" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_PRG_PG7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL1_0" offset="0x500" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL1_0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL1_1" offset="0x504" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL1_1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL1_2" offset="0x508" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL1_2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL1_3" offset="0x50C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL1_3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL1_4" offset="0x510" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL1_4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL1_5" offset="0x514" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL1_5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL1_6" offset="0x518" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL1_6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL1_7" offset="0x51C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL1_7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL0_0" offset="0x520" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL0_0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL0_1" offset="0x524" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL0_1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL0_2" offset="0x528" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL0_2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL0_3" offset="0x52C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL0_3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL0_4" offset="0x530" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL0_4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL0_5" offset="0x534" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL0_5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL0_6" offset="0x538" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL0_6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_SDAL0_7" offset="0x53C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_SDAL0_7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_DAL_EL0" offset="0x540" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_DAL_EL0" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_DAL_EL1" offset="0x544" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_DAL_EL1" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_DAL_EL2" offset="0x548" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_DAL_EL2" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_DAL_EL3" offset="0x54C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_DAL_EL3" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_DAL_EL4" offset="0x550" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_DAL_EL4" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_DAL_EL5" offset="0x554" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_DAL_EL5" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_DAL_EL6" offset="0x558" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_DAL_EL6" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="KEYVAL_DAL_EL7" offset="0x55C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="KEYVAL_DAL_EL7" caption="" mask="0xFFFFFFFF"/>
            </register>
            <register name="PUF_AC" offset="0xC00" rw="RW" size="4" count="249" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="PUF_AC" caption="" mask="0xFFFFFFFF"/>
            </register>
        </register-group>
        <register-group name="FUSES_BOOTCFG1" caption="Defines FUSES module data">
            <register name="DEVSIGN" offset="0xC" rw="RW" size="4" initval="0xFFFFFFFF" caption="DEVSIGN">
            <bitfield name="SEQ" caption="Sequence number" mask="0x0000FFFF"/>
            <bitfield name="SEQBAR" caption="Sequence number BAR" mask="0xFFFF0000"/>
            </register>
            <register name="BOOT_FLAG" offset="0x800" rw="RW" size="4" initval="0xFFFFFFF9" caption="BOOT CODE FLAGS REGISTER">
            <bitfield name="PUFRETRY" caption="PUF Retry" mask="0x2"/>
            <bitfield name="PUFSTARTUP" caption="PUF Start Up Mode" mask="0x4"/>
            <bitfield name="DICEDIS" caption="Device Identifier Composition Engine Disable" mask="0x8"/>
            <bitfield name="BOOTMODE" caption="Boot Mode" mask="0x10"/>
            <bitfield name="RAM_INIT_ENB" caption="RAM ECC Enable" mask="0x40"/>
            <bitfield name="PUFSCORE" caption="PUF Score Value" mask="0x700" values="BOOT_FLAG__PUFSCORE"/>
            </register>
            <register name="DICE_CDI_INDEX" offset="0x810" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="DICE_CDI_INDEX" caption="" mask="0x7F"/>
            </register>
            <register name="DICE_FW_HASH_INDEX" offset="0x814" rw="RW" size="4" initval="0xFFFFFFFF" caption="Mapped Fuse Register">
            <bitfield name="DICE_FW_HASH_INDEX" caption="" mask="0x7F"/>
            </register>
            <register name="BOOT_GPIOSEL" offset="0x818" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOOT EXTERNAL NOTIFICATION IO PIN REGISTER">
            <bitfield name="GPIOPINSEL" caption="Selects IO Port Pin for Boot External Notification Signal" mask="0x1F"/>
            <bitfield name="GPIOPORTSEL" caption="Selects IO Port for Boot External Notification Signal" mask="0x1E0"/>
            <bitfield name="FLTPOL" caption="Selects IO Port for Boot External Notification Signal" mask="0x200"/>
            <bitfield name="FLTODRAIN" caption="Open Drain Control for Boot External Notification Signal" mask="0x800"/>
            <bitfield name="FLTSLEWLIM" caption="Selects Driver Slew Rate Selection for Boot External Notification Signal" mask="0x3000"/>
            </register>
            <register name="H2PB0_NONSECCLRA" offset="0x81C" rw="RW" size="4" initval="0xFFFFFFFE" caption="Non-Security Clear Register A">
            <bitfield name="NONSEC0" caption="non-security bit for APB Slave k, k=0..31" mask="0x1"/>
            <bitfield name="NONSEC1" caption="non-security bit for APB Slave k, k=0..31" mask="0x2"/>
            <bitfield name="NONSEC2" caption="non-security bit for APB Slave k, k=0..31" mask="0x4"/>
            <bitfield name="NONSEC3" caption="non-security bit for APB Slave k, k=0..31" mask="0x8"/>
            <bitfield name="NONSEC4" caption="non-security bit for APB Slave k, k=0..31" mask="0x10"/>
            <bitfield name="NONSEC5" caption="non-security bit for APB Slave k, k=0..31" mask="0x20"/>
            <bitfield name="NONSEC6" caption="non-security bit for APB Slave k, k=0..31" mask="0x40"/>
            <bitfield name="NONSEC7" caption="non-security bit for APB Slave k, k=0..31" mask="0x80"/>
            <bitfield name="NONSEC8" caption="non-security bit for APB Slave k, k=0..31" mask="0x100"/>
            <bitfield name="NONSEC9" caption="non-security bit for APB Slave k, k=0..31" mask="0x200"/>
            <bitfield name="NONSEC10" caption="non-security bit for APB Slave k, k=0..31" mask="0x400"/>
            <bitfield name="NONSEC11" caption="non-security bit for APB Slave k, k=0..31" mask="0x800"/>
            <bitfield name="NONSEC12" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000"/>
            <bitfield name="NONSEC13" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000"/>
            <bitfield name="NONSEC14" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000"/>
            <bitfield name="NONSEC15" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000"/>
            <bitfield name="NONSEC16" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000"/>
            <bitfield name="NONSEC17" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000"/>
            <bitfield name="NONSEC18" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000"/>
            <bitfield name="NONSEC19" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000"/>
            <bitfield name="NONSEC20" caption="non-security bit for APB Slave k, k=0..31" mask="0x100000"/>
            <bitfield name="NONSEC21" caption="non-security bit for APB Slave k, k=0..31" mask="0x200000"/>
            <bitfield name="NONSEC22" caption="non-security bit for APB Slave k, k=0..31" mask="0x400000"/>
            <bitfield name="NONSEC23" caption="non-security bit for APB Slave k, k=0..31" mask="0x800000"/>
            <bitfield name="NONSEC24" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000000"/>
            <bitfield name="NONSEC25" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000000"/>
            <bitfield name="NONSEC26" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000000"/>
            <bitfield name="NONSEC27" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000000"/>
            <bitfield name="NONSEC28" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000000"/>
            <bitfield name="NONSEC29" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000000"/>
            <bitfield name="NONSEC30" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000000"/>
            <bitfield name="NONSEC31" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000000"/>
            </register>
            <register name="H2PB0_NONSECSETA" offset="0x820" rw="RW" size="4" initval="0x00000001" caption="Non-Security SET Register A">
            <bitfield name="NONSEC0" caption="non-security bit for APB Slave k, k=0..31" mask="0x1"/>
            <bitfield name="NONSEC1" caption="non-security bit for APB Slave k, k=0..31" mask="0x2"/>
            <bitfield name="NONSEC2" caption="non-security bit for APB Slave k, k=0..31" mask="0x4"/>
            <bitfield name="NONSEC3" caption="non-security bit for APB Slave k, k=0..31" mask="0x8"/>
            <bitfield name="NONSEC4" caption="non-security bit for APB Slave k, k=0..31" mask="0x10"/>
            <bitfield name="NONSEC5" caption="non-security bit for APB Slave k, k=0..31" mask="0x20"/>
            <bitfield name="NONSEC6" caption="non-security bit for APB Slave k, k=0..31" mask="0x40"/>
            <bitfield name="NONSEC7" caption="non-security bit for APB Slave k, k=0..31" mask="0x80"/>
            <bitfield name="NONSEC8" caption="non-security bit for APB Slave k, k=0..31" mask="0x100"/>
            <bitfield name="NONSEC9" caption="non-security bit for APB Slave k, k=0..31" mask="0x200"/>
            <bitfield name="NONSEC10" caption="non-security bit for APB Slave k, k=0..31" mask="0x400"/>
            <bitfield name="NONSEC11" caption="non-security bit for APB Slave k, k=0..31" mask="0x800"/>
            <bitfield name="NONSEC12" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000"/>
            <bitfield name="NONSEC13" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000"/>
            <bitfield name="NONSEC14" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000"/>
            <bitfield name="NONSEC15" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000"/>
            <bitfield name="NONSEC16" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000"/>
            <bitfield name="NONSEC17" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000"/>
            <bitfield name="NONSEC18" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000"/>
            <bitfield name="NONSEC19" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000"/>
            <bitfield name="NONSEC20" caption="non-security bit for APB Slave k, k=0..31" mask="0x100000"/>
            <bitfield name="NONSEC21" caption="non-security bit for APB Slave k, k=0..31" mask="0x200000"/>
            <bitfield name="NONSEC22" caption="non-security bit for APB Slave k, k=0..31" mask="0x400000"/>
            <bitfield name="NONSEC23" caption="non-security bit for APB Slave k, k=0..31" mask="0x800000"/>
            <bitfield name="NONSEC24" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000000"/>
            <bitfield name="NONSEC25" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000000"/>
            <bitfield name="NONSEC26" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000000"/>
            <bitfield name="NONSEC27" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000000"/>
            <bitfield name="NONSEC28" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000000"/>
            <bitfield name="NONSEC29" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000000"/>
            <bitfield name="NONSEC30" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000000"/>
            <bitfield name="NONSEC31" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000000"/>
            </register>
            <register name="PAC_WRCTRL_H2PB0" offset="0x830" rw="RW" size="4" initval="0x00000013" caption="Write Control Register">
            <bitfield name="PERID" caption="Peripheral Identifier" mask="0xFF"/>
            <bitfield name="KEY" caption="Peripheral Access Control Key" mask="0xFF0000" values="PAC_WRCTRL_H2PB0__KEY"/>
            </register>
            <register name="H2PB1_NONSECCLRA" offset="0x834" rw="RW" size="4" initval="0xFFFFFFFF" caption="Non-Security Clear Register A">
            <bitfield name="NONSEC0" caption="non-security bit for APB Slave k, k=0..31" mask="0x1"/>
            <bitfield name="NONSEC1" caption="non-security bit for APB Slave k, k=0..31" mask="0x2"/>
            <bitfield name="NONSEC2" caption="non-security bit for APB Slave k, k=0..31" mask="0x4"/>
            <bitfield name="NONSEC3" caption="non-security bit for APB Slave k, k=0..31" mask="0x8"/>
            <bitfield name="NONSEC4" caption="non-security bit for APB Slave k, k=0..31" mask="0x10"/>
            <bitfield name="NONSEC5" caption="non-security bit for APB Slave k, k=0..31" mask="0x20"/>
            <bitfield name="NONSEC6" caption="non-security bit for APB Slave k, k=0..31" mask="0x40"/>
            <bitfield name="NONSEC7" caption="non-security bit for APB Slave k, k=0..31" mask="0x80"/>
            <bitfield name="NONSEC8" caption="non-security bit for APB Slave k, k=0..31" mask="0x100"/>
            <bitfield name="NONSEC9" caption="non-security bit for APB Slave k, k=0..31" mask="0x200"/>
            <bitfield name="NONSEC10" caption="non-security bit for APB Slave k, k=0..31" mask="0x400"/>
            <bitfield name="NONSEC11" caption="non-security bit for APB Slave k, k=0..31" mask="0x800"/>
            <bitfield name="NONSEC12" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000"/>
            <bitfield name="NONSEC13" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000"/>
            <bitfield name="NONSEC14" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000"/>
            <bitfield name="NONSEC15" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000"/>
            <bitfield name="NONSEC16" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000"/>
            <bitfield name="NONSEC17" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000"/>
            <bitfield name="NONSEC18" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000"/>
            <bitfield name="NONSEC19" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000"/>
            <bitfield name="NONSEC20" caption="non-security bit for APB Slave k, k=0..31" mask="0x100000"/>
            <bitfield name="NONSEC21" caption="non-security bit for APB Slave k, k=0..31" mask="0x200000"/>
            <bitfield name="NONSEC22" caption="non-security bit for APB Slave k, k=0..31" mask="0x400000"/>
            <bitfield name="NONSEC23" caption="non-security bit for APB Slave k, k=0..31" mask="0x800000"/>
            <bitfield name="NONSEC24" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000000"/>
            <bitfield name="NONSEC25" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000000"/>
            <bitfield name="NONSEC26" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000000"/>
            <bitfield name="NONSEC27" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000000"/>
            <bitfield name="NONSEC28" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000000"/>
            <bitfield name="NONSEC29" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000000"/>
            <bitfield name="NONSEC30" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000000"/>
            <bitfield name="NONSEC31" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000000"/>
            </register>
            <register name="H2PB1_NONSECSETA" offset="0x838" rw="RW" size="4" initval="0x00000000" caption="Non-Security SET Register A">
            <bitfield name="NONSEC0" caption="non-security bit for APB Slave k, k=0..31" mask="0x1"/>
            <bitfield name="NONSEC1" caption="non-security bit for APB Slave k, k=0..31" mask="0x2"/>
            <bitfield name="NONSEC2" caption="non-security bit for APB Slave k, k=0..31" mask="0x4"/>
            <bitfield name="NONSEC3" caption="non-security bit for APB Slave k, k=0..31" mask="0x8"/>
            <bitfield name="NONSEC4" caption="non-security bit for APB Slave k, k=0..31" mask="0x10"/>
            <bitfield name="NONSEC5" caption="non-security bit for APB Slave k, k=0..31" mask="0x20"/>
            <bitfield name="NONSEC6" caption="non-security bit for APB Slave k, k=0..31" mask="0x40"/>
            <bitfield name="NONSEC7" caption="non-security bit for APB Slave k, k=0..31" mask="0x80"/>
            <bitfield name="NONSEC8" caption="non-security bit for APB Slave k, k=0..31" mask="0x100"/>
            <bitfield name="NONSEC9" caption="non-security bit for APB Slave k, k=0..31" mask="0x200"/>
            <bitfield name="NONSEC10" caption="non-security bit for APB Slave k, k=0..31" mask="0x400"/>
            <bitfield name="NONSEC11" caption="non-security bit for APB Slave k, k=0..31" mask="0x800"/>
            <bitfield name="NONSEC12" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000"/>
            <bitfield name="NONSEC13" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000"/>
            <bitfield name="NONSEC14" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000"/>
            <bitfield name="NONSEC15" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000"/>
            <bitfield name="NONSEC16" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000"/>
            <bitfield name="NONSEC17" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000"/>
            <bitfield name="NONSEC18" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000"/>
            <bitfield name="NONSEC19" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000"/>
            <bitfield name="NONSEC20" caption="non-security bit for APB Slave k, k=0..31" mask="0x100000"/>
            <bitfield name="NONSEC21" caption="non-security bit for APB Slave k, k=0..31" mask="0x200000"/>
            <bitfield name="NONSEC22" caption="non-security bit for APB Slave k, k=0..31" mask="0x400000"/>
            <bitfield name="NONSEC23" caption="non-security bit for APB Slave k, k=0..31" mask="0x800000"/>
            <bitfield name="NONSEC24" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000000"/>
            <bitfield name="NONSEC25" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000000"/>
            <bitfield name="NONSEC26" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000000"/>
            <bitfield name="NONSEC27" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000000"/>
            <bitfield name="NONSEC28" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000000"/>
            <bitfield name="NONSEC29" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000000"/>
            <bitfield name="NONSEC30" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000000"/>
            <bitfield name="NONSEC31" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000000"/>
            </register>
            <register name="PAC_WRCTRL_H2PB1" offset="0x848" rw="RW" size="4" initval="0x0000002E" caption="Write Control Register">
            <bitfield name="PERID" caption="Peripheral Identifier" mask="0xFF"/>
            <bitfield name="KEY" caption="Peripheral Access Control Key" mask="0xFF0000" values="PAC_WRCTRL_H2PB1__KEY"/>
            </register>
            <register name="H2PB2_NONSECCLRA" offset="0x84C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Non-Security Clear Register A">
            <bitfield name="NONSEC0" caption="non-security bit for APB Slave k, k=0..31" mask="0x1"/>
            <bitfield name="NONSEC1" caption="non-security bit for APB Slave k, k=0..31" mask="0x2"/>
            <bitfield name="NONSEC2" caption="non-security bit for APB Slave k, k=0..31" mask="0x4"/>
            <bitfield name="NONSEC3" caption="non-security bit for APB Slave k, k=0..31" mask="0x8"/>
            <bitfield name="NONSEC4" caption="non-security bit for APB Slave k, k=0..31" mask="0x10"/>
            <bitfield name="NONSEC5" caption="non-security bit for APB Slave k, k=0..31" mask="0x20"/>
            <bitfield name="NONSEC6" caption="non-security bit for APB Slave k, k=0..31" mask="0x40"/>
            <bitfield name="NONSEC7" caption="non-security bit for APB Slave k, k=0..31" mask="0x80"/>
            <bitfield name="NONSEC8" caption="non-security bit for APB Slave k, k=0..31" mask="0x100"/>
            <bitfield name="NONSEC9" caption="non-security bit for APB Slave k, k=0..31" mask="0x200"/>
            <bitfield name="NONSEC10" caption="non-security bit for APB Slave k, k=0..31" mask="0x400"/>
            <bitfield name="NONSEC11" caption="non-security bit for APB Slave k, k=0..31" mask="0x800"/>
            <bitfield name="NONSEC12" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000"/>
            <bitfield name="NONSEC13" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000"/>
            <bitfield name="NONSEC14" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000"/>
            <bitfield name="NONSEC15" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000"/>
            <bitfield name="NONSEC16" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000"/>
            <bitfield name="NONSEC17" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000"/>
            <bitfield name="NONSEC18" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000"/>
            <bitfield name="NONSEC19" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000"/>
            <bitfield name="NONSEC20" caption="non-security bit for APB Slave k, k=0..31" mask="0x100000"/>
            <bitfield name="NONSEC21" caption="non-security bit for APB Slave k, k=0..31" mask="0x200000"/>
            <bitfield name="NONSEC22" caption="non-security bit for APB Slave k, k=0..31" mask="0x400000"/>
            <bitfield name="NONSEC23" caption="non-security bit for APB Slave k, k=0..31" mask="0x800000"/>
            <bitfield name="NONSEC24" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000000"/>
            <bitfield name="NONSEC25" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000000"/>
            <bitfield name="NONSEC26" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000000"/>
            <bitfield name="NONSEC27" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000000"/>
            <bitfield name="NONSEC28" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000000"/>
            <bitfield name="NONSEC29" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000000"/>
            <bitfield name="NONSEC30" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000000"/>
            <bitfield name="NONSEC31" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000000"/>
            </register>
            <register name="H2PB2_NONSECSETA" offset="0x850" rw="RW" size="4" initval="0x00000000" caption="Non-Security SET Register A">
            <bitfield name="NONSEC0" caption="non-security bit for APB Slave k, k=0..31" mask="0x1"/>
            <bitfield name="NONSEC1" caption="non-security bit for APB Slave k, k=0..31" mask="0x2"/>
            <bitfield name="NONSEC2" caption="non-security bit for APB Slave k, k=0..31" mask="0x4"/>
            <bitfield name="NONSEC3" caption="non-security bit for APB Slave k, k=0..31" mask="0x8"/>
            <bitfield name="NONSEC4" caption="non-security bit for APB Slave k, k=0..31" mask="0x10"/>
            <bitfield name="NONSEC5" caption="non-security bit for APB Slave k, k=0..31" mask="0x20"/>
            <bitfield name="NONSEC6" caption="non-security bit for APB Slave k, k=0..31" mask="0x40"/>
            <bitfield name="NONSEC7" caption="non-security bit for APB Slave k, k=0..31" mask="0x80"/>
            <bitfield name="NONSEC8" caption="non-security bit for APB Slave k, k=0..31" mask="0x100"/>
            <bitfield name="NONSEC9" caption="non-security bit for APB Slave k, k=0..31" mask="0x200"/>
            <bitfield name="NONSEC10" caption="non-security bit for APB Slave k, k=0..31" mask="0x400"/>
            <bitfield name="NONSEC11" caption="non-security bit for APB Slave k, k=0..31" mask="0x800"/>
            <bitfield name="NONSEC12" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000"/>
            <bitfield name="NONSEC13" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000"/>
            <bitfield name="NONSEC14" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000"/>
            <bitfield name="NONSEC15" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000"/>
            <bitfield name="NONSEC16" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000"/>
            <bitfield name="NONSEC17" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000"/>
            <bitfield name="NONSEC18" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000"/>
            <bitfield name="NONSEC19" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000"/>
            <bitfield name="NONSEC20" caption="non-security bit for APB Slave k, k=0..31" mask="0x100000"/>
            <bitfield name="NONSEC21" caption="non-security bit for APB Slave k, k=0..31" mask="0x200000"/>
            <bitfield name="NONSEC22" caption="non-security bit for APB Slave k, k=0..31" mask="0x400000"/>
            <bitfield name="NONSEC23" caption="non-security bit for APB Slave k, k=0..31" mask="0x800000"/>
            <bitfield name="NONSEC24" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000000"/>
            <bitfield name="NONSEC25" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000000"/>
            <bitfield name="NONSEC26" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000000"/>
            <bitfield name="NONSEC27" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000000"/>
            <bitfield name="NONSEC28" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000000"/>
            <bitfield name="NONSEC29" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000000"/>
            <bitfield name="NONSEC30" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000000"/>
            <bitfield name="NONSEC31" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000000"/>
            </register>
            <register name="PAC_WRCTRL_H2PB2" offset="0x860" rw="RW" size="4" initval="0x0000002F" caption="Write Control Register">
            <bitfield name="PERID" caption="Peripheral Identifier" mask="0xFF"/>
            <bitfield name="KEY" caption="Peripheral Access Control Key" mask="0xFF0000" values="PAC_WRCTRL_H2PB2__KEY"/>
            </register>
            <register name="IDAU_RCTRL_BFM" offset="0x864" rw="RW" size="4" initval="0x5C000000" caption="Region Control">
            <mode name="BLOCK" caption="Block Based Region"/>
            <mode name="WATERMARK" caption="Watermark Based Region"/>
            <bitfield modes="BLOCK" name="ARG" caption="IDAU Region Control BFM Command Argument (Block ID)" mask="0x1F"/>
            <bitfield modes="WATERMARK" name="ARG" caption="IDAU Region Control BFM Command Argument (Watermark)" mask="0xFFFFFF"/>
            <bitfield modes="BLOCK" name="CMD" caption="IDAU Region Control BFM Command" mask="0xFF000000" values="IDAU_RCTRL_BFM_BLOCK__CMD"/>
            <bitfield modes="WATERMARK" name="CMD" caption="IDAU Region Control BFM Command" mask="0xFF000000" values="IDAU_RCTRL_BFM_WATERMARK__CMD"/>
            </register>
            <register name="IDAU_RCTRL_PFMANS" offset="0x868" rw="RW" size="4" initval="0x5C000000" caption="Region Control">
            <mode name="BLOCK" caption="Block Based Region"/>
            <mode name="WATERMARK" caption="Watermark Based Region"/>
            <bitfield modes="BLOCK" name="ARG" caption="IDAU Region Control PFMANS Command Argument (Block ID)" mask="0x1F"/>
            <bitfield modes="WATERMARK" name="ARG" caption="IDAU Region Control PFMAN Command Argument (Watermark)" mask="0xFFFFFF"/>
            <bitfield modes="BLOCK" name="CMD" caption="IDAU Region Control PFMAN Command" mask="0xFF000000" values="IDAU_RCTRL_PFMANS_BLOCK__CMD"/>
            <bitfield modes="WATERMARK" name="CMD" caption="IDAU Region Control PFMAN Command" mask="0xFF000000" values="IDAU_RCTRL_PFMANS_WATERMARK__CMD"/>
            </register>
            <register name="IDAU_RCTRL_PFMANSC" offset="0x86C" rw="RW" size="4" initval="0x5C000000" caption="Region Control">
            <mode name="BLOCK" caption="Block Based Region"/>
            <mode name="WATERMARK" caption="Watermark Based Region"/>
            <bitfield modes="BLOCK" name="ARG" caption="IDAU Region Control PFMANSC Command Argument (Block ID)" mask="0x1F"/>
            <bitfield modes="WATERMARK" name="ARG" caption="IDAU Region Control PFMANSC Command Argument (Watermark)" mask="0xFFFFFF"/>
            <bitfield modes="BLOCK" name="CMD" caption="IDAU Region Control PFMANSC Command" mask="0xFF000000" values="IDAU_RCTRL_PFMANSC_BLOCK__CMD"/>
            <bitfield modes="WATERMARK" name="CMD" caption="IDAU Region Control PFMANSC Command" mask="0xFF000000" values="IDAU_RCTRL_PFMANSC_WATERMARK__CMD"/>
            </register>
            <register name="IDAU_RCTRL_DRM" offset="0x870" rw="RW" size="4" initval="0x5C000000" caption="Region Control">
            <mode name="BLOCK" caption="Block Based Region"/>
            <mode name="WATERMARK" caption="Watermark Based Region"/>
            <bitfield modes="BLOCK" name="ARG" caption="IDAU Region Control DRM Command Argument (Block ID)" mask="0x1F"/>
            <bitfield modes="WATERMARK" name="ARG" caption="IDAU Region Control DRM Command Argument (Watermark)" mask="0xFFFFFF"/>
            <bitfield modes="BLOCK" name="CMD" caption="IDAU Region Control DRM Command" mask="0xFF000000" values="IDAU_RCTRL_DRM_BLOCK__CMD"/>
            <bitfield modes="WATERMARK" name="CMD" caption="IDAU Region Control DRM Command" mask="0xFF000000" values="IDAU_RCTRL_DRM_WATERMARK__CMD"/>
            </register>
            <register name="IDAU_CTRL_EN" offset="0x874" rw="RW" size="4" initval="0xA5010000" caption="Control">
            <bitfield name="CMD" caption="IDAU Enable Command Register" mask="0xFFFF0000" values="IDAU_CTRL_EN__CMD"/>
            </register>
            <register name="IDAU_CTRL_WLCK" offset="0x878" rw="RW" size="4" initval="0xFFFFFFFF" caption="Control">
            <bitfield name="CMD" caption="IDAU Write Lock Command Register" mask="0xFFFF0000" values="IDAU_CTRL_WLCK__CMD"/>
            </register>
            <register name="FCW_CWP" offset="0x87C" rw="RW" size="4" initval="0x00000000" caption="CFM Page Write Protect REGISTER">
            <bitfield name="BC1AWP" caption="Panel 1 Write Protect BootCfg1A" mask="0x1" values="FCW_CWP__BC1AWP"/>
            <bitfield name="BC1WP" caption="Panel 1 Write Protect BootCfg1" mask="0x4" values="FCW_CWP__BC1WP"/>
            <bitfield name="RCWP" caption="Panel 1 Write Protect ROMCfg" mask="0x8" values="FCW_CWP__RCWP"/>
            <bitfield name="VSSWP0" caption="Panel 1 Write Protect VSSn" mask="0x10" values="FCW_CWP__VSSWP"/>
            <bitfield name="VSSWP1" caption="Panel 1 Write Protect VSSn" mask="0x20" values="FCW_CWP__VSSWP"/>
            <bitfield name="BC1AWPLOCK" caption="Panel 1 Lock Write Protection BootCfg1A" mask="0x10000" values="FCW_CWP__BC1AWPLOCK"/>
            <bitfield name="BC1WPLOCK" caption="Panel 1 Lock Write Protection BootCfg1" mask="0x40000" values="FCW_CWP__BC1WPLOCK"/>
            <bitfield name="RCWPLOCK" caption="Panel 1 Lock Write Protection ROMCfg" mask="0x80000" values="FCW_CWP__RCWPLOCK"/>
            <bitfield name="VSSWPLOCK0" caption="Panel 1 Lock Write Protection VSSn" mask="0x100000" values="FCW_CWP__VSSWPLOCK"/>
            <bitfield name="VSSWPLOCK1" caption="Panel 1 Lock Write Protection VSSn" mask="0x200000" values="FCW_CWP__VSSWPLOCK"/>
            </register>
            <register name="FCR_CRP" offset="0x880" rw="RW" size="4" initval="0x00000000" caption="CFM Page Read Protection Register">
            <bitfield name="BC1ARP" caption="Panel 1 Read Protect BootCfg1A" mask="0x1" values="FCR_CRP__BC1ARP"/>
            <bitfield name="BC1RP" caption="Panel 1 Read Protect BootCfg1" mask="0x4" values="FCR_CRP__BC1RP"/>
            <bitfield name="RCRP" caption="Panel 1 Read Protect ROMCfg" mask="0x8" values="FCR_CRP__RCRP"/>
            <bitfield name="VSSRP0" caption="Panel 1 Read Protect VSSn" mask="0x10" values="FCR_CRP__VSSRP"/>
            <bitfield name="VSSRP1" caption="Panel 1 Read Protect VSSn" mask="0x20" values="FCR_CRP__VSSRP"/>
            <bitfield name="BC1ARPLOCK" caption="Panel 1 Lock Read Protection BootCfg1A" mask="0x10000" values="FCR_CRP__BC1ARPLOCK"/>
            <bitfield name="BC1RPLOCK" caption="Panel 1 Lock Read Protection BootCfg1" mask="0x40000" values="FCR_CRP__BC1RPLOCK"/>
            <bitfield name="RCRPLOCK" caption="Panel 1 Lock Read Protection ROMCfg" mask="0x80000" values="FCR_CRP__RCRPLOCK"/>
            <bitfield name="VSSRPLOCK0" caption="Panel 1 Lock Read Protection VSSn" mask="0x100000" values="FCR_CRP__VSSRPLOCK"/>
            <bitfield name="VSSRPLOCK1" caption="Panel 1 Lock Read Protection VSSn" mask="0x200000" values="FCR_CRP__VSSRPLOCK"/>
            </register>
            <register name="FCR_ECCCTRL" offset="0x884" rw="RW" size="4" initval="0x00000070" caption="ECC Control REGISTER">
            <bitfield name="ECCCTL" caption="NVM ECC Mode Control - restricts one or more NVMOPs" mask="0x30" values="FCR_ECCCTRL__ECCCTL"/>
            <bitfield name="ECCUNLCK" caption="NVM ECC Mode Control Unlock" mask="0x40" values="FCR_ECCCTRL__ECCUNLCK"/>
            <bitfield name="SECCNT" caption="Flash SEC Count" mask="0xFF00"/>
            </register>
            <register name="SUPC_BRCFGUSMOR_BOR" offset="0x888" rw="RW" size="4" initval="0x00000000" caption="Boot Rom Configurable SMOR User CFG BOR register">
            <bitfield name="HYST_BOR_VDDIO" caption="Refer to pwr_smor_[nn]_v2 DOS document for details." mask="0x1" values="SUPC_BRCFGUSMOR_BOR__HYST_BOR_VDDIO"/>
            <bitfield name="BOR_TRIP_VDDIO" caption="Nominal BOR Trip, Refer to pwr_smor_[nn]_v2 DOS document for details." mask="0x6" values="SUPC_BRCFGUSMOR_BOR__BOR_TRIP_VDDIO"/>
            <bitfield name="HYST_BOR_VDDREG" caption="Refer to pwr_smor_[nn]_v2 DOS document for details." mask="0x400" values="SUPC_BRCFGUSMOR_BOR__HYST_BOR_VDDREG"/>
            </register>
            <register name="SUPC_BRCFGUDSSMOR" offset="0x890" rw="RW" size="4" initval="0x00000000" caption="Boot Rom Configurable DSSMOR User CFG register">
            <bitfield name="BOR_HYST" caption="Refer to pwr_smor_ds_[nn]_v2 DOS document for details." mask="0x1" values="SUPC_BRCFGUDSSMOR__BOR_HYST"/>
            <bitfield name="BOR_TRIP" caption="Nominal BOR Trip, Refer to pwr_smor_ds_[nn]_v2 DOS document for details." mask="0x6" values="SUPC_BRCFGUDSSMOR__BOR_TRIP"/>
            </register>
            <register name="SUPC_BRCFGUCP0" offset="0x894" rw="RW" size="4" initval="0x00000001" caption="Boot Rom Configurable CHARGE PUMP User CFG register">
            <bitfield name="CP" caption="Refer to vreg_chrg_pump_v4 DOS document for details." mask="0xF" values="SUPC_BRCFGUCP0__CP"/>
            </register>
            <register name="WDT_SETUP" offset="0x898" rw="RW" size="4" initval="0x00000000" caption="">
            <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
            <bitfield name="WEN" caption="Watchdog Timer Window Mode Enable" mask="0x4"/>
            <bitfield name="RUNSTDBY" caption="Run During Standby" mask="0x40"/>
            <bitfield name="ALWAYSON" caption="Always-On" mask="0x80"/>
            <bitfield name="PER" caption="Time-Out Period" mask="0xF00" values="WDT_SETUP__PER"/>
            <bitfield name="WINDOW" caption="Window Mode Time-Out Period" mask="0xF000" values="WDT_SETUP__WINDOW"/>
            <bitfield name="EWOFFSET" caption="Early Warning Interrupt Time Offset" mask="0xF0000" values="WDT_SETUP__EWOFFSET"/>        </register>
      </register-group>
      <register-group name="FUSES_CALOTP" caption="Defines FUSES module data">
        <register name="F1RR" offset="0x0" rw="R" size="4" caption="PANEL 0 REDUNDANCY RECORD 1-0 Register">
          <bitfield name="RR0ADDR" caption="Redundancy Replaced Page Address" mask="0x7F"/>
          <bitfield name="RR0DIS" caption="Redundancy Record 0 enabled" mask="0x8000" values="F1RR__RR0DIS"/>
          <bitfield name="RR1ADDR" caption="Redundancy Replaced Page Address" mask="0x7F0000"/>
          <bitfield name="RR1DIS" caption="Redundancy Record 1 enabled" mask="0x80000000" values="F1RR__RR1DIS"/>
        </register>
        <register name="FCCFG0" offset="0x80" rw="R" size="4" caption="Calibration Configuration 0 Register">
          <bitfield name="CFG_SMOR0" caption="SMOR configuration bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="FCCFG1" offset="0x84" rw="R" size="4" caption="Calibration Configuration 1 Register">
          <bitfield name="CFG_SMOR1" caption="SMOR configuration bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="FCCFG8" offset="0xA0" rw="R" size="4" caption="Calibration Configuration 8 Register">
          <bitfield name="CFG_DS_SMOR_REF" caption="DSSMOR configuration bits" mask="0xFFFF"/>
          <bitfield name="CFG_DS_SMOR_CLK" caption="DSSMOR configuration bits" mask="0xFFFF0000"/>
        </register>
        <register name="FCCFG16" offset="0xC0" rw="R" size="4" caption="Calibration Configuration 16 Register">
          <bitfield name="CFG_DFLL48M" caption="Comparator configuration bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="FCCFG17" offset="0xC4" rw="R" size="4" caption="Calibration Configuration 17 Register">
          <bitfield name="CFG_XTAL_HF" caption="Crystal Oscillator calibration configuration bits" mask="0xFFFF"/>
        </register>
        <register name="FCCFG24" offset="0xE0" rw="R" size="4" caption="Calibration Configuration 24 Register">
          <bitfield name="CFG_CALVREGSW0" caption="99 ma VREG Calibration configuration bits" mask="0xFFFF"/>
        </register>
        <register name="FCCFG27" offset="0xEC" rw="R" size="4" caption="Calibration Configuration 27 Register">
          <bitfield name="CFG_CALVREGRAM" caption="50 ma VREG Calibration configuration bits" mask="0xFFFF0000"/>
        </register>
        <register name="FCCFG28" offset="0xF0" rw="R" size="4" caption="Calibration Configuration 28 Register">
          <bitfield name="CALCP" caption="Charge Pump Calibration  configuration bits for all charge pumps" mask="0xF"/>
          <bitfield name="CALSUPC" caption="RPMU / SUPC configuration bits" mask="0xFF00"/>
        </register>
        <register name="FCCFG29" offset="0xF4" rw="R" size="4" caption="Calibration Configuration 29 Register">
          <bitfield name="CALUSERLDO" caption="User LDO Calibration  configuration bits" mask="0xFF"/>
        </register>
        <register name="FCCFG32" offset="0x100" rw="R" size="4" caption="DSU Device Configuration 0 Register (DEVID)">
          <bitfield name="PFM_SZ" caption="Program Flash Memory (PFM) Size on Device" mask="0xF" values="FCCFG32__PFM_SZ"/>
          <bitfield name="DRM_SZ" caption="Data Ram Memory (DRM) Size on Device" mask="0xFF00" values="FCCFG32__DRM_SZ"/>
          <bitfield name="FPACKAGE" caption="Number of Pins present on the Package" mask="0xF0000" values="FCCFG32__FPACKAGE"/>
          <bitfield name="DEVSEL" caption="Device Variant Configuration" mask="0xFF000000"/>
        </register>
        <register name="FCCFG33" offset="0x104" rw="R" size="4" caption="DSU Device Configuration 1 Register">
          <bitfield name="ME_HSM" caption="Module enables for Variant configuration" mask="0x80" values="FCCFG33__ME_HSM"/>
          <bitfield name="ME_TCC0" caption="Module enables for Variant configuration" mask="0x100" values="FCCFG33__ME_TCC0"/>
          <bitfield name="ME_TCC1" caption="Module enables for Variant configuration" mask="0x200" values="FCCFG33__ME_TCC1"/>
          <bitfield name="ME_TCC2" caption="Module enables for Variant configuration" mask="0x400" values="FCCFG33__ME_TCC2"/>
          <bitfield name="ME_TCC3" caption="Module enables for Variant configuration" mask="0x800" values="FCCFG33__ME_TCC3"/>
          <bitfield name="ME_TCC4" caption="Module enables for Variant configuration" mask="0x1000" values="FCCFG33__ME_TCC4"/>
          <bitfield name="ME_TCC5" caption="Module enables for Variant configuration" mask="0x2000" values="FCCFG33__ME_TCC5"/>
          <bitfield name="ME_TCC6" caption="Module enables for Variant configuration" mask="0x4000" values="FCCFG33__ME_TCC6"/>
          <bitfield name="ME_SERCOM0" caption="Module enables for Variant configuration" mask="0x40000" values="FCCFG33__ME_SERCOM0"/>
          <bitfield name="ME_SERCOM1" caption="Module enables for Variant configuration" mask="0x80000" values="FCCFG33__ME_SERCOM1"/>
          <bitfield name="ME_SERCOM2" caption="Module enables for Variant configuration" mask="0x100000" values="FCCFG33__ME_SERCOM2"/>
          <bitfield name="ME_SERCOM3" caption="Module enables for Variant configuration" mask="0x200000" values="FCCFG33__ME_SERCOM3"/>
          <bitfield name="ME_SERCOM4" caption="Module enables for Variant configuration" mask="0x400000" values="FCCFG33__ME_SERCOM4"/>
          <bitfield name="ME_SERCOM5" caption="Module enables for Variant configuration" mask="0x800000" values="FCCFG33__ME_SERCOM5"/>
          <bitfield name="ME_PTC" caption="Module enables for Variant configuration" mask="0x10000000" values="FCCFG33__ME_PTC"/>
        </register>
        <register name="FCCFG34" offset="0x108" rw="R" size="4" caption="DSU Device Configuration 2 Register">
          <bitfield name="ME_CAN0" caption="Module enables for Variant configuration" mask="0x1" values="FCCFG34__ME_CAN0"/>
          <bitfield name="ME_CAN1" caption="Module enables for Variant configuration" mask="0x2" values="FCCFG34__ME_CAN1"/>
          <bitfield name="ME_USBFS" caption="Module enables for Variant configuration" mask="0x200" values="FCCFG34__ME_USBFS"/>
          <bitfield name="ME_DPA" caption="Module enables for Variant configuration" mask="0x800000" values="FCCFG34__ME_DPA"/>
          <bitfield name="ME_TRAM" caption="Module enables for Variant configuration" mask="0x40000000" values="FCCFG34__ME_TRAM"/>
          <bitfield name="ME_PUF" caption="Module enables for Variant configuration" mask="0x80000000" values="FCCFG34__ME_PUF"/>
        </register>
        <register name="FCCFG49" offset="0x144" rw="R" size="4" caption="Calibration Configuration 49 Register">
          <bitfield name="RAMC_EMAW" caption="Write Time Extra Margin Adjust" mask="0x3" values="FCCFG49__RAMC_EMAW"/>
          <bitfield name="RAMC_EMA" caption="Cycle and Read Time Extra Margin Adjust" mask="0x1C" values="FCCFG49__RAMC_EMA"/>
          <bitfield name="RAMAB_EMAW" caption="Write Time Extra Margin Adjust" mask="0xC0"/>
          <bitfield name="RAMAB_EMA" caption="Cycle and Read Time Extra Margin Adjust" mask="0x700"/>
          <bitfield name="TRAM_EMAW" caption="Write Time Extra Margin Adjust" mask="0x3000"/>
          <bitfield name="TRAM_EMA" caption="Cycle and Read Time Extra Margin Adjust" mask="0x1C000"/>
          <bitfield name="TRAM_EMAS" caption="Sense Amp Extra Margin Adjust" mask="0x20000" values="FCCFG49__TRAM_EMAS"/>
          <bitfield name="BROM_EMA" caption="Cycle and Read Time Extra Margin Adjust" mask="0x700000"/>
          <bitfield name="PUF_EMAW" caption="Write Time Extra Margin Adjust" mask="0x3000000"/>
          <bitfield name="PUF_EMA" caption="Cycle and Read Time Extra Margin Adjust" mask="0x1C000000"/>
          <bitfield name="PUF_EMAS" caption="Sense Amp Extra Margin Adjust" mask="0x20000000" values="FCCFG49__PUF_EMAS"/>
        </register>
        <register name="FCCFG56" offset="0x160" rw="R" size="4" caption="Calibration Configuration 56 Register">
          <bitfield name="BRINGOSC" caption="SUPC Ring-osc depth" mask="0x3" values="FCCFG56__BRINGOSC"/>
          <bitfield name="DIS_BOR12_RAMON" caption="Disable BOR12 (VREGRAM comparator) when RAM are turned ON when leaving sleep mode" mask="0x10"/>
          <bitfield name="DIS_BOR12_VSCALING" caption="Disable BOR12 (VREGRAM comparator) when down voltage scaling is on going from 1.2v to 0.8v to workaround VREG undershoot issue" mask="0x20"/>
          <bitfield name="VLP2FPST" caption="Vreg Low Power to Full Power Stabilization Time" mask="0x30000" values="FCCFG56__VLP2FPST"/>
          <bitfield name="VLPMST" caption="Vreg LP Mode Stabilization Time" mask="0xC0000" values="FCCFG56__VLPMST"/>
          <bitfield name="VTONST" caption="Vreg Turned On Stabilization Time" mask="0x300000" values="FCCFG56__VTONST"/>
          <bitfield name="VPDDST" caption="Vreg Pull Down Disable Stabilization Time" mask="0xC00000" values="FCCFG56__VPDDST"/>
          <bitfield name="VDVSST" caption="Vreg Down Voltage Scaling Stabilization Time" mask="0x3000000" values="FCCFG56__VDVSST"/>
        </register>
        <register name="FCCFG57" offset="0x164" rw="R" size="4" caption="Calibration Configuration 57 Register">
          <bitfield name="DLYVAL" caption="Delay Value" mask="0x7F"/>
          <bitfield name="IGNACK" caption="Ignore Acknowledge" mask="0x80" values="FCCFG57__IGNACK"/>
        </register>
        <register name="FCCFG58" offset="0x168" rw="R" size="4" caption="Calibration Configuration 58 Register">
          <bitfield name="BRINGOSC" caption="Backup Ring Oscillator Size Depth" mask="0x3" values="FCCFG58__BRINGOSC"/>
        </register>
        <register name="FCCFG59" offset="0x16C" rw="R" size="4" caption="Calibration Configuration 59 Register">
          <bitfield name="IDAU_EN" caption="IDAU Enabled" mask="0x1" values="FCCFG59__IDAU_EN"/>
        </register>
        <register name="FCCFG60" offset="0x170" rw="R" size="4" caption="Calibration Configuration 60 Register">
          <bitfield name="PUFRAMDNTIME" caption="PUF RAM Power Down Delay Time" mask="0xFFFFFFFF"/>
        </register>
        <register name="FCCFG61" offset="0x174" rw="R" size="4" caption="Calibration Configuration 61 Register">
          <bitfield name="PUFRAMUPTIME" caption="PUF RAM Power Up Delay Time" mask="0xFFFFFFFF"/>
        </register>
        <register name="FCCFG64" offset="0x180" rw="R" size="4" caption="Calibration Configuration 64 Register">
          <bitfield name="PTC_CALIB_PTC_IBIAS_TRIM" caption="PTC IBIAS TRIM" mask="0x7"/>
          <bitfield name="PTC_CALIB_PTAT_EN" caption="Enable PTAT current" mask="0x8"/>
          <bitfield name="PTC_CALIB_EXT_IBIAS_EN" caption="Enable External Bias" mask="0x10"/>
        </register>
        <register name="FCCFG65" offset="0x184" rw="R" size="4" caption="Calibration Configuration 65 Register">
          <bitfield name="EN_CMBF" caption="Enable Common Mode Power Cycling" mask="0x1"/>
          <bitfield name="EN_DITHER" caption="Enable Dithering" mask="0x4"/>
          <bitfield name="DIS_FAZ" caption="First Auto Zeroing" mask="0x8"/>
          <bitfield name="DIS_SAZ" caption="Second Auto Zeroing" mask="0x10"/>
          <bitfield name="DIS_LAZ" caption="Current Auto Zeroing" mask="0x20"/>
          <bitfield name="EN_RDAC" caption="RDAC Duty Cycle" mask="0x40"/>
          <bitfield name="DBG_SEL" caption="Enable Test Output" mask="0x80"/>
          <bitfield name="SEL_DEL" caption="Select Value to comp_out" mask="0x100"/>
          <bitfield name="T1_DELAY" caption="Programmable delay, selects the delay between regen and latch" mask="0x600"/>
          <bitfield name="TCLK_DIV" caption="Programmable divider for adc_clk_div. The division ratio is 256, 128, 64,32, and 16 going from MSB to LSB." mask="0xF800"/>
          <bitfield name="IADC_1" caption="Controls the current consumption for of the whole ADC" mask="0x300000"/>
          <bitfield name="IADC_2" caption="Controls the current consumption for of the whole ADC." mask="0xC00000"/>
          <bitfield name="ICMP_1" caption="Controls the bias current for 1 stage of the comparator. This will control the resolution needed by comparator. More current means less time but at expense of gain." mask="0x3000000"/>
          <bitfield name="ICMP_2" caption="Controls the bias current for 2 stage of the comparator. This will control the resolution needed by comparator. More current means less time but at expense of gain." mask="0xC000000"/>
          <bitfield name="ICMBF" caption="Controls the bias current for Common mode buffer amplifier (CMBF)" mask="0x30000000"/>
          <bitfield name="EN_ATEST" caption="Enable analog test signals" mask="0x40000000"/>
          <bitfield name="EN_EXT_BIAS" caption="Internal switched capacitor bias current allows to make the bias current proportional to conversion frequency." mask="0x80000000"/>
        </register>
        <register name="FCCFG66" offset="0x188" rw="R" size="4" caption="Calibration Configuration 66 Register">
          <bitfield name="AC_CONFIG" caption="Comparator 0 Calibration Configuration bits.'" mask="0xF"/>
        </register>
        <register name="FCCFG68" offset="0x190" rw="R" size="4" caption="Calibration Configuration 68 Register">
          <bitfield name="TRANSP" caption="USB PAD P Driver Configuration bits.'" mask="0x1F"/>
          <bitfield name="TRANSN" caption="USB PAD N Driver Configuration bits.'" mask="0x7C0"/>
          <bitfield name="TRIM" caption="USB PAD Rise/Fall Configuration bits.'" mask="0x7000"/>
        </register>
      </register-group>
      <value-group name="FRCFGMBIST__MOBH">
        <value name="ENABLED_ANY" caption="MOB runs after any non-BACKUP/HIBERNATE exit reset" value="1"/>
        <value name="ENABLED_POR" caption="MOB runs only after a POR" value="2"/>
        <value name="DISABLED" caption="MOB Disabled" value="3"/>
</value-group>
        <value-group name="BOOT_FLAG__PUFSCORE">
            <value name="0" caption="0" value="0"/>
            <value name="1" caption="1" value="1"/>
            <value name="2" caption="2" value="2"/>
            <value name="3" caption="3" value="3"/>
            <value name="4" caption="4" value="4"/>
            <value name="5" caption="5" value="5"/>
            <value name="6" caption="6" value="6"/>
            <value name="7" caption="7" value="7"/>
        </value-group>
        <value-group name="PAC_WRCTRL_H2PB0__KEY">
            <value name="OFF" caption="OFF - No Action" value="0"/>
            <value name="CLEAR" caption="CLEAR - Clear the peripheral write protection" value="1"/>
            <value name="SET" caption="SET - Set the peripheral write protection" value="2"/>
            <value name="LOCK" caption="LOCK - Set and Lock the write protection state of the peripheral until the next reset" value="3"/>
        </value-group>
        <value-group name="PAC_WRCTRL_H2PB1__KEY">
            <value name="OFF" caption="OFF - No Action" value="0"/>
            <value name="CLEAR" caption="CLEAR - Clear the peripheral write protection" value="1"/>
            <value name="SET" caption="SET - Set the peripheral write protection" value="2"/>
            <value name="LOCK" caption="LOCK - Set and Lock the write protection state of the peripheral until the next reset" value="3"/>
        </value-group>
        <value-group name="PAC_WRCTRL_H2PB2__KEY">
            <value name="OFF" caption="OFF - No Action" value="0"/>
            <value name="CLEAR" caption="CLEAR - Clear the peripheral write protection" value="1"/>
            <value name="SET" caption="SET - Set the peripheral write protection" value="2"/>
            <value name="LOCK" caption="LOCK - Set and Lock the write protection state of the peripheral until the next reset" value="3"/>
        </value-group>
        <value-group name="IDAU_RCTRL_BFM_BLOCK__CMD">
            <value name="CLRNONSEC" caption="Clear IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=0)" value="0x5A"/>
            <value name="SETNONSEC" caption="Set IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=1)" value="0x5B"/>
        </value-group>
        <value-group name="IDAU_RCTRL_BFM_WATERMARK__CMD">
            <value name="WRSZ" caption="Write IDAU region x Size (RSTATUSB[x].SIZE=ARG)" value="0x5C"/>
        </value-group>
        <value-group name="IDAU_RCTRL_PFMANS_BLOCK__CMD">
            <value name="CLRNONSEC" caption="Clear IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=0)" value="0x5A"/>
            <value name="SETNONSEC" caption="Set IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=1)" value="0x5B"/>
        </value-group>
        <value-group name="IDAU_RCTRL_PFMANS_WATERMARK__CMD">
            <value name="WRSZ" caption="Write IDAU region x Size (RSTATUSB[x].SIZE=ARG)" value="0x5C"/>
        </value-group>
        <value-group name="IDAU_RCTRL_PFMANSC_BLOCK__CMD">
            <value name="CLRNONSEC" caption="Clear IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=0)" value="0x5A"/>
            <value name="SETNONSEC" caption="Set IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=1)" value="0x5B"/>
        </value-group>
        <value-group name="IDAU_RCTRL_PFMANSC_WATERMARK__CMD">
            <value name="WRSZ" caption="Write IDAU region x Size (RSTATUSB[x].SIZE=ARG)" value="0x5C"/>
        </value-group>
        <value-group name="IDAU_RCTRL_DRM_BLOCK__CMD">
            <value name="CLRNONSEC" caption="Clear IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=0)" value="0x5A"/>
            <value name="SETNONSEC" caption="Set IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=1)" value="0x5B"/>
        </value-group>
        <value-group name="IDAU_RCTRL_DRM_WATERMARK__CMD">
            <value name="WRSZ" caption="Write IDAU region x Size (RSTATUSB[x].SIZE=ARG)" value="0x5C"/>
        </value-group>
        <value-group name="IDAU_CTRL_EN__CMD">
            <value name="ENABLE" caption="Module Enable" value="0xA501"/>
            <value name="DISABLE" caption="Module Disable" value="0xA502"/>
        </value-group>
        <value-group name="IDAU_CTRL_WLCK__CMD">
            <value name="WLCK" caption="Write Lock" value="0xA503"/>
        </value-group>
        <value-group name="FCW_CWP__BC1AWP">
            <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__BC1WP">
            <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__RCWP">
            <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__VSSWP">
            <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__BC1AWPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__BC1WPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__RCWPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__VSSWPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__BC1ARP">
            <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__BC1RP">
            <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__RCRP">
            <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__VSSRP">
            <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__BC1ARPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__BC1RPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__RCRPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__VSSRPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_ECCCTRL__ECCCTL">
            <value name="STRICT" caption="ECC Writes with ECC Reads (NVMOP = Single Program Operation disabled)" value="0"/>
            <value name="DYNAMIC" caption="Dynamic Writes with Dynamic Reads" value="1"/>
            <value name="ECC" caption="ECC Writes with Dynamic Reads (NVMOP = Single Program Operation disabled)" value="2"/>
            <value name="DISABLE" caption="Dynamic Writes with No Error Check Reads" value="3"/>
        </value-group>
        <value-group name="FCR_ECCCTRL__ECCUNLCK">
            <value name="LOCKED" caption="ECCUNLCK and ECCCTL[1:0] cannot be written" value="0"/>
            <value name="UNLOCKED" caption="ECCUNLCK and ECCCTL[1:0] can be written" value="1"/>
        </value-group>
        <value-group name="SUPC_BRCFGUSMOR_BOR__HYST_BOR_VDDIO">
            <value name="LOW" caption="Low Hysteresis (default)" value="0"/>
            <value name="HIGH" caption="High Hysteresis" value="1"/>
        </value-group>
        <value-group name="SUPC_BRCFGUSMOR_BOR__BOR_TRIP_VDDIO">
            <value name="0" caption="1.68V (default)" value="0"/>
            <value name="1" caption="2.2V" value="1"/>
            <value name="2" caption="2.64V" value="2"/>
            <value name="3" caption="2.93V" value="3"/>
        </value-group>
        <value-group name="SUPC_BRCFGUSMOR_BOR__HYST_BOR_VDDREG">
            <value name="LOW" caption="Low Hysteresis (default)" value="0"/>
            <value name="HIGH" caption="High Hysteresis" value="1"/>
        </value-group>
        <value-group name="SUPC_BRCFGUDSSMOR__BOR_HYST">
            <value name="LOW" caption="Low Hysteresis (default)" value="0"/>
            <value name="HIGH" caption="High Hysteresis" value="1"/>
        </value-group>
        <value-group name="SUPC_BRCFGUDSSMOR__BOR_TRIP">
            <value name="0" caption="1.61V (default)" value="0"/>
            <value name="1" caption="2.12V" value="1"/>
            <value name="2" caption="2.55V" value="2"/>
            <value name="3" caption="2.8V" value="3"/>
        </value-group>
        <value-group name="SUPC_BRCFGUCP0__CP">
            <value name="0" caption="Clock gating trip optimized for low output threshold voltage (3.01V)" value="0"/>
            <value name="1" caption="Clock gating trip optimized for high output threshold voltage (3.2V) (default)" value="1"/>
        </value-group>
        <value-group name="WDT_SETUP__PER">
            <value name="CYC8" caption="8 clock cycles" value="0x0"/>
            <value name="CYC16" caption="16 clock cycles" value="0x1"/>
            <value name="CYC32" caption="32 clock cycles" value="0x2"/>
            <value name="CYC64" caption="64 clock cycles" value="0x3"/>
            <value name="CYC128" caption="128 clock cycles" value="0x4"/>
            <value name="CYC256" caption="256 clock cycles" value="0x5"/>
            <value name="CYC512" caption="512 clock cycles" value="0x6"/>
            <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
            <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
            <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
            <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
            <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
        </value-group>
        <value-group name="WDT_SETUP__WINDOW">
            <value name="CYC8" caption="8 clock cycles" value="0x0"/>
            <value name="CYC16" caption="16 clock cycles" value="0x1"/>
            <value name="CYC32" caption="32 clock cycles" value="0x2"/>
            <value name="CYC64" caption="64 clock cycles" value="0x3"/>
            <value name="CYC128" caption="128 clock cycles" value="0x4"/>
            <value name="CYC256" caption="256 clock cycles" value="0x5"/>
            <value name="CYC512" caption="512 clock cycles" value="0x6"/>
            <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
            <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
            <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
            <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
            <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
        </value-group>
        <value-group name="WDT_SETUP__EWOFFSET">
            <value name="CYC8" caption="8 clock cycles" value="0x0"/>
            <value name="CYC16" caption="16 clock cycles" value="0x1"/>
            <value name="CYC32" caption="32 clock cycles" value="0x2"/>
            <value name="CYC64" caption="64 clock cycles" value="0x3"/>
            <value name="CYC128" caption="128 clock cycles" value="0x4"/>
            <value name="CYC256" caption="256 clock cycles" value="0x5"/>
            <value name="CYC512" caption="512 clock cycles" value="0x6"/>
            <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
            <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
            <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
            <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
            <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>      </value-group>
      <value-group name="FRCFGMBIST__MOBB">
        <value name="ENABLED_ANY" caption="MOB runs after any non-BACKUP/HIBERNATE exit reset" value="1"/>
        <value name="ENABLED_POR" caption="MOB runs only after a POR" value="2"/>
        <value name="DISABLED" caption="MOB Disabled" value="3"/>
</value-group>
        <value-group name="BOOT_FLAG__PUFSCORE">
            <value name="0" caption="0" value="0"/>
            <value name="1" caption="1" value="1"/>
            <value name="2" caption="2" value="2"/>
            <value name="3" caption="3" value="3"/>
            <value name="4" caption="4" value="4"/>
            <value name="5" caption="5" value="5"/>
            <value name="6" caption="6" value="6"/>
            <value name="7" caption="7" value="7"/>
        </value-group>
        <value-group name="PAC_WRCTRL_H2PB0__KEY">
            <value name="OFF" caption="OFF - No Action" value="0"/>
            <value name="CLEAR" caption="CLEAR - Clear the peripheral write protection" value="1"/>
            <value name="SET" caption="SET - Set the peripheral write protection" value="2"/>
            <value name="LOCK" caption="LOCK - Set and Lock the write protection state of the peripheral until the next reset" value="3"/>
        </value-group>
        <value-group name="PAC_WRCTRL_H2PB1__KEY">
            <value name="OFF" caption="OFF - No Action" value="0"/>
            <value name="CLEAR" caption="CLEAR - Clear the peripheral write protection" value="1"/>
            <value name="SET" caption="SET - Set the peripheral write protection" value="2"/>
            <value name="LOCK" caption="LOCK - Set and Lock the write protection state of the peripheral until the next reset" value="3"/>
        </value-group>
        <value-group name="PAC_WRCTRL_H2PB2__KEY">
            <value name="OFF" caption="OFF - No Action" value="0"/>
            <value name="CLEAR" caption="CLEAR - Clear the peripheral write protection" value="1"/>
            <value name="SET" caption="SET - Set the peripheral write protection" value="2"/>
            <value name="LOCK" caption="LOCK - Set and Lock the write protection state of the peripheral until the next reset" value="3"/>
        </value-group>
        <value-group name="IDAU_RCTRL_BFM_BLOCK__CMD">
            <value name="CLRNONSEC" caption="Clear IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=0)" value="0x5A"/>
            <value name="SETNONSEC" caption="Set IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=1)" value="0x5B"/>
        </value-group>
        <value-group name="IDAU_RCTRL_BFM_WATERMARK__CMD">
            <value name="WRSZ" caption="Write IDAU region x Size (RSTATUSB[x].SIZE=ARG)" value="0x5C"/>
        </value-group>
        <value-group name="IDAU_RCTRL_PFMANS_BLOCK__CMD">
            <value name="CLRNONSEC" caption="Clear IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=0)" value="0x5A"/>
            <value name="SETNONSEC" caption="Set IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=1)" value="0x5B"/>
        </value-group>
        <value-group name="IDAU_RCTRL_PFMANS_WATERMARK__CMD">
            <value name="WRSZ" caption="Write IDAU region x Size (RSTATUSB[x].SIZE=ARG)" value="0x5C"/>
        </value-group>
        <value-group name="IDAU_RCTRL_PFMANSC_BLOCK__CMD">
            <value name="CLRNONSEC" caption="Clear IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=0)" value="0x5A"/>
            <value name="SETNONSEC" caption="Set IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=1)" value="0x5B"/>
        </value-group>
        <value-group name="IDAU_RCTRL_PFMANSC_WATERMARK__CMD">
            <value name="WRSZ" caption="Write IDAU region x Size (RSTATUSB[x].SIZE=ARG)" value="0x5C"/>
        </value-group>
        <value-group name="IDAU_RCTRL_DRM_BLOCK__CMD">
            <value name="CLRNONSEC" caption="Clear IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=0)" value="0x5A"/>
            <value name="SETNONSEC" caption="Set IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=1)" value="0x5B"/>
        </value-group>
        <value-group name="IDAU_RCTRL_DRM_WATERMARK__CMD">
            <value name="WRSZ" caption="Write IDAU region x Size (RSTATUSB[x].SIZE=ARG)" value="0x5C"/>
        </value-group>
        <value-group name="IDAU_CTRL_EN__CMD">
            <value name="ENABLE" caption="Module Enable" value="0xA501"/>
            <value name="DISABLE" caption="Module Disable" value="0xA502"/>
        </value-group>
        <value-group name="IDAU_CTRL_WLCK__CMD">
            <value name="WLCK" caption="Write Lock" value="0xA503"/>
        </value-group>
        <value-group name="FCW_CWP__BC1AWP">
            <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__BC1WP">
            <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__RCWP">
            <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__VSSWP">
            <value name="DISABLE" caption="Erase and Write Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Erase and Write Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__BC1AWPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__BC1WPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__RCWPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCW_CWP__VSSWPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Write Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__BC1ARP">
            <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__BC1RP">
            <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__RCRP">
            <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__VSSRP">
            <value name="DISABLE" caption="Read Protection for this Page is Disabled" value="0"/>
            <value name="ENABLE" caption="Read Protection for this Page is Enabled" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__BC1ARPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__BC1RPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__RCRPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_CRP__VSSRPLOCK">
            <value name="UNLOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are NOT Locked and can be modified" value="0"/>
            <value name="LOCKED" caption="The Lock &amp;amp;amp; Read Protect bits for this Page are Locked and cannot be modified" value="1"/>
        </value-group>
        <value-group name="FCR_ECCCTRL__ECCCTL">
            <value name="STRICT" caption="ECC Writes with ECC Reads (NVMOP = Single Program Operation disabled)" value="0"/>
            <value name="DYNAMIC" caption="Dynamic Writes with Dynamic Reads" value="1"/>
            <value name="ECC" caption="ECC Writes with Dynamic Reads (NVMOP = Single Program Operation disabled)" value="2"/>
            <value name="DISABLE" caption="Dynamic Writes with No Error Check Reads" value="3"/>
        </value-group>
        <value-group name="FCR_ECCCTRL__ECCUNLCK">
            <value name="LOCKED" caption="ECCUNLCK and ECCCTL[1:0] cannot be written" value="0"/>
            <value name="UNLOCKED" caption="ECCUNLCK and ECCCTL[1:0] can be written" value="1"/>
        </value-group>
        <value-group name="SUPC_BRCFGUSMOR_BOR__HYST_BOR_VDDIO">
            <value name="LOW" caption="Low Hysteresis (default)" value="0"/>
            <value name="HIGH" caption="High Hysteresis" value="1"/>
        </value-group>
        <value-group name="SUPC_BRCFGUSMOR_BOR__BOR_TRIP_VDDIO">
            <value name="0" caption="1.68V (default)" value="0"/>
            <value name="1" caption="2.2V" value="1"/>
            <value name="2" caption="2.64V" value="2"/>
            <value name="3" caption="2.93V" value="3"/>
        </value-group>
        <value-group name="SUPC_BRCFGUSMOR_BOR__HYST_BOR_VDDREG">
            <value name="LOW" caption="Low Hysteresis (default)" value="0"/>
            <value name="HIGH" caption="High Hysteresis" value="1"/>
        </value-group>
        <value-group name="SUPC_BRCFGUDSSMOR__BOR_HYST">
            <value name="LOW" caption="Low Hysteresis (default)" value="0"/>
            <value name="HIGH" caption="High Hysteresis" value="1"/>
        </value-group>
        <value-group name="SUPC_BRCFGUDSSMOR__BOR_TRIP">
            <value name="0" caption="1.61V (default)" value="0"/>
            <value name="1" caption="2.12V" value="1"/>
            <value name="2" caption="2.55V" value="2"/>
            <value name="3" caption="2.8V" value="3"/>
        </value-group>
        <value-group name="SUPC_BRCFGUCP0__CP">
            <value name="0" caption="Clock gating trip optimized for low output threshold voltage (3.01V)" value="0"/>
            <value name="1" caption="Clock gating trip optimized for high output threshold voltage (3.2V) (default)" value="1"/>
        </value-group>
        <value-group name="WDT_SETUP__PER">
            <value name="CYC8" caption="8 clock cycles" value="0x0"/>
            <value name="CYC16" caption="16 clock cycles" value="0x1"/>
            <value name="CYC32" caption="32 clock cycles" value="0x2"/>
            <value name="CYC64" caption="64 clock cycles" value="0x3"/>
            <value name="CYC128" caption="128 clock cycles" value="0x4"/>
            <value name="CYC256" caption="256 clock cycles" value="0x5"/>
            <value name="CYC512" caption="512 clock cycles" value="0x6"/>
            <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
            <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
            <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
            <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
            <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
        </value-group>
        <value-group name="WDT_SETUP__WINDOW">
            <value name="CYC8" caption="8 clock cycles" value="0x0"/>
            <value name="CYC16" caption="16 clock cycles" value="0x1"/>
            <value name="CYC32" caption="32 clock cycles" value="0x2"/>
            <value name="CYC64" caption="64 clock cycles" value="0x3"/>
            <value name="CYC128" caption="128 clock cycles" value="0x4"/>
            <value name="CYC256" caption="256 clock cycles" value="0x5"/>
            <value name="CYC512" caption="512 clock cycles" value="0x6"/>
            <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
            <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
            <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
            <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
            <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
        </value-group>
        <value-group name="WDT_SETUP__EWOFFSET">
            <value name="CYC8" caption="8 clock cycles" value="0x0"/>
            <value name="CYC16" caption="16 clock cycles" value="0x1"/>
            <value name="CYC32" caption="32 clock cycles" value="0x2"/>
            <value name="CYC64" caption="64 clock cycles" value="0x3"/>
            <value name="CYC128" caption="128 clock cycles" value="0x4"/>
            <value name="CYC256" caption="256 clock cycles" value="0x5"/>
            <value name="CYC512" caption="512 clock cycles" value="0x6"/>
            <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
            <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
            <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
            <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
            <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>      </value-group>
      <value-group name="F1RR__RR0DIS">
        <value name="0" caption="FCR maps the redundant page 0 into the address defined by RR0ADDR" value="0"/>
        <value name="1" caption="Redundant page 0 mapping is Disabled" value="1"/>
      </value-group>
      <value-group name="F1RR__RR1DIS">
        <value name="0" caption="FCR maps the redundant page 1 into the address defined by RR1ADDR" value="0"/>
        <value name="1" caption="Redundant page 1 mapping is Disabled" value="1"/>
      </value-group>
      <value-group name="FCCFG32__PFM_SZ">
        <value name="6" caption="512KB" value="6"/>
      </value-group>
      <value-group name="FCCFG32__DRM_SZ">
        <value name="0" caption="Rsvd" value="0"/>
        <value name="1" caption="128KB" value="1"/>
      </value-group>
      <value-group name="FCCFG32__FPACKAGE">
        <value name="5" caption="48 pins" value="5"/>
        <value name="6" caption="64 pins" value="6"/>
        <value name="7" caption="Rsvd" value="7"/>
        <value name="8" caption="100 pins" value="8"/>
      </value-group>
      <value-group name="FCCFG33__ME_HSM">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_TCC0">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_TCC1">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_TCC2">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_TCC3">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_TCC4">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_TCC5">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_TCC6">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_SERCOM0">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_SERCOM1">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_SERCOM2">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_SERCOM3">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_SERCOM4">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_SERCOM5">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG33__ME_PTC">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG34__ME_CAN0">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG34__ME_CAN1">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG34__ME_USBFS">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG34__ME_DPA">
        <value name="0" caption="DPA is Disabled" value="0"/>
        <value name="1" caption="DPA functions in HSM is Operational" value="1"/>
      </value-group>
      <value-group name="FCCFG34__ME_TRAM">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG34__ME_PUF">
        <value name="0" caption="Module is Disabled" value="0"/>
        <value name="1" caption="Module is Enabled" value="1"/>
      </value-group>
      <value-group name="FCCFG49__RAMC_EMAW">
        <value name="0" caption="Slowest Access" value="0"/>
        <value name="1" caption="" value="1"/>
        <value name="2" caption="" value="2"/>
        <value name="3" caption="Fastest Access; Default (reset)" value="3"/>
      </value-group>
      <value-group name="FCCFG49__RAMC_EMA">
        <value name="0" caption="" value="0"/>
        <value name="1" caption="" value="1"/>
        <value name="2" caption="Slowest Access" value="2"/>
        <value name="3" caption="" value="3"/>
        <value name="4" caption="" value="4"/>
        <value name="5" caption="Fastest Access" value="5"/>
        <value name="6" caption="" value="6"/>
        <value name="7" caption="Default (reset)" value="7"/>
      </value-group>
      <value-group name="FCCFG49__TRAM_EMAS">
        <value name="0" caption="Sense Amp Pulse Not Extended" value="0"/>
        <value name="1" caption="Sense Amp Pulse Extended; Default (reset)" value="1"/>
      </value-group>
      <value-group name="FCCFG49__PUF_EMAS">
        <value name="0" caption="Sense Amp Pulse Not Extended" value="0"/>
        <value name="1" caption="Sense Amp Pulse Extended; Default (reset)" value="1"/>
      </value-group>
      <value-group name="FCCFG56__BRINGOSC">
        <value name="0" caption="Ring oscillator depth is default (DLY0)" value="0"/>
        <value name="1" caption="Ring oscillator depth is default + 1 ORDLY15 (DLY1)" value="1"/>
        <value name="2" caption="Ring oscillator depth is default + 2 ORDLY15 (DLY2)" value="2"/>
        <value name="3" caption="Ring oscillator depth is default + 3 ORDLY15 (DLY3)" value="3"/>
      </value-group>
      <value-group name="FCCFG56__VLP2FPST">
        <value name="0" caption="5us -32 clock cycles based on 6Mhz clock (5US)" value="0"/>
        <value name="1" caption="10us -64 clock cycles based on 6Mhz clock (10US)" value="1"/>
        <value name="2" caption="21us -128 clock cycles based on 6Mhz clock (21US)" value="2"/>
        <value name="3" caption="1.3us -8 clock cycles based on 6Mhz clock (1US)" value="3"/>
      </value-group>
      <value-group name="FCCFG56__VLPMST">
        <value name="0" caption="1.3us -8 clock cycles based on 6Mhz clock (1US)" value="0"/>
        <value name="1" caption="2.6us -16 clock cycles based on 6Mhz clock (2US)" value="1"/>
        <value name="2" caption="5us -32 clock cycles based on 6Mhz clock (5US)" value="2"/>
        <value name="3" caption="0.166us -1 clock cycles based on 6Mhz clock (0US)" value="3"/>
      </value-group>
      <value-group name="FCCFG56__VTONST">
        <value name="0" caption="31us -192 clock cycles based on 6Mhz clock (31US)" value="0"/>
        <value name="1" caption="42us -256 clock cycles based on 6Mhz clock (42US)" value="1"/>
        <value name="2" caption="84us -512 clock cycles based on 6Mhz clock (84US)" value="2"/>
        <value name="3" caption="10.6us -64 clock cycles based on 6Mhz clock (10US)" value="3"/>
      </value-group>
      <value-group name="FCCFG56__VPDDST">
        <value name="0" caption="21us -128 clock cycles based on 6Mhz clock (21US)" value="0"/>
        <value name="1" caption="42us -256 clock cycles based on 6Mhz clock (42US)" value="1"/>
        <value name="2" caption="84us -512 clock cycles based on 6Mhz clock (84US)" value="2"/>
        <value name="3" caption="10.6us -64 clock cycles based on 6Mhz clock (10US)" value="3"/>
      </value-group>
      <value-group name="FCCFG56__VDVSST">
        <value name="0" caption="32us -192 clock cycles based on 6Mhz clock (32US)" value="0"/>
        <value name="1" caption="42us -256 clock cycles based on 6Mhz clock (42US)" value="1"/>
        <value name="2" caption="84us -512 clock cycles based on 6Mhz clock (84US)" value="2"/>
        <value name="3" caption="10us -64 clock cycles based on 6Mhz clock (10US)" value="3"/>
      </value-group>
      <value-group name="FCCFG57__IGNACK">
        <value name="0" caption="Power Switch acknowledge signal is taken into account when entering/exiting retention mode. According to the DLYVAL field, a supplementary delay is also added (from 0 to 127 digital ring oscillator period)" value="0"/>
        <value name="1" caption="Power Switch acknowledge signal is ignored when entering/exiting retention mode, and is replaced by a overflow counter signal clocked on internal digital ring oscillator. The overflow counter is programmable by using the DLYVAL field" value="1"/>
      </value-group>
      <value-group name="FCCFG58__BRINGOSC">
        <value name="0" caption="Ring Oscillator depth is default (DLY0)" value="0"/>
        <value name="1" caption="Ring Oscillator depth is default + 1 ORDLY15 (DLY1)" value="1"/>
        <value name="2" caption="Ring Oscillator depth is default + 2 ORDLU15 (DLY2)" value="2"/>
        <value name="3" caption="Ring Oscillator depth is default + 3 ORDLY15 (DLY3)" value="3"/>
      </value-group>
      <value-group name="FCCFG59__IDAU_EN">
        <value name="0" caption="GC device. All IDAU regions exempt. The boot code will initialize the IDAU, H2PB and PAC as described in Section 2.9.2" value="0"/>
        <value name="1" caption="IDAU regions enabled. The boot code will initialize the IDAU, H2PB and PAC to the values set by customer and referred to in USERCFG as described in Section 2.9.3" value="1"/>
      </value-group>
    </module>
    <module name="GCLK" id="03588" name2="clk_gclk_u2122_v1" version="1d0" caption="Generic Clock Generator">
      <register-group name="GCLK" caption="Generic Clock Generator">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy bit" mask="0x1"/>
          <bitfield name="GENCTRL0" caption="Generic Clock Generator Control 0 Synchronization Busy bit" mask="0x4"/>
          <bitfield name="GENCTRL1" caption="Generic Clock Generator Control 1 Synchronization Busy bit" mask="0x8"/>
          <bitfield name="GENCTRL2" caption="Generic Clock Generator Control 2 Synchronization Busy bit" mask="0x10"/>
          <bitfield name="GENCTRL3" caption="Generic Clock Generator Control 3 Synchronization Busy bit" mask="0x20"/>
          <bitfield name="GENCTRL4" caption="Generic Clock Generator Control 4 Synchronization Busy bit" mask="0x40"/>
          <bitfield name="GENCTRL5" caption="Generic Clock Generator Control 5 Synchronization Busy bit" mask="0x80"/>
          <bitfield name="GENCTRL6" caption="Generic Clock Generator Control 6 Synchronization Busy bit" mask="0x100"/>
          <bitfield name="GENCTRL7" caption="Generic Clock Generator Control 7 Synchronization Busy bit" mask="0x200"/>
          <bitfield name="GENCTRL8" caption="Generic Clock Generator Control 8 Synchronization Busy bit" mask="0x400"/>
          <bitfield name="GENCTRL9" caption="Generic Clock Generator Control 9 Synchronization Busy bit" mask="0x800"/>
          <bitfield name="GENCTRL10" caption="Generic Clock Generator Control 10 Synchronization Busy bit" mask="0x1000"/>
          <bitfield name="GENCTRL11" caption="Generic Clock Generator Control 11 Synchronization Busy bit" mask="0x2000"/>
        </register>
        <register name="GENCTRL" offset="0x20" rw="RW" access="WSYNC" size="4" count="12" initval="0x00000000" caption="Generic Clock Generator Control">
          <bitfield name="SRC" caption="Source Select" mask="0xF" values="GENCTRL__SRC"/>
          <bitfield name="GENEN" caption="Generic Clock Generator Enable" mask="0x100"/>
          <bitfield name="IDC" caption="Improve Duty Cycle" mask="0x200"/>
          <bitfield name="OOV" caption="Output Off Value" mask="0x400"/>
          <bitfield name="OE" caption="Output Enable" mask="0x800"/>
          <bitfield name="DIVSEL" caption="Divide Selection" mask="0x1000" values="GENCTRL__DIVSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x2000"/>
          <bitfield name="DIV" caption="Division Factor" mask="0xFFFF0000"/>
        </register>
        <register name="PCHCTRL" offset="0x80" rw="RW" size="4" count="39" initval="0x00000000" caption="Peripheral Clock Control">
          <bitfield name="GEN" caption="Generic Clock Generator" mask="0xF" values="PCHCTRL__GEN"/>
          <bitfield name="CHEN" caption="Channel Enable" mask="0x40"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x80"/>
        </register>
      </register-group>
      <value-group name="GENCTRL__SRC">
        <value name="XOSC" caption="XOSC oscillator output" value="0x00"/>
        <value name="GCLK_IN" caption="Generator input pad (GCLK_IO)" value="0x01"/>
        <value name="GCLK_GEN1" caption="Generic clock generator 1 output" value="0x02"/>
        <value name="OSCULP32K" caption="OSCULP32K oscillator output" value="0x03"/>
        <value name="XOSC32K" caption="XOSC32K oscillator output" value="0x04"/>
        <value name="DFLL48M" caption="DFLL oscillator output" value="0x05"/>
        <value name="PLL0_CLKOUT1" caption="PLL 0 port CLKOUT1" value="0x06"/>
        <value name="PLL0_CLKOUT2" caption="PLL 0 port CLKOUT2" value="0x07"/>
        <value name="PLL0_CLKOUT3" caption="PLL 0 port CLKOUT3" value="0x08"/>
        <value name="PLL0_CLKOUT4" caption="PLL 0 port CLKOUT4" value="0x09"/>
        <value name="PLL0_CLKOUT5" caption="PLL 0 port CLKOUT5" value="0x0A"/>
      </value-group>
      <value-group name="GENCTRL__DIVSEL">
        <value name="DIV1" caption="Divide input directly by divider factor" value="0"/>
        <value name="DIV2" caption="Divide input by 2^(divider factor+ 1)" value="1"/>
      </value-group>
      <value-group name="PCHCTRL__GEN">
        <value name="GCLK0" caption="Generic clock generator 0" value="0x0"/>
        <value name="GCLK1" caption="Generic clock generator 1" value="0x1"/>
        <value name="GCLK2" caption="Generic clock generator 2" value="0x2"/>
        <value name="GCLK3" caption="Generic clock generator 3" value="0x3"/>
        <value name="GCLK4" caption="Generic clock generator 4" value="0x4"/>
        <value name="GCLK5" caption="Generic clock generator 5" value="0x5"/>
        <value name="GCLK6" caption="Generic clock generator 6" value="0x6"/>
        <value name="GCLK7" caption="Generic clock generator 7" value="0x7"/>
        <value name="GCLK8" caption="Generic clock generator 8" value="0x8"/>
        <value name="GCLK9" caption="Generic clock generator 9" value="0x9"/>
        <value name="GCLK10" caption="Generic clock generator 10" value="0xA"/>
        <value name="GCLK11" caption="Generic clock generator 11" value="0xB"/>
      </value-group>
    </module>
    <module name="H2PB" id="04947" name2="bus_ahb2apb_v1" version="1a0" caption="AHB To APB Bridge">
      <register-group name="H2PB" caption="AHB To APB Bridge">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="H2PB CONTROL Register">
          <bitfield name="PRIV" caption="PRIV privileged access protection bit" mask="0x4"/>
          <bitfield name="SECEN" caption="SECEN security enable bit" mask="0x8"/>
        </register>
        <register name="NONSECCLRA" offset="0x8" rw="RW" size="4" atomic-op="clear:NONSECCLRA" initval="0x00000000" caption="Non-Security Clear Register A">
          <bitfield name="NONSEC0" caption="non-security bit for APB Slave k, k=0..31" mask="0x1"/>
          <bitfield name="NONSEC1" caption="non-security bit for APB Slave k, k=0..31" mask="0x2"/>
          <bitfield name="NONSEC2" caption="non-security bit for APB Slave k, k=0..31" mask="0x4"/>
          <bitfield name="NONSEC3" caption="non-security bit for APB Slave k, k=0..31" mask="0x8"/>
          <bitfield name="NONSEC4" caption="non-security bit for APB Slave k, k=0..31" mask="0x10"/>
          <bitfield name="NONSEC5" caption="non-security bit for APB Slave k, k=0..31" mask="0x20"/>
          <bitfield name="NONSEC6" caption="non-security bit for APB Slave k, k=0..31" mask="0x40"/>
          <bitfield name="NONSEC7" caption="non-security bit for APB Slave k, k=0..31" mask="0x80"/>
          <bitfield name="NONSEC8" caption="non-security bit for APB Slave k, k=0..31" mask="0x100"/>
          <bitfield name="NONSEC9" caption="non-security bit for APB Slave k, k=0..31" mask="0x200"/>
          <bitfield name="NONSEC10" caption="non-security bit for APB Slave k, k=0..31" mask="0x400"/>
          <bitfield name="NONSEC11" caption="non-security bit for APB Slave k, k=0..31" mask="0x800"/>
          <bitfield name="NONSEC12" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000"/>
          <bitfield name="NONSEC13" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000"/>
          <bitfield name="NONSEC14" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000"/>
          <bitfield name="NONSEC15" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000"/>
          <bitfield name="NONSEC16" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000"/>
          <bitfield name="NONSEC17" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000"/>
          <bitfield name="NONSEC18" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000"/>
          <bitfield name="NONSEC19" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000"/>
          <bitfield name="NONSEC20" caption="non-security bit for APB Slave k, k=0..31" mask="0x100000"/>
          <bitfield name="NONSEC21" caption="non-security bit for APB Slave k, k=0..31" mask="0x200000"/>
          <bitfield name="NONSEC22" caption="non-security bit for APB Slave k, k=0..31" mask="0x400000"/>
          <bitfield name="NONSEC23" caption="non-security bit for APB Slave k, k=0..31" mask="0x800000"/>
          <bitfield name="NONSEC24" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000000"/>
          <bitfield name="NONSEC25" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000000"/>
          <bitfield name="NONSEC26" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000000"/>
          <bitfield name="NONSEC27" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000000"/>
          <bitfield name="NONSEC28" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000000"/>
          <bitfield name="NONSEC29" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000000"/>
          <bitfield name="NONSEC30" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000000"/>
          <bitfield name="NONSEC31" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000000"/>
        </register>
        <register name="NONSECSETA" offset="0xC" rw="RW" size="4" atomic-op="set:NONSECSETA" initval="0x00000000" caption="Non-Security SET Register A">
          <bitfield name="NONSEC0" caption="non-security bit for APB Slave k, k=0..31" mask="0x1"/>
          <bitfield name="NONSEC1" caption="non-security bit for APB Slave k, k=0..31" mask="0x2"/>
          <bitfield name="NONSEC2" caption="non-security bit for APB Slave k, k=0..31" mask="0x4"/>
          <bitfield name="NONSEC3" caption="non-security bit for APB Slave k, k=0..31" mask="0x8"/>
          <bitfield name="NONSEC4" caption="non-security bit for APB Slave k, k=0..31" mask="0x10"/>
          <bitfield name="NONSEC5" caption="non-security bit for APB Slave k, k=0..31" mask="0x20"/>
          <bitfield name="NONSEC6" caption="non-security bit for APB Slave k, k=0..31" mask="0x40"/>
          <bitfield name="NONSEC7" caption="non-security bit for APB Slave k, k=0..31" mask="0x80"/>
          <bitfield name="NONSEC8" caption="non-security bit for APB Slave k, k=0..31" mask="0x100"/>
          <bitfield name="NONSEC9" caption="non-security bit for APB Slave k, k=0..31" mask="0x200"/>
          <bitfield name="NONSEC10" caption="non-security bit for APB Slave k, k=0..31" mask="0x400"/>
          <bitfield name="NONSEC11" caption="non-security bit for APB Slave k, k=0..31" mask="0x800"/>
          <bitfield name="NONSEC12" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000"/>
          <bitfield name="NONSEC13" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000"/>
          <bitfield name="NONSEC14" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000"/>
          <bitfield name="NONSEC15" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000"/>
          <bitfield name="NONSEC16" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000"/>
          <bitfield name="NONSEC17" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000"/>
          <bitfield name="NONSEC18" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000"/>
          <bitfield name="NONSEC19" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000"/>
          <bitfield name="NONSEC20" caption="non-security bit for APB Slave k, k=0..31" mask="0x100000"/>
          <bitfield name="NONSEC21" caption="non-security bit for APB Slave k, k=0..31" mask="0x200000"/>
          <bitfield name="NONSEC22" caption="non-security bit for APB Slave k, k=0..31" mask="0x400000"/>
          <bitfield name="NONSEC23" caption="non-security bit for APB Slave k, k=0..31" mask="0x800000"/>
          <bitfield name="NONSEC24" caption="non-security bit for APB Slave k, k=0..31" mask="0x1000000"/>
          <bitfield name="NONSEC25" caption="non-security bit for APB Slave k, k=0..31" mask="0x2000000"/>
          <bitfield name="NONSEC26" caption="non-security bit for APB Slave k, k=0..31" mask="0x4000000"/>
          <bitfield name="NONSEC27" caption="non-security bit for APB Slave k, k=0..31" mask="0x8000000"/>
          <bitfield name="NONSEC28" caption="non-security bit for APB Slave k, k=0..31" mask="0x10000000"/>
          <bitfield name="NONSEC29" caption="non-security bit for APB Slave k, k=0..31" mask="0x20000000"/>
          <bitfield name="NONSEC30" caption="non-security bit for APB Slave k, k=0..31" mask="0x40000000"/>
          <bitfield name="NONSEC31" caption="non-security bit for APB Slave k, k=0..31" mask="0x80000000"/>
        </register>
      </register-group>
    </module>
    <module name="HMATRIX2" id="bus_hmatrix2_v5" name2="bus_hmatrix2_v5" version="5f0" caption="HSB Matrix">
      <register-group name="PRS" size="0x8">
        <register name="PRAS" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Priority A for Slave">
          <bitfield name="M0PR" caption="Master 0 Priority" mask="0x3"/>
          <bitfield name="LQOSEN0" caption="Latency Quality Of Service Enable for Master 0" mask="0x4"/>
          <bitfield name="M1PR" caption="Master 1 Priority" mask="0x30"/>
          <bitfield name="LQOSEN1" caption="Latency Quality Of Service Enable for Master 1" mask="0x40"/>
          <bitfield name="M2PR" caption="Master 2 Priority" mask="0x300"/>
          <bitfield name="LQOSEN2" caption="Latency Quality Of Service Enable for Master 2" mask="0x400"/>
          <bitfield name="M3PR" caption="Master 3 Priority" mask="0x3000"/>
          <bitfield name="LQOSEN3" caption="Latency Quality Of Service Enable for Master 3" mask="0x4000"/>
          <bitfield name="M4PR" caption="Master 4 Priority" mask="0x30000"/>
          <bitfield name="LQOSEN4" caption="Latency Quality Of Service Enable for Master 4" mask="0x40000"/>
          <bitfield name="M5PR" caption="Master 5 Priority" mask="0x300000"/>
          <bitfield name="LQOSEN5" caption="Latency Quality Of Service Enable for Master 5" mask="0x400000"/>
        </register>
      </register-group>
      <register-group name="HMATRIX2" caption="HSB Matrix">
        <register name="MCFG" offset="0x0" rw="RW" size="4" access-size="4" count="6" initval="0x00000002" caption="Master Configuration">
          <bitfield name="ULBT" caption="Undefined Length Burst Type" mask="0x7" values="MCFG__ULBT"/>
        </register>
        <register name="SCFG" offset="0x40" rw="RW" size="4" access-size="4" count="9" initval="0x00000010" caption="Slave Configuration">
          <bitfield name="SLOT_CYCLE" caption="Maximum Number of Allowed Cycles for a Burst" mask="0x1FF"/>
          <bitfield name="DEFMSTR_TYPE" caption="Default Master Type" mask="0x30000" values="SCFG__DEFMSTR_TYPE"/>
          <bitfield name="FIXED_DEFMSTR" caption="Fixed Index of Default Master" mask="0x3C0000"/>
        </register>
        <register-group name="PRS" name-in-module="PRS" offset="0x080" size="0x8" count="9"/>
        <register name="MRCR" offset="0x100" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Master Remap Control">
          <bitfield name="RCB0" caption="Remap Command Bit for Master 0" mask="0x1" values="MRCR__RCB"/>
          <bitfield name="RCB1" caption="Remap Command Bit for Master 1" mask="0x2" values="MRCR__RCB"/>
          <bitfield name="RCB2" caption="Remap Command Bit for Master 2" mask="0x4" values="MRCR__RCB"/>
          <bitfield name="RCB3" caption="Remap Command Bit for Master 3" mask="0x8" values="MRCR__RCB"/>
          <bitfield name="RCB4" caption="Remap Command Bit for Master 4" mask="0x10" values="MRCR__RCB"/>
          <bitfield name="RCB5" caption="Remap Command Bit for Master 5" mask="0x20" values="MRCR__RCB"/>
        </register>
        <register name="SFR" offset="0x110" rw="RW" size="4" access-size="4" count="9" initval="0x00000000" caption="Special Function">
          <bitfield name="SFR" caption="Special Function Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="MEIER" offset="0x150" rw="W" size="4" access-size="4" atomic-op="set:MEIMR" caption="Master Error Interrupt Enable">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20"/>
        </register>
        <register name="MEIDR" offset="0x154" rw="W" size="4" access-size="4" atomic-op="clear:MEIMR" caption="Master Error Interrupt Disable">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20"/>
        </register>
        <register name="MEIMR" offset="0x158" rw="R" size="4" access-size="4" caption="Master Error Interrupt Mask">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20"/>
        </register>
        <register name="MESR" offset="0x15C" rw="R" size="4" access-size="4" atomic-op="clear:MESR" caption="Master Error Status">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20"/>
        </register>
        <register name="MEAR" offset="0x160" rw="R" size="4" access-size="4" count="6" caption="Master Error Address"/>
      </register-group>
      <value-group name="MCFG__ULBT">
        <value name="INFINITE" caption="Infinite Length" value="0"/>
        <value name="SINGLE" caption="Single Access" value="1"/>
        <value name="FOUR_BEAT" caption="Four Beat Burst" value="2"/>
        <value name="EIGHT_BEAT" caption="Eight Beat Burst" value="3"/>
        <value name="SIXTEEN_BEAT" caption="Sixteen Beat Burst" value="4"/>
      </value-group>
      <value-group name="SCFG__DEFMSTR_TYPE">
        <value name="NO_DEFAULT" caption="No Default Master. At the end of current slave access, if no other master request is pending, the slave is deconnected from all masters. This resusts in having a one cycle latency for the first transfer of a burst." value="0"/>
        <value name="LAST_DEFAULT" caption="Last Default Master At the end of current slave access, if no other master request is pending, the slave stay connected with the last master havingaccessed it.This resusts in not having the one cycle latency when the last master re-trying access on the slave." value="1"/>
        <value name="FIXED_DEFAULT" caption="Fixed Default Master At the end of current slave access, if no other master request is pending, the slave connects with fixed master which numberis in FIXED_DEFMSTR register.This resusts in not having the one cycle latency when the fixed master re-trying access on the slave." value="2"/>
      </value-group>
      <value-group name="MRCR__RCB">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
    </module>
    <module name="ICB" id="SYSTEM_IP" version="1.0.0" caption="Implementation Control Block">
      <register-group name="ICB" caption="Implementation Control Block">
        <register name="ICTR" offset="0x4" rw="R" size="4" access-size="4" caption="Interrupt Controller Type Register">
          <bitfield name="INTLINESNUM" caption="Interrupt line set number" mask="0xF"/>
        </register>
        <register name="ACTLR" offset="0x8" rw="RW" size="4" access-size="4" caption="Auxiliary Control Register"/>
      </register-group>
    </module>
    <module name="MCLK" id="04158" name2="clk_mclk_v1" version="1a0" caption="Polaris Main Clock Controller">
      <register-group name="MCLK" caption="Polaris Main Clock Controller">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear Register">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Enable Clear" mask="0x1" values="INTENCLR__CKRDY"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set Register">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Enable Set" mask="0x1" values="INTENSET__CKRDY"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="W" size="4" atomic-op="clear:INTFLAG" initval="0x00000001" caption="Interrupt Flag Status Register">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Flag" mask="0x1"/>
        </register>
        <register name="CLKDIV" offset="0xC" rw="RW" size="4" count="3" initval="0x00000000" caption="Clock Divider Control n Register">
          <bitfield name="DIV" caption="Clock Domain n Division Factor" mask="0xFF" values="CLKDIV__DIV"/>
        </register>
        <register name="CLKMSK" offset="0x3C" rw="RW" size="4" count="9" initval="0x00000000" caption="Peripheral Clock Enable Mask n Register">
          <bitfield name="MASK0" caption="Peripheral Clock Enable Mask" mask="0x1" values="CLKMSK__MASK"/>
          <bitfield name="MASK1" caption="Peripheral Clock Enable Mask" mask="0x2" values="CLKMSK__MASK"/>
          <bitfield name="MASK2" caption="Peripheral Clock Enable Mask" mask="0x4" values="CLKMSK__MASK"/>
          <bitfield name="MASK3" caption="Peripheral Clock Enable Mask" mask="0x8" values="CLKMSK__MASK"/>
          <bitfield name="MASK4" caption="Peripheral Clock Enable Mask" mask="0x10" values="CLKMSK__MASK"/>
          <bitfield name="MASK5" caption="Peripheral Clock Enable Mask" mask="0x20" values="CLKMSK__MASK"/>
          <bitfield name="MASK6" caption="Peripheral Clock Enable Mask" mask="0x40" values="CLKMSK__MASK"/>
          <bitfield name="MASK7" caption="Peripheral Clock Enable Mask" mask="0x80" values="CLKMSK__MASK"/>
          <bitfield name="MASK8" caption="Peripheral Clock Enable Mask" mask="0x100" values="CLKMSK__MASK"/>
          <bitfield name="MASK9" caption="Peripheral Clock Enable Mask" mask="0x200" values="CLKMSK__MASK"/>
          <bitfield name="MASK10" caption="Peripheral Clock Enable Mask" mask="0x400" values="CLKMSK__MASK"/>
          <bitfield name="MASK11" caption="Peripheral Clock Enable Mask" mask="0x800" values="CLKMSK__MASK"/>
          <bitfield name="MASK12" caption="Peripheral Clock Enable Mask" mask="0x1000" values="CLKMSK__MASK"/>
          <bitfield name="MASK13" caption="Peripheral Clock Enable Mask" mask="0x2000" values="CLKMSK__MASK"/>
          <bitfield name="MASK14" caption="Peripheral Clock Enable Mask" mask="0x4000" values="CLKMSK__MASK"/>
          <bitfield name="MASK15" caption="Peripheral Clock Enable Mask" mask="0x8000" values="CLKMSK__MASK"/>
          <bitfield name="MASK16" caption="Peripheral Clock Enable Mask" mask="0x10000" values="CLKMSK__MASK"/>
          <bitfield name="MASK17" caption="Peripheral Clock Enable Mask" mask="0x20000" values="CLKMSK__MASK"/>
          <bitfield name="MASK18" caption="Peripheral Clock Enable Mask" mask="0x40000" values="CLKMSK__MASK"/>
          <bitfield name="MASK19" caption="Peripheral Clock Enable Mask" mask="0x80000" values="CLKMSK__MASK"/>
          <bitfield name="MASK20" caption="Peripheral Clock Enable Mask" mask="0x100000" values="CLKMSK__MASK"/>
          <bitfield name="MASK21" caption="Peripheral Clock Enable Mask" mask="0x200000" values="CLKMSK__MASK"/>
          <bitfield name="MASK22" caption="Peripheral Clock Enable Mask" mask="0x400000" values="CLKMSK__MASK"/>
          <bitfield name="MASK23" caption="Peripheral Clock Enable Mask" mask="0x800000" values="CLKMSK__MASK"/>
          <bitfield name="MASK24" caption="Peripheral Clock Enable Mask" mask="0x1000000" values="CLKMSK__MASK"/>
          <bitfield name="MASK25" caption="Peripheral Clock Enable Mask" mask="0x2000000" values="CLKMSK__MASK"/>
          <bitfield name="MASK26" caption="Peripheral Clock Enable Mask" mask="0x4000000" values="CLKMSK__MASK"/>
          <bitfield name="MASK27" caption="Peripheral Clock Enable Mask" mask="0x8000000" values="CLKMSK__MASK"/>
          <bitfield name="MASK28" caption="Peripheral Clock Enable Mask" mask="0x10000000" values="CLKMSK__MASK"/>
          <bitfield name="MASK29" caption="Peripheral Clock Enable Mask" mask="0x20000000" values="CLKMSK__MASK"/>
          <bitfield name="MASK30" caption="Peripheral Clock Enable Mask" mask="0x40000000" values="CLKMSK__MASK"/>
          <bitfield name="MASK31" caption="Peripheral Clock Enable Mask" mask="0x80000000" values="CLKMSK__MASK"/>
        </register>
      </register-group>
      <value-group name="INTENCLR__CKRDY">
        <value name="0" caption="The Clock Ready interrupt is disabled" value="0"/>
        <value name="1" caption="The Clock Ready interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="INTENSET__CKRDY">
        <value name="0" caption="The Clock Ready interrupt is disabled." value="0"/>
        <value name="1" caption="The Clock Ready interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="CLKDIV__DIV">
        <value name="DIV1" caption="Divide by 1" value="1"/>
        <value name="DIV2" caption="Divide by 2" value="2"/>
        <value name="DIV4" caption="Divide by 4" value="4"/>
        <value name="DIV8" caption="Divide by 8" value="8"/>
        <value name="DIV16" caption="Divide by 16" value="16"/>
        <value name="DIV32" caption="Divide by 32" value="32"/>
        <value name="DIV64" caption="Divide by 64" value="64"/>
        <value name="DIV128" caption="Divide by 128" value="128"/>
      </value-group>
      <value-group name="CLKMSK__MASK">
        <value name="0" caption="Peripheral clock mclk_clk_periph[n*32+x] stopped" value="0"/>
        <value name="1" caption="Peripheral clock mclk_clk_periph[n*32+x] enabled" value="1"/>
      </value-group>
    </module>
    <module name="MCRAMC" id="04921" name2="drm_mcramc_v5" version="5b0" caption="Multi-Channel RAM Controller">
      <register-group name="MCRAMC" caption="Multi-Channel RAM Controller">
        <register name="MCRAMC_CTRLA" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000002" caption="Control Enable A Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="MCRAMC_CTRLA__SWRST"/>
          <bitfield name="ENABLE" caption="ECC Decoder Enable" mask="0x2" values="MCRAMC_CTRLA__ENABLE"/>
          <bitfield name="PRIV" caption="Priviledged Access Enable" mask="0x4"/>
          <bitfield name="WS" caption="Wait State Enable" mask="0x100"/>
        </register>
        <register name="MCRAMC_INTENCLR" offset="0x8" rw="RW" size="4" access-size="4" atomic-op="clear:MCRAMC_INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear Register">
          <bitfield name="SERREN" caption="Single Bit Error Interrupt Enable, Clear" mask="0x1"/>
          <bitfield name="DERREN" caption="Double Bit Error Interrupt Enable, Clear" mask="0x2"/>
        </register>
        <register name="MCRAMC_INTENSET" offset="0xC" rw="RW" size="4" access-size="4" atomic-op="set:MCRAMC_INTENSET" initval="0x00000000" caption="Interrupt Enable Set Register">
          <bitfield name="SERREN" caption="Single Bit Error Interrupt Enable, Set" mask="0x1"/>
          <bitfield name="DERREN" caption="Double Bit Error Interrupt Enable, Set" mask="0x2"/>
        </register>
        <register name="MCRAMC_INTSTA" offset="0x10" rw="RW" size="4" access-size="4" atomic-op="clear:MCRAMC_INTSTA" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="SERR" caption="Single Bit Error" mask="0x1"/>
          <bitfield name="DERR" caption="Double Bit Error" mask="0x2"/>
        </register>
        <register name="MCRAMC_FLTCTRL" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Fault Injection Control Register">
          <bitfield name="FLTEN" caption="Fault Injection Enabled" mask="0x2" values="MCRAMC_FLTCTRL__FLTEN"/>
          <bitfield name="FLTMD" caption="Fault Injection Mode" mask="0x3000"/>
        </register>
        <register name="MCRAMC_FLTPTR" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Fault Injection Pointer Register">
          <bitfield name="FLT1PTR" caption="Single Fault Injection Bit Pointer" mask="0xFF"/>
          <bitfield name="FLT2PTR" caption="Double Fault Injection Bit Pointer" mask="0xFF0000"/>
        </register>
        <register name="MCRAMC_FLTADR" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Fault Injection Address Register">
          <bitfield name="FLTADR" caption="Fault Address Offset" mask="0xFFFFFF"/>
        </register>
        <register name="MCRAMC_ERRCADR" offset="0x20" rw="R" size="4" access-size="4" initval="0x00000000" caption="Error Capture Address Register">
          <bitfield name="ERCADR" caption="ECC SECDED Error Capture Address" mask="0xFFFFFF"/>
        </register>
        <register name="MCRAMC_ERRCPAR" offset="0x24" rw="R" size="4" access-size="4" initval="0x00000000" caption="Error Capture Parity Register">
          <bitfield name="ERCPAR" caption="ECC SECDED Error Capture Parity" mask="0xFF"/>
        </register>
        <register name="MCRAMC_ERRCSYN" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000000" caption="Error Capture Syndrome Register">
          <bitfield name="ERCSYN" caption="ECC SECDED Error Capture Syndrome" mask="0xFF" values="MCRAMC_ERRCSYN__ERCSYN"/>
          <bitfield name="ERR1" caption="ECC Single Bit Error" mask="0x4000"/>
          <bitfield name="ERR2" caption="ECC Double Bit Error" mask="0x8000" values="MCRAMC_ERRCSYN__ERR2"/>
        </register>
        <register name="MCRAMC_VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000510" caption="Version Register">
          <bitfield name="VERSION" caption="MCRAMC Version" mask="0xFFF"/>
          <bitfield name="MFN" caption="Metal Fix Number" mask="0x70000"/>
        </register>
      </register-group>
      <value-group name="MCRAMC_CTRLA__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Reset the MCRAMC. A software-triggered hardware reset of the MCRAMC user interface is performed." value="1"/>
      </value-group>
      <value-group name="MCRAMC_CTRLA__ENABLE">
        <value name="0" caption="ECC decoding is disabled." value="0"/>
        <value name="1" caption="ECC decoding is enabled." value="1"/>
      </value-group>
      <value-group name="MCRAMC_FLTCTRL__FLTEN">
        <value name="0" caption="Disables fault injection." value="0"/>
        <value name="1" caption="Enables fault injection at FLTADR address offset as selected by FLTMD and FLTxPTR." value="1"/>
      </value-group>
      <value-group name="MCRAMC_ERRCSYN__ERCSYN">
        <value name="0" caption="Not a Single bit error." value="0"/>
        <value name="1" caption="Single bit error." value="1"/>
      </value-group>
      <value-group name="MCRAMC_ERRCSYN__ERR2">
        <value name="0" caption="Not a Double bit error." value="0"/>
        <value name="1" caption="Double bit error." value="1"/>
      </value-group>
    </module>
    <module name="MPU" id="SYSTEM_IP" version="1.0.0" caption="Memory Protection Unit">
      <register-group name="MPU" caption="Memory Protection Unit">
        <register name="MPU_TYPE" offset="0x0" rw="R" size="4" access-size="4" caption="MPU Type Register">
          <bitfield name="SEPARATE" caption="Separate instructions and data address regions" mask="0x1"/>
          <bitfield name="DREGION" caption="Number of MPU data regions" mask="0xFF00"/>
        </register>
        <register name="MPU_CTRL" offset="0x4" rw="RW" size="4" access-size="4" caption="MPU Control Register">
          <bitfield name="ENABLE" caption="MPU enable" mask="0x1"/>
          <bitfield name="HFNMIENA" caption="HardFault, NMI enable" mask="0x2"/>
          <bitfield name="PRIVDEFENA" caption="Privileged default enable" mask="0x4"/>
        </register>
        <register name="MPU_RNR" offset="0x8" rw="RW" size="4" access-size="4" caption="MPU Region Number Register">
          <bitfield name="REGION" caption="Selected region number" mask="0xFF"/>
        </register>
        <register name="MPU_RBAR" offset="0xC" rw="RW" size="4" access-size="4" caption="MPU Region Base Address Register">
          <bitfield name="XN" caption="Execute Never" mask="0x1"/>
          <bitfield name="AP" caption="Access permissions" mask="0x6" values="MPU_RBAR__AP"/>
          <bitfield name="SH" caption="Shareability" mask="0x18" values="MPU_RBAR__SH"/>
          <bitfield name="BASE" caption="Base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="MPU_RLAR" offset="0x10" rw="RW" size="4" access-size="4" caption="MPU Region Limit Address Register">
          <bitfield name="EN" caption="Region enable" mask="0x1"/>
          <bitfield name="AttrInd" caption="Attribute Index" mask="0xE"/>
          <bitfield name="LIMIT" caption="Limit address" mask="0xFFFFFFE0"/>
        </register>
        <register name="MPU_MAIR0" offset="0x30" rw="RW" size="4" access-size="4" caption="MPU Memory Attribute Indirection Register 0">
          <bitfield name="Attr0" caption="Attribute of MPU region 0" mask="0xFF"/>
          <bitfield name="Attr1" caption="Attribute of MPU region 1" mask="0xFF00"/>
          <bitfield name="Attr2" caption="Attribute of MPU region 2" mask="0xFF0000"/>
          <bitfield name="Attr3" caption="Attribute of MPU region 3" mask="0xFF000000"/>
        </register>
        <register name="MPU_MAIR1" offset="0x34" rw="RW" size="4" access-size="4" caption="MPU Memory Attribute Indirection Register 1">
          <bitfield name="Attr4" caption="Attribute of MPU region 4" mask="0xFF"/>
          <bitfield name="Attr5" caption="Attribute of MPU region 5" mask="0xFF00"/>
          <bitfield name="Attr6" caption="Attribute of MPU region 6" mask="0xFF0000"/>
          <bitfield name="Attr7" caption="Attribute of MPU region 7" mask="0xFF000000"/>
        </register>
      </register-group>
      <value-group name="MPU_RBAR__AP">
        <value name="RWPRIV" caption="Read/write by privileged code only" value="0"/>
        <value name="RWANY" caption="Read/write by any privilege level" value="1"/>
        <value name="RPRIV" caption="Read-only by privileged code only" value="2"/>
        <value name="RANY" caption="Read-only by any privilege level" value="3"/>
      </value-group>
      <value-group name="MPU_RBAR__SH">
        <value name="NO" caption="Non-shareable" value="0"/>
        <value name="OUTER" caption="Outer shareable" value="2"/>
        <value name="INNER" caption="Inner shareable" value="3"/>
      </value-group>
    </module>
    <module name="NVIC" id="SYSTEM_IP" version="1.0.0" caption="Nested Vectored Interrupt Controller">
      <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
        <register name="NVIC_ISER" offset="0x0" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Set Enable Register n">
          <bitfield name="SETENA" caption="Set enable" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_ICER" offset="0x80" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Clear Enable Register n">
          <bitfield name="CLRENA" caption="Clear enable" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_ISPR" offset="0x100" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Set Pending Register n">
          <bitfield name="SETPEND" caption="Set pending" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_ICPR" offset="0x180" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Clear Pending Register n">
          <bitfield name="CLRPEND" caption="Clear pending" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_IABR" offset="0x200" rw="R" size="4" access-size="4" count="5" caption="Interrupt Active Bit Register n">
          <bitfield name="ACTIVE" caption="Active state" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_ITNS" offset="0x280" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Target Non-secure Register n">
          <bitfield name="ITNS" caption="Interrupt Targets Non-secure" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_IPR" offset="0x300" rw="RW" size="4" access-size="4" count="36" caption="Interrupt Priority Register n">
          <bitfield name="PRI_N0" caption="Priority of interrupt number 4n+0" mask="0xFF"/>
          <bitfield name="PRI_N1" caption="Priority of interrupt number 4n+1" mask="0xFF00"/>
          <bitfield name="PRI_N2" caption="Priority of interrupt number 4n+2" mask="0xFF0000"/>
          <bitfield name="PRI_N3" caption="Priority of interrupt number 4n+3" mask="0xFF000000"/>
        </register>
      </register-group>
    </module>
    <module name="OSC32KCTRL" id="03717" name2="osc_osc32kctrl_u2400_v2" version="2a0" caption="32kHz Oscillators Control">
      <register-group name="OSC32KCTRL" caption="32kHz Oscillators Control">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSC32KFAIL" caption="XOSC32K Clock Failure Detector Interrupt Enable" mask="0x4"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSC32KFAIL" caption="XOSC32K Clock Failure Detector Interrupt Enable" mask="0x4"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready" mask="0x1"/>
          <bitfield name="XOSC32KFAIL" caption="XOSC32K Clock Failure Detector" mask="0x4"/>
        </register>
        <register name="STATUS" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Power and Clocks Status">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready" mask="0x1"/>
          <bitfield name="XOSC32KFAIL" caption="XOSC32K Clock Failure Detector" mask="0x4"/>
          <bitfield name="XOSC32KSW" caption="XOSC32K Clock switch" mask="0x8"/>
        </register>
        <register name="CLKSELCTRL" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Clock Selection Control">
          <bitfield name="RTCSEL" caption="RTC Clock Selection" mask="0x3" values="CLKSELCTRL__RTCSEL"/>
          <bitfield name="HSMSEL" caption="HSM Clock Selection" mask="0x30" values="CLKSELCTRL__HSMSEL"/>
        </register>
        <register name="CFDCTRL" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Clock Failure Detector Control">
          <bitfield name="CFDEN" caption="Clock Failure Detector Enable" mask="0x1"/>
          <bitfield name="SWBACK" caption="Clock Switch Back" mask="0x2"/>
          <bitfield name="CFDPRESC" caption="Clock Failure Detector Prescaler" mask="0x4"/>
        </register>
        <register name="EVCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="CFDEO" caption="Clock Failure Detector Event Output Enable" mask="0x1"/>
        </register>
        <register name="XOSC32K" offset="0x1C" rw="RW" size="4" initval="0x00200080" caption="32kHz External Crystal Oscillator (XOSC32K) Control">
          <bitfield name="ENABLE" caption="Oscillator Enable" mask="0x2"/>
          <bitfield name="XTALEN" caption="Crystal Oscillator Enable" mask="0x4"/>
          <bitfield name="ONDEMAND" caption="On Demand Mode" mask="0x80"/>
          <bitfield name="STARTUP" caption="Startup Mode" mask="0xF00" values="XOSC32K__STARTUP"/>
          <bitfield name="ENSL" caption="Enable Servo Loop" mask="0x10000"/>
          <bitfield name="BOOST" caption="Gain Boost" mask="0x20000"/>
          <bitfield name="CGM" caption="Control Gain Mode" mask="0x3C0000" values="XOSC32K__CGM"/>
          <bitfield name="CTRLX" caption="Extended Control" mask="0xF000000"/>
        </register>
      </register-group>
      <value-group name="CLKSELCTRL__RTCSEL">
        <value name="ULP32K" caption="32.768kHz from 32kHz internal ULP oscillator" value="0x0"/>
        <value name="ULP1K" caption="1.024kHz from 32kHz internal ULP oscillator" value="0x1"/>
        <value name="XOSC32K" caption="32.768kHz from 32.768kHz external crystal oscillator" value="0x2"/>
        <value name="XOSC1K" caption="1.024kHz from 32.768kHz internal oscillator" value="0x3"/>
      </value-group>
      <value-group name="CLKSELCTRL__HSMSEL">
        <value name="ULP32K" caption="32.768kHz from 32kHz internal ULP oscillator" value="0x0"/>
        <value name="XOSC32K" caption="32.768kHz from 32.768kHz external crystal oscillator" value="0x2"/>
      </value-group>
      <value-group name="XOSC32K__STARTUP">
        <value name="1CYCLE" caption="1 ULP clock cycle" value="0x0"/>
        <value name="16CYCLES" caption="16 ULP clock cycles" value="0x1"/>
        <value name="32CYCLES" caption="32 ULP clock cycles" value="0x2"/>
        <value name="2048CYCLES" caption="2048 ULP clock cycles" value="0x3"/>
        <value name="4096CYCLES" caption="4096 ULP clock cycles" value="0x4"/>
        <value name="8192CYCLES" caption="8192 ULP clock cycles" value="0x5"/>
        <value name="16384CYCLES" caption="16384 ULP clock cycles" value="0x6"/>
        <value name="32768CYCLES" caption="32768 ULP clock cycles" value="0x7"/>
        <value name="65536CYCLES" caption="65536 ULP clock cycles" value="0x8"/>
        <value name="131072CYCLES" caption="131072 ULP clock cycles" value="0x9"/>
        <value name="262144CYCLES" caption="262144 ULP clock cycles" value="0xA"/>
      </value-group>
      <value-group name="XOSC32K__CGM">
        <value name="CGM0" caption="The lower Control Gain Mode value" value="0x0"/>
        <value name="CGM1" caption="A higher Control Gain Mode value than CGM0" value="0x1"/>
        <value name="CGM2" caption="A higher Control Gain Mode value than CGM1" value="0x2"/>
        <value name="CGM3" caption="A higher Control Gain Mode value than CGM2" value="0x3"/>
        <value name="CGM4" caption="A higher Control Gain Mode value than CGM3" value="0x4"/>
        <value name="CGM5" caption="A higher Control Gain Mode value than CGM4" value="0x5"/>
        <value name="CGM6" caption="A higher Control Gain Mode value than CGM5" value="0x6"/>
        <value name="CGM7" caption="A higher Control Gain Mode value than CGM6" value="0x7"/>
        <value name="CGM8" caption="A higher Control Gain Mode value than CGM7" value="0x8"/>
        <value name="CGM9" caption="A higher Control Gain Mode value than CGM8" value="0x9"/>
        <value name="CGM10" caption="A higher Control Gain Mode value than CGM9" value="0xA"/>
        <value name="CGM11" caption="A higher Control Gain Mode value than CGM10" value="0xB"/>
        <value name="CGM12" caption="A higher Control Gain Mode value than CGM11" value="0xC"/>
        <value name="CGM13" caption="A higher Control Gain Mode value than CGM12" value="0xD"/>
        <value name="CGM14" caption="A higher Control Gain Mode value than CGM13" value="0xE"/>
        <value name="CGM15" caption="The highest Control Gain Mode value" value="0xF"/>
      </value-group>
    </module>
    <module name="OSCCTRL" id="03718" name2="osc_oscctrl_u2401_v2" version="2b0" caption="Oscillators Control">
      <register-group name="OSCCTRL" caption="Oscillators Control">
        <register name="EVCTRL" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="CFDEO" caption="Clock Failure Detector Event Output Enable" mask="0x1"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="XOSCRDY" caption="XOSC Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Startup Failure Interrupt Enable" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC Clock Failure Interrupt Enable" mask="0x4"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready Interrupt Enable" mask="0x100"/>
          <bitfield name="DFLLLOCK" caption="DFLL Lock Interrupt Enable" mask="0x200"/>
          <bitfield name="DFLLOVF" caption="DFLL Tuner Overflow Interrupt Enable" mask="0x400"/>
          <bitfield name="DFLLUNF" caption="DFLL Tuner Underflow Interrupt Enable" mask="0x800"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped Interrupt Enable" mask="0x1000"/>
          <bitfield name="DFLLFAIL" caption="DFLL Startup Failure Interrupt Enable" mask="0x2000"/>
          <bitfield name="PLL0LOCKR" caption="PLL 0 Lock Rise Interrupt Enable" mask="0x1000000"/>
          <bitfield name="PLL0LOCKF" caption="PLL 0 Lock Fall Interrupt Enable" mask="0x2000000"/>
        </register>
        <register name="INTENSET" offset="0x8" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="XOSCRDY" caption="XOSC Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Startup Failure Interrupt Enable" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC Clock Failure Interrupt Enable" mask="0x4"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready Interrupt Enable" mask="0x100"/>
          <bitfield name="DFLLLOCK" caption="DFLL Lock Interrupt Enable" mask="0x200"/>
          <bitfield name="DFLLOVF" caption="DFLL Tuner Overflow Interrupt Enable" mask="0x400"/>
          <bitfield name="DFLLUNF" caption="DFLL Tuner Underflow Interrupt Enable" mask="0x800"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped Interrupt Enable" mask="0x1000"/>
          <bitfield name="DFLLFAIL" caption="DFLL Startup Failure Interrupt Enable" mask="0x2000"/>
          <bitfield name="PLL0LOCKR" caption="PLL 0 Lock Rise Interrupt Enable" mask="0x1000000"/>
          <bitfield name="PLL0LOCKF" caption="PLL 0 Lock Fall Interrupt Enable" mask="0x2000000"/>
        </register>
        <register name="INTFLAG" offset="0xC" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="XOSCRDY" caption="XOSC Ready" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Startup Failure" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC Clock Failure" mask="0x4"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready" mask="0x100"/>
          <bitfield name="DFLLLOCK" caption="DFLL Lock" mask="0x200"/>
          <bitfield name="DFLLOVF" caption="DFLL Tuner Overflow" mask="0x400"/>
          <bitfield name="DFLLUNF" caption="DFLL Tuner Underflow" mask="0x800"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped" mask="0x1000"/>
          <bitfield name="DFLLFAIL" caption="DFLL Startup Failure" mask="0x2000"/>
          <bitfield name="PLL0LOCKR" caption="PLL 0 Lock Rise" mask="0x1000000"/>
          <bitfield name="PLL0LOCKF" caption="PLL 0 Lock Fall" mask="0x2000000"/>
        </register>
        <register name="STATUS" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Status">
          <bitfield name="XOSCRDY" caption="XOSC Ready" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Startup Failure" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC Clock Failure" mask="0x4"/>
          <bitfield name="XOSCCKSW" caption="XOSC Clock Switch" mask="0x8"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready" mask="0x100"/>
          <bitfield name="DFLLLOCK" caption="DFLL Lock" mask="0x200"/>
          <bitfield name="DFLLOVF" caption="DFLL Tuner Overflow" mask="0x400"/>
          <bitfield name="DFLLUNF" caption="DFLL Tuner Underflow" mask="0x800"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped" mask="0x1000"/>
          <bitfield name="DFLLFAIL" caption="DFLL Startup Failure" mask="0x2000"/>
          <bitfield name="PLL0LOCK" caption="PLL 0 Lock" mask="0x1000000"/>
        </register>
        <register name="XOSCCTRLA" offset="0x14" rw="RW" size="4" initval="0x00000D00" caption="External Multipurpose Crystal Oscillator Control A">
          <bitfield name="ENABLE" caption="Oscillator Enable" mask="0x2"/>
          <bitfield name="AGC" caption="Auto Gain Control Loop Enable" mask="0x4"/>
          <bitfield name="XTALEN" caption="Crystal Oscillator Enable" mask="0x8"/>
          <bitfield name="CFDEN" caption="Clock Failure Detector Enable" mask="0x10"/>
          <bitfield name="SWBEN" caption="Xosc Clock Switch Back Enable" mask="0x20"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="STARTUP" caption="Start-Up Time" mask="0xF00" values="XOSCCTRLA__STARTUP"/>
          <bitfield name="CFDPRESC" caption="Clock Failure Detector Prescaler" mask="0xF0000" values="XOSCCTRLA__CFDPRESC"/>
          <bitfield name="USBHSDIV" caption="USBHS Referrence Clock Division" mask="0x3000000" values="XOSCCTRLA__USBHSDIV"/>
          <bitfield name="WRTLOCK" caption="Write Lock for CTRLA register" mask="0x80000000"/>
        </register>
        <register name="XOSCCTRLB" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="External Multipurpose Crystal Oscillator Control B">
          <bitfield name="USRCFG" caption="User Configuration Control Bits" mask="0xFF"/>
          <bitfield name="WRTLOCK" caption="Write Lock for CTRLB register" mask="0x80000000"/>
        </register>
        <register name="DFLLCTRLA" offset="0x2C" rw="RW" size="4" initval="0x00000082" caption="DFLL48M Control A">
          <bitfield name="ENABLE" caption="DFLL Enable" mask="0x2"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x4"/>
          <bitfield name="LOWFREQ" caption="Low Frequency Mode" mask="0x8"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
        </register>
        <register name="DFLLCTRLB" offset="0x30" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="DFLL48M Control B">
          <bitfield name="LOOPEN" caption="Operating Mode Selection" mask="0x1"/>
          <bitfield name="STABLE" caption="Stable DFLL Frequency" mask="0x2"/>
          <bitfield name="LLAW" caption="Lose Lock After Wake" mask="0x4"/>
          <bitfield name="USBCRM" caption="USB Clock Recovery Mode" mask="0x8"/>
          <bitfield name="CCDIS" caption="Chill Cycle Disable" mask="0x10"/>
          <bitfield name="QLDIS" caption="Quick Lock Disable" mask="0x20"/>
          <bitfield name="WAITLOCK" caption="Wait Lock" mask="0x80"/>
        </register>
        <register name="DFLLTUNE" offset="0x34" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="DFLL48M Tune">
          <bitfield name="TUNE" caption="Tune Value" mask="0x7F"/>
        </register>
        <register name="DFLLDIFF" offset="0x38" rw="R" access="RSYNC" size="4" initval="0x00000000" caption="DFLL48M Diff">
          <bitfield name="DIFF" caption="Multiplication Ratio Difference" mask="0xFFFF"/>
        </register>
        <register name="DFLLMUL" offset="0x3C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="DFLL48M Multiplier">
          <bitfield name="MUL" caption="DFLL Multiply Factor" mask="0xFFFF"/>
          <bitfield name="STEP" caption="Tune Maximum Step" mask="0x7F0000"/>
        </register>
        <register name="PLL0CTRL" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="PLL Control">
          <bitfield name="ENABLE" caption="PLL Enable" mask="0x2"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x4"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="REFSEL" caption="Reference selection" mask="0x700" values="PLL0CTRL__REFSEL"/>
          <bitfield name="BWSEL" caption="Bandwidth selection" mask="0x3800" values="PLL0CTRL__BWSEL"/>
        </register>
        <register name="PLL0FBDIV" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="PLL Feed-Back Divider">
          <bitfield name="FBDIV" caption="PLL Feed-Back Divider Factor" mask="0x3FF"/>
        </register>
        <register name="PLL0REFDIV" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="PLL reference divider">
          <bitfield name="REFDIV" caption="PLL reference division factor" mask="0x3F"/>
        </register>
        <register name="PLL0POSTDIVA" offset="0x4C" rw="RW" size="4" initval="0x20202020" caption="PLL output clock divider A">
          <bitfield name="POSTDIV0" caption="PLL output 0 clock division factor" mask="0x3F"/>
          <bitfield name="OUTEN0" caption="PLL output 0 enable" mask="0x80"/>
          <bitfield name="POSTDIV1" caption="PLL output 0 clock division factor" mask="0x3F00"/>
          <bitfield name="OUTEN1" caption="PLL output 0 enable" mask="0x8000"/>
          <bitfield name="POSTDIV2" caption="PLL output 0 clock division factor" mask="0x3F0000"/>
          <bitfield name="OUTEN2" caption="PLL output 0 enable" mask="0x800000"/>
          <bitfield name="POSTDIV3" caption="PLL output 0 clock division factor" mask="0x3F000000"/>
          <bitfield name="OUTEN3" caption="PLL output 0 enable" mask="0x80000000"/>
        </register>
        <register name="PLL0POSTDIVB" offset="0x50" rw="RW" size="4" initval="0x00000020" caption="PLL output clock divider B">
          <bitfield name="POSTDIV4" caption="PLL output 4 clock division factor" mask="0x3F"/>
          <bitfield name="OUTEN4" caption="PLL output 4 enable" mask="0x80"/>
        </register>
        <register name="SYNCBUSY" offset="0x78" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="DFLLENABLE" caption="DFLL48M ENABLE Synchronization Busy" mask="0x2"/>
          <bitfield name="DFLLCTRLB" caption="DFLLCTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="DFLLTUNE" caption="DFLLTUNE Synchronization Busy" mask="0x8"/>
          <bitfield name="DFLLDIFF" caption="DFLLDIFF Synchronization Busy" mask="0x10"/>
          <bitfield name="DFLLMUL" caption="DFLLMUL Synchronization Busy" mask="0x20"/>
          <bitfield name="FRACDIV0" caption="FRACDIV0 Synchronization Busy" mask="0x40"/>
          <bitfield name="FRACDIV1" caption="FRACDIV1 Synchronization Busy" mask="0x80"/>
        </register>
        <register name="XOSCCAL" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="XOSC Calibration Register">
          <mode name="DEFAULT"/>
          <mode name="FUSES_OSC_XTAL_HF_AGC_V2"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="FTRANS" caption="Fine Transconductance programmability for Oscillator" mask="0x3"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="KICKEREN" caption="Kicker enable" mask="0x4"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="ENVAMP" caption="envelope amplitude at osci" mask="0x8"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="HYST" caption="loop hysteresis control" mask="0x10"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="CMSEL" caption="clock buffer common mode selection" mask="0x20"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="FLIPPOL" caption="flip output clock polarity" mask="0x40"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="REDGAIN" caption="reduce gain control timer" mask="0x100"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="REDOSC" caption="reduce oscillation debug counter" mask="0x200"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="SPARES" caption="Spare bits" mask="0xFC00"/>
          <bitfield modes="DEFAULT" name="CAL" caption="XOSC Calibration" mask="0xFFFF"/>
        </register>
        <register name="RC48MCAL0" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="RC48M Calibration 0">
          <mode name="DEFAULT"/>
          <mode name="FUSES_OSC_RC48MHZ_V1"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="temp_trim_mv" caption="Temp trim value" mask="0x3F"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="proc_trim_mv" caption="Proc trim value" mask="0x3FC0"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="iosc_boost" caption="IOSC boost" mask="0x10000"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="out_buf_sel" caption="Output buffer select" mask="0x20000"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="ldo_vout_boost" caption="LDO VOUT boost" mask="0x40000"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="cmp_8m_lp" caption="Comparator 8MHz low-power" mask="0x80000"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="cmp_pwr_ctrl" caption="Comparator power control" mask="0x700000"/>
          <bitfield modes="DEFAULT" name="CAL" caption="RC48M Calibration" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="XOSCCTRLA__STARTUP">
        <value name="CYCLE1" caption="31 us" value="0"/>
        <value name="CYCLE2" caption="61 us" value="1"/>
        <value name="CYCLE4" caption="122 us" value="2"/>
        <value name="CYCLE8" caption="244 us" value="3"/>
        <value name="CYCLE16" caption="488 us" value="4"/>
        <value name="CYCLE32" caption="977 us" value="5"/>
        <value name="CYCLE64" caption="1953 us" value="6"/>
        <value name="CYCLE128" caption="3906 us" value="7"/>
        <value name="CYCLE256" caption="7813 us" value="8"/>
        <value name="CYCLE512" caption="15625 us" value="9"/>
        <value name="CYCLE1024" caption="31250 us" value="10"/>
        <value name="CYCLE2048" caption="62500 us" value="11"/>
        <value name="CYCLE4096" caption="125000 us" value="12"/>
        <value name="CYCLE8192" caption="250000 us" value="13"/>
        <value name="CYCLE16384" caption="500000 us" value="14"/>
        <value name="CYCLE32768" caption="1000000 us" value="15"/>
      </value-group>
      <value-group name="XOSCCTRLA__CFDPRESC">
        <value name="DIV1" caption="48 MHz" value="0"/>
        <value name="DIV2" caption="24 MHz" value="1"/>
        <value name="DIV4" caption="12 MHz" value="2"/>
        <value name="DIV8" caption="6 MHz" value="3"/>
        <value name="DIV16" caption="3 MHz" value="4"/>
        <value name="DIV32" caption="1.5 MHz" value="5"/>
        <value name="DIV64" caption="0.75 MHz" value="6"/>
        <value name="DIV128" caption="0.375 MHz" value="7"/>
        <value name="DIV256" caption="187.5 KHz" value="8"/>
        <value name="DIV512" caption="93.75 KHz" value="9"/>
        <value name="DIV1024" caption="46.875 KHz" value="10"/>
        <value name="DIV2048" caption="23.437 KHz" value="11"/>
        <value name="DIV4096" caption="11.718 KHz" value="12"/>
        <value name="DIV8192" caption="5.85 KHz" value="13"/>
        <value name="DIV16384" caption="2.92 KHz" value="14"/>
        <value name="DIV32768" caption="1.46 KHz" value="15"/>
      </value-group>
      <value-group name="XOSCCTRLA__USBHSDIV">
        <value name="DIS" caption="USBHS PLL reference XOSC clock is disabled" value="0"/>
        <value name="DIV1" caption="USBHS PLL reference XOSC clock is divided by 1" value="1"/>
        <value name="DIV2" caption="USBHS PLL reference XOSC clock is divided by 2" value="2"/>
        <value name="DIV4" caption="USBHS PLL reference XOSC clock is divided by 4" value="3"/>
      </value-group>
      <value-group name="PLL0CTRL__REFSEL">
        <value name="GCLK" caption="Dedicated GCLK clock reference" value="0x0"/>
        <value name="XOSC" caption="XOSC clock reference" value="0x1"/>
        <value name="DFLL48M" caption="DFLL48M clock reference" value="0x2"/>
      </value-group>
      <value-group name="PLL0CTRL__BWSEL">
        <value name="BWSEL0" caption="TBD" value="0x0"/>
        <value name="BWSEL1" caption="TBD" value="0x1"/>
        <value name="BWSEL2" caption="TBD" value="0x2"/>
        <value name="BWSEL3" caption="TBD" value="0x3"/>
        <value name="BWSEL4" caption="TBD" value="0x4"/>
        <value name="BWSEL5" caption="TBD" value="0x5"/>
        <value name="BWSEL6" caption="TBD" value="0x6"/>
        <value name="BWSEL7" caption="TBD" value="0x7"/>
      </value-group>
    </module>
    <module name="PAC" id="04298" name2="sec_pac_apb_v1" version="1a0" caption="Peripheral Access Controller">
      <register-group name="PAC" caption="Peripheral Access Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A Register">
          <bitfield name="PRIV" caption="Privileged Access Only" mask="0x4" values="CTRLA__PRIV"/>
        </register>
        <register name="WRCTRL" offset="0x4" rw="W" size="4" initval="0x00000000" caption="Write Control Register">
          <bitfield name="PERID" caption="Peripheral Identifier" mask="0xFF"/>
          <bitfield name="KEY" caption="Peripheral Access Control Key" mask="0xFF0000" values="WRCTRL__KEY"/>
        </register>
        <register name="STATUS" offset="0x40" rw="R" size="4" count="4" initval="0x00000000" caption="Peripheral Status n Register">
          <bitfield name="PERID0" caption="PERID Write Protection Status" mask="0x1" values="STATUS__PERID"/>
          <bitfield name="PERID1" caption="PERID Write Protection Status" mask="0x2" values="STATUS__PERID"/>
          <bitfield name="PERID2" caption="PERID Write Protection Status" mask="0x4" values="STATUS__PERID"/>
          <bitfield name="PERID3" caption="PERID Write Protection Status" mask="0x8" values="STATUS__PERID"/>
          <bitfield name="PERID4" caption="PERID Write Protection Status" mask="0x10" values="STATUS__PERID"/>
          <bitfield name="PERID5" caption="PERID Write Protection Status" mask="0x20" values="STATUS__PERID"/>
          <bitfield name="PERID6" caption="PERID Write Protection Status" mask="0x40" values="STATUS__PERID"/>
          <bitfield name="PERID7" caption="PERID Write Protection Status" mask="0x80" values="STATUS__PERID"/>
          <bitfield name="PERID8" caption="PERID Write Protection Status" mask="0x100" values="STATUS__PERID"/>
          <bitfield name="PERID9" caption="PERID Write Protection Status" mask="0x200" values="STATUS__PERID"/>
          <bitfield name="PERID10" caption="PERID Write Protection Status" mask="0x400" values="STATUS__PERID"/>
          <bitfield name="PERID11" caption="PERID Write Protection Status" mask="0x800" values="STATUS__PERID"/>
          <bitfield name="PERID12" caption="PERID Write Protection Status" mask="0x1000" values="STATUS__PERID"/>
          <bitfield name="PERID13" caption="PERID Write Protection Status" mask="0x2000" values="STATUS__PERID"/>
          <bitfield name="PERID14" caption="PERID Write Protection Status" mask="0x4000" values="STATUS__PERID"/>
          <bitfield name="PERID15" caption="PERID Write Protection Status" mask="0x8000" values="STATUS__PERID"/>
          <bitfield name="PERID16" caption="PERID Write Protection Status" mask="0x10000" values="STATUS__PERID"/>
          <bitfield name="PERID17" caption="PERID Write Protection Status" mask="0x20000" values="STATUS__PERID"/>
          <bitfield name="PERID18" caption="PERID Write Protection Status" mask="0x40000" values="STATUS__PERID"/>
          <bitfield name="PERID19" caption="PERID Write Protection Status" mask="0x80000" values="STATUS__PERID"/>
          <bitfield name="PERID20" caption="PERID Write Protection Status" mask="0x100000" values="STATUS__PERID"/>
          <bitfield name="PERID21" caption="PERID Write Protection Status" mask="0x200000" values="STATUS__PERID"/>
          <bitfield name="PERID22" caption="PERID Write Protection Status" mask="0x400000" values="STATUS__PERID"/>
          <bitfield name="PERID23" caption="PERID Write Protection Status" mask="0x800000" values="STATUS__PERID"/>
          <bitfield name="PERID24" caption="PERID Write Protection Status" mask="0x1000000" values="STATUS__PERID"/>
          <bitfield name="PERID25" caption="PERID Write Protection Status" mask="0x2000000" values="STATUS__PERID"/>
          <bitfield name="PERID26" caption="PERID Write Protection Status" mask="0x4000000" values="STATUS__PERID"/>
          <bitfield name="PERID27" caption="PERID Write Protection Status" mask="0x8000000" values="STATUS__PERID"/>
          <bitfield name="PERID28" caption="PERID Write Protection Status" mask="0x10000000" values="STATUS__PERID"/>
          <bitfield name="PERID29" caption="PERID Write Protection Status" mask="0x20000000" values="STATUS__PERID"/>
          <bitfield name="PERID30" caption="PERID Write Protection Status" mask="0x40000000" values="STATUS__PERID"/>
          <bitfield name="PERID31" caption="PERID Write Protection Status" mask="0x80000000" values="STATUS__PERID"/>
        </register>
        <register name="LOCK" offset="0x50" rw="R" size="4" count="4" initval="0x00000000" caption="Peripheral Lock n Register">
          <bitfield name="PERID0" caption="PERID Write Protection Lock Status" mask="0x1" values="LOCK__PERID"/>
          <bitfield name="PERID1" caption="PERID Write Protection Lock Status" mask="0x2" values="LOCK__PERID"/>
          <bitfield name="PERID2" caption="PERID Write Protection Lock Status" mask="0x4" values="LOCK__PERID"/>
          <bitfield name="PERID3" caption="PERID Write Protection Lock Status" mask="0x8" values="LOCK__PERID"/>
          <bitfield name="PERID4" caption="PERID Write Protection Lock Status" mask="0x10" values="LOCK__PERID"/>
          <bitfield name="PERID5" caption="PERID Write Protection Lock Status" mask="0x20" values="LOCK__PERID"/>
          <bitfield name="PERID6" caption="PERID Write Protection Lock Status" mask="0x40" values="LOCK__PERID"/>
          <bitfield name="PERID7" caption="PERID Write Protection Lock Status" mask="0x80" values="LOCK__PERID"/>
          <bitfield name="PERID8" caption="PERID Write Protection Lock Status" mask="0x100" values="LOCK__PERID"/>
          <bitfield name="PERID9" caption="PERID Write Protection Lock Status" mask="0x200" values="LOCK__PERID"/>
          <bitfield name="PERID10" caption="PERID Write Protection Lock Status" mask="0x400" values="LOCK__PERID"/>
          <bitfield name="PERID11" caption="PERID Write Protection Lock Status" mask="0x800" values="LOCK__PERID"/>
          <bitfield name="PERID12" caption="PERID Write Protection Lock Status" mask="0x1000" values="LOCK__PERID"/>
          <bitfield name="PERID13" caption="PERID Write Protection Lock Status" mask="0x2000" values="LOCK__PERID"/>
          <bitfield name="PERID14" caption="PERID Write Protection Lock Status" mask="0x4000" values="LOCK__PERID"/>
          <bitfield name="PERID15" caption="PERID Write Protection Lock Status" mask="0x8000" values="LOCK__PERID"/>
          <bitfield name="PERID16" caption="PERID Write Protection Lock Status" mask="0x10000" values="LOCK__PERID"/>
          <bitfield name="PERID17" caption="PERID Write Protection Lock Status" mask="0x20000" values="LOCK__PERID"/>
          <bitfield name="PERID18" caption="PERID Write Protection Lock Status" mask="0x40000" values="LOCK__PERID"/>
          <bitfield name="PERID19" caption="PERID Write Protection Lock Status" mask="0x80000" values="LOCK__PERID"/>
          <bitfield name="PERID20" caption="PERID Write Protection Lock Status" mask="0x100000" values="LOCK__PERID"/>
          <bitfield name="PERID21" caption="PERID Write Protection Lock Status" mask="0x200000" values="LOCK__PERID"/>
          <bitfield name="PERID22" caption="PERID Write Protection Lock Status" mask="0x400000" values="LOCK__PERID"/>
          <bitfield name="PERID23" caption="PERID Write Protection Lock Status" mask="0x800000" values="LOCK__PERID"/>
          <bitfield name="PERID24" caption="PERID Write Protection Lock Status" mask="0x1000000" values="LOCK__PERID"/>
          <bitfield name="PERID25" caption="PERID Write Protection Lock Status" mask="0x2000000" values="LOCK__PERID"/>
          <bitfield name="PERID26" caption="PERID Write Protection Lock Status" mask="0x4000000" values="LOCK__PERID"/>
          <bitfield name="PERID27" caption="PERID Write Protection Lock Status" mask="0x8000000" values="LOCK__PERID"/>
          <bitfield name="PERID28" caption="PERID Write Protection Lock Status" mask="0x10000000" values="LOCK__PERID"/>
          <bitfield name="PERID29" caption="PERID Write Protection Lock Status" mask="0x20000000" values="LOCK__PERID"/>
          <bitfield name="PERID30" caption="PERID Write Protection Lock Status" mask="0x40000000" values="LOCK__PERID"/>
          <bitfield name="PERID31" caption="PERID Write Protection Lock Status" mask="0x80000000" values="LOCK__PERID"/>
        </register>
      </register-group>
      <value-group name="CTRLA__PRIV">
        <value name="DISABLE" caption="Macro register accessible in privileged and unprivileged accesses." value="0"/>
        <value name="ENABLE" caption="Macro registers only accessible in privileged accesses" value="1"/>
      </value-group>
      <value-group name="WRCTRL__KEY">
        <value name="OFF" caption="OFF - No Action" value="0"/>
        <value name="CLEAR" caption="CLEAR - Clear the peripheral write protection" value="1"/>
        <value name="SET" caption="SET - Set the peripheral write protection" value="2"/>
        <value name="LOCK" caption="LOCK - Set and Lock the write protection state of the peripheral until the next reset" value="3"/>
      </value-group>
      <value-group name="STATUS__PERID">
        <value name="0" caption="Write Protection disabled" value="0"/>
        <value name="1" caption="Write Protection enabled" value="1"/>
      </value-group>
      <value-group name="LOCK__PERID">
        <value name="0" caption="Write Protection Unlocked" value="0"/>
        <value name="1" caption="Write Protection Locked" value="1"/>
      </value-group>
    </module>
    <module name="PDM" id="test_pdm_v1" name2="test_pdm_v1" version="1.0.0" caption=""/>
    <module name="PM" id="03926" name2="pwr_rpmu_pm_v1" version="1c0" caption="Power Manager">
      <register-group name="PM" caption="Power Manager">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="IORET" caption="I/O Retention" mask="0x4" values="CTRLA__IORET"/>
        </register>
        <register name="SLEEPCFG" offset="0x1" rw="RW" size="1" initval="0x02" caption="Sleep Configuration">
          <bitfield name="SLEEPMODE" caption="Sleep Mode" mask="0x7" values="SLEEPCFG__SLEEPMODE"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="SLEEPRDY" caption="Backup Sleep Mode Entry Ready Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="SLEEPRDY" caption="Backup Sleep Mode Entry Ready Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="SLEEPRDY" caption="Backup Sleep Mode Entry Ready" mask="0x1"/>
        </register>
        <register name="STDBYCFG" offset="0x8" rw="RW" size="1" initval="0x04" caption="Standby Configuration">
          <bitfield name="RAMCFG" caption="Ram Configuration" mask="0x1" values="STDBYCFG__RAMCFG"/>
          <bitfield name="LPRAM" caption="Low Power RAM Enable" mask="0x4"/>
        </register>
        <register name="HIBCFG" offset="0x9" rw="RW" size="1" initval="0x04" caption="Hibernate Configuration">
          <bitfield name="RAMCFG" caption="Ram Configuration" mask="0x1" values="HIBCFG__RAMCFG"/>
          <bitfield name="LPRAM" caption="Low Power RAM Enable" mask="0x4"/>
        </register>
      </register-group>
      <value-group name="CTRLA__IORET">
        <value name="NOIORET" caption="When  the  device  exits  the  HIBERNATE or BACKUP  mode,  the  I/O  line  configuration are released." value="0x0"/>
        <value name="IORET" caption="When  the  device  exits  the  HIBERNATE or BACKUP  mode,  the  I/O  line  configuration are stretched." value="0x1"/>
      </value-group>
      <value-group name="SLEEPCFG__SLEEPMODE">
        <value name="IDLE" caption="CPU, AHB and APB clocks are OFF" value="2"/>
        <value name="STANDBY" caption="All Clocks are OFF" value="4"/>
        <value name="HIBERNATE" caption="Backup domain is ON as well as some PDRAMs" value="5"/>
        <value name="BACKUP" caption="Only Backup domain is powered ON" value="6"/>
        <value name="OFF" caption="All power domains are powered OFF" value="7"/>
      </value-group>
      <value-group name="STDBYCFG__RAMCFG">
        <value name="RET" caption="All the RAMs are retained" value="0"/>
        <value name="OFF" caption="Only the first 32K bytes are retained" value="1"/>
      </value-group>
      <value-group name="HIBCFG__RAMCFG">
        <value name="RET" caption="All the RAMs are retained" value="0x0"/>
        <value name="OFF" caption="Only the first 32K bytes are retained" value="0x1"/>
      </value-group>
    </module>
    <module name="PORT" id="03720" name2="gpio_port_u2210_v4" version="4a0" caption="Port Module">
      <register-group name="GROUP" size="0x80">
        <register name="DIR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Data Direction">
          <bitfield name="DIR" caption="Port Data Direction" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:DIR" initval="0x00000000" caption="Data Direction Clear">
          <bitfield name="DIRCLR" caption="Port Data Direction Clear" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRSET" offset="0x8" rw="RW" size="4" atomic-op="set:DIR" initval="0x00000000" caption="Data Direction Set">
          <bitfield name="DIRSET" caption="Port Data Direction Set" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRTGL" offset="0xC" rw="RW" size="4" atomic-op="toggle:DIR" initval="0x00000000" caption="Data Direction Toggle">
          <bitfield name="DIRTGL" caption="Port Data Direction Toggle" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUT" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Data Output Value">
          <bitfield name="OUT" caption="PORT Data Output Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTCLR" offset="0x14" rw="RW" size="4" atomic-op="clear:OUT" initval="0x00000000" caption="Data Output Value Clear">
          <bitfield name="OUTCLR" caption="PORT Data Output Value Clear" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTSET" offset="0x18" rw="RW" size="4" atomic-op="set:OUT" initval="0x00000000" caption="Data Output Value Set">
          <bitfield name="OUTSET" caption="PORT Data Output Value Set" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTTGL" offset="0x1C" rw="RW" size="4" atomic-op="toggle:OUT" initval="0x00000000" caption="Data Output Value Toggle">
          <bitfield name="OUTTGL" caption="PORT Data Output Value Toggle" mask="0xFFFFFFFF"/>
        </register>
        <register name="IN" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Data Input Value">
          <bitfield name="IN" caption="PORT Data Input Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CTRL" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Control">
          <bitfield name="SAMPLING" caption="Input Sampling Mode" mask="0xFFFFFFFF"/>
        </register>
        <register name="WRCONFIG" offset="0x28" rw="W" size="4" access-size="4" initval="0x00000000" caption="Write Configuration">
          <bitfield name="PINMASK" caption="Pin Mask for Multiple Pin Configuration" mask="0xFFFF"/>
          <bitfield name="PMUXEN" caption="Peripheral Multiplexer Enable" mask="0x10000"/>
          <bitfield name="INEN" caption="Input Enable" mask="0x20000"/>
          <bitfield name="PULLEN" caption="Pull Enable" mask="0x40000"/>
          <bitfield name="ODRAIN" caption="Open Drain Output" mask="0x80000"/>
          <bitfield name="SLEWLIM" caption="Output Driver Slew Rate Selection" mask="0x300000"/>
          <bitfield name="PMUX" caption="Peripheral Multiplexing" mask="0xF000000"/>
          <bitfield name="WRPMUX" caption="Write PMUX" mask="0x10000000"/>
          <bitfield name="WRPINCFG" caption="Write PINCFG" mask="0x40000000"/>
          <bitfield name="HWSEL" caption="Half-Word Select" mask="0x80000000"/>
        </register>
        <register name="EVCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Event Input Control">
          <bitfield name="PID0" caption="PORT Event Pin Identifier 0" mask="0x1F"/>
          <bitfield name="EVACT0" caption="PORT Event Action 0" mask="0x60" values="EVCTRL__EVACT0"/>
          <bitfield name="PORTEI0" caption="PORT Event Input Enable 0" mask="0x80"/>
          <bitfield name="PID1" caption="PORT Event Pin Identifier 1" mask="0x1F00"/>
          <bitfield name="EVACT1" caption="PORT Event Action 1" mask="0x6000"/>
          <bitfield name="PORTEI1" caption="PORT Event Input Enable 1" mask="0x8000"/>
          <bitfield name="PID2" caption="PORT Event Pin Identifier 2" mask="0x1F0000"/>
          <bitfield name="EVACT2" caption="PORT Event Action 2" mask="0x600000"/>
          <bitfield name="PORTEI2" caption="PORT Event Input Enable 2" mask="0x800000"/>
          <bitfield name="PID3" caption="PORT Event Pin Identifier 3" mask="0x1F000000"/>
          <bitfield name="EVACT3" caption="PORT Event Action 3" mask="0x60000000"/>
          <bitfield name="PORTEI3" caption="PORT Event Input Enable 3" mask="0x80000000"/>
        </register>
        <register name="PMUX" offset="0x30" rw="RW" size="1" count="16" initval="0x00" caption="Peripheral Multiplexing">
          <bitfield name="PMUXE" caption="Peripheral Multiplexing for Even-Numbered Pin" mask="0xF" values="PMUX__PMUXE"/>
          <bitfield name="PMUXO" caption="Peripheral Multiplexing for Odd-Numbered Pin" mask="0xF0" values="PMUX__PMUXO"/>
        </register>
        <register name="PINCFG" offset="0x40" rw="RW" size="1" count="32" initval="0x00" caption="Pin Configuration">
          <bitfield name="PMUXEN" caption="Peripheral Multiplexer Enable" mask="0x1"/>
          <bitfield name="INEN" caption="Input Enable" mask="0x2"/>
          <bitfield name="PULLEN" caption="Pull Enable" mask="0x4"/>
          <bitfield name="ODRAIN" caption="Open Drain Output" mask="0x8"/>
          <bitfield name="SLEWLIM" caption="Output Driver Slew Rate Selection" mask="0x30" values="PINCFG__SLEWLIM"/>
        </register>
        <register name="INTENCLR" offset="0x60" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="NSCHK" caption="Non-Secure Check Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x64" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="NSCHK" caption="Non-Secure Check Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x68" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="NSCHK" caption="Non-Secure Check" mask="0x1"/>
        </register>
        <register name="NONSEC" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="Security Attribution">
          <bitfield name="NONSEC" caption="Port Security Attribution" mask="0xFFFFFFFF"/>
        </register>
        <register name="NSCHK" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="Security Attribution Check">
          <bitfield name="NSCHK" caption="Port Security Attribution Check" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="PORT" caption="Port Module">
        <register-group name="GROUP" name-in-module="GROUP" offset="0x00" size="0x80" count="4"/>
      </register-group>
      <value-group name="EVCTRL__EVACT0">
        <value name="OUT" caption="Event output to pin" value="0x0"/>
        <value name="SET" caption="Set output register of pin on event" value="0x1"/>
        <value name="CLR" caption="Clear output register of pin on event" value="0x2"/>
        <value name="TGL" caption="Toggle output register of pin on event" value="0x3"/>
      </value-group>
      <value-group name="PMUX__PMUXE">
        <value name="A" caption="Peripheral function A selected" value="0"/>
        <value name="B" caption="Peripheral function B selected" value="1"/>
        <value name="D" caption="Peripheral function D selected" value="3"/>
        <value name="F" caption="Peripheral function F selected" value="5"/>
        <value name="H" caption="Peripheral function H selected" value="7"/>
        <value name="I" caption="Peripheral function I selected" value="8"/>
        <value name="K" caption="Peripheral function K selected" value="10"/>
        <value name="P" caption="Peripheral function P selected" value="15"/>
      </value-group>
      <value-group name="PMUX__PMUXO">
        <value name="A" caption="Peripheral function A selected" value="0"/>
        <value name="B" caption="Peripheral function B selected" value="1"/>
        <value name="D" caption="Peripheral function D selected" value="3"/>
        <value name="F" caption="Peripheral function F selected" value="5"/>
        <value name="H" caption="Peripheral function H selected" value="7"/>
        <value name="I" caption="Peripheral function I selected" value="8"/>
        <value name="K" caption="Peripheral function K selected" value="10"/>
        <value name="P" caption="Peripheral function P selected" value="15"/>
      </value-group>
      <value-group name="PINCFG__SLEWLIM">
        <value name="FAST" caption="Slew rate control disabled (fast rise/fall time operation)" value="0x0"/>
        <value name="SLOW4" caption="Slew rate control enabled (4x slower)" value="0x1"/>
        <value name="SLOW8" caption="Slew rate control enabled (8x slower)" value="0x2"/>
        <value name="SLOW12" caption="Slew rate control enabled (12x slower)" value="0x3"/>
      </value-group>
    </module>
    <module name="PTC" id="04743" name2="afe_ptc_ctrl_apb_plrs_v1" version="1a0" caption="Polaris Peripheral Touch Controller">
      <register-group name="PTC" caption="Polaris Peripheral Touch Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="CONTROL ENABLE REGISTER">
          <bitfield name="SWRST" caption="Software Reset for this macro." mask="0x1" values="CTRLA__SWRST"/>
          <bitfield name="ENABLE" caption="PTC -- Enable" mask="0x2" values="CTRLA__ENABLE"/>
          <bitfield name="PRIV" caption="Privileged Access Only -- provides filtering of privilege/non-privilege bus accesses to SFR registers" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run In Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
        </register>
        <register name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="EVENT CONTROL REGISTER">
          <bitfield name="STCONVEI" caption="Start Conversion Event Input Enable" mask="0x1"/>
          <bitfield name="DSEQREI" caption="DMA Sequencing Restart Event Input Enable" mask="0x2"/>
          <bitfield name="STCONVINV" caption="Start Conversion Event Invert Enable" mask="0x4"/>
          <bitfield name="DSEQRINV" caption="DMA Sequencing Restart Event Invert Enable" mask="0x8"/>
          <bitfield name="EOCEO" caption="End of Conversion Event Output Enable" mask="0x10"/>
          <bitfield name="WCOMPEO" caption="Window Comparator Event Output Enable" mask="0x20"/>
        </register>
        <register name="DBGCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="DEBUG CONTROL Register">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="CTRLB" offset="0xC" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="CONTROL B Register">
          <bitfield name="CTSM" caption="Capacitive Touch Sensing Mode" mask="0x7"/>
          <bitfield name="INTSEL" caption="Interrupt Selection" mask="0x10"/>
          <bitfield name="SDS" caption="Sampling Delay Selection." mask="0xF00"/>
          <bitfield name="ASDV" caption="Automatic Sampling Delay Variation." mask="0x1000"/>
          <bitfield name="CCDS" caption="Channel Change Delay Selection" mask="0x6000"/>
          <bitfield name="RSEL" caption="Resistor Selection" mask="0x700000"/>
        </register>
        <register name="CTRLC" offset="0x10" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="CONTROL C Register">
          <bitfield name="CCF" caption="Compensation Capacitor Fine Value" mask="0x1F"/>
          <bitfield name="CCC" caption="Compensation Capacitor Coarse Value" mask="0x1F00"/>
          <bitfield name="CI" caption="Integration Capacitor Value" mask="0x1F0000"/>
          <bitfield name="CSD" caption="Charge Share Delay Value" mask="0xFF000000"/>
        </register>
        <register name="CTRLD" offset="0x14" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="CONTROL D Register">
          <bitfield name="DAN" caption="Digital Accumulation Number" mask="0x7"/>
          <bitfield name="AAN" caption="Analog Accumulation Number" mask="0xF00"/>
          <bitfield name="WINCM" caption="Window Comparator Mode" mask="0x70000"/>
          <bitfield name="WINSS" caption="Window Single Sample" mask="0x80000"/>
          <bitfield name="EXTCIEN" caption="External Integration Capacitor Enable" mask="0x300000"/>
          <bitfield name="POLICC" caption="Polarity of Internal Compensation Capacitor" mask="0x800000"/>
          <bitfield name="DSEN" caption="DSEN Driven Shield Enable." mask="0x1000000"/>
          <bitfield name="DSEQSTOP" caption="Stop DMA Sequence" mask="0x80000000"/>
        </register>
        <register name="CTRLE" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="CONTROL E REGISTER">
          <bitfield name="AIPMPEN" caption="Analog Input Charge Pump Enable" mask="0x10"/>
          <bitfield name="PRSC" caption="This field defines the PTC clock relative to the peripheral clock according to the table below." mask="0x700"/>
          <bitfield name="WKUPEXP" caption="Wake-Up Exponent" mask="0xF000"/>
        </register>
        <register name="SWTRIG" offset="0x1C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Software Trigger Register">
          <bitfield name="STCONV" caption="Start Conversion" mask="0x1"/>
        </register>
        <register name="WINLT" offset="0x20" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Window Comparator Low Threshold Register">
          <bitfield name="WCLT" caption="Window Comparator Low Threshold" mask="0xFFFF"/>
        </register>
        <register name="WINHT" offset="0x24" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Window Comparator High Threshold Register">
          <bitfield name="WCHT" caption="Window Comparator High Threshold" mask="0xFFFF"/>
        </register>
        <register name="PINEN1" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="PTC Line Enable 1 Register">
          <bitfield name="PINEN" caption="PTC-Line 31-0 Enable" mask="0xFFFFFFFF"/>
        </register>
        <register name="PINEN2" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="PTC Line Enable 2 Register">
          <bitfield name="PINEN" caption="PTC-Line 63-32 Enable" mask="0xF"/>
        </register>
        <register name="XSEL1" offset="0x30" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="X Line Selection 1 Register">
          <bitfield name="XSEL" caption="X-Line Selection [31:0]" mask="0xFFFFFFFF"/>
        </register>
        <register name="XSEL2" offset="0x34" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="X Line Selection 2 Register">
          <bitfield name="XSEL" caption="X-Line Selection [63:32]" mask="0xF"/>
        </register>
        <register name="YSEL1" offset="0x38" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Y Line Selection 1 Register">
          <bitfield name="YSEL" caption="Y-Line Selection [31:0]" mask="0xFFFFFFFF"/>
        </register>
        <register name="YSEL2" offset="0x3C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Y Line Selection 2 Register">
          <bitfield name="YSEL" caption="Y-Line Selection [63:32]" mask="0xF"/>
        </register>
        <register name="POLCTRL1" offset="0x40" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Polarity Control 1 Register">
          <bitfield name="POLARITY" caption="Choose X/Y lines Polarity [31:0]" mask="0xFFFFFFFF"/>
        </register>
        <register name="POLCTRL2" offset="0x44" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Polarity Control 2 Register">
          <bitfield name="POLARITY" caption="Choose X/Y lines Polarity [63:32]" mask="0xF"/>
        </register>
        <register name="INTENCLR" offset="0x48" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="INTERRUPT ENABLE CLEAR Register">
          <bitfield name="EOC" caption="End of Conversion Enable Clear." mask="0x1"/>
          <bitfield name="WCOMP" caption="Window Comparator Enable Clear." mask="0x2"/>
          <bitfield name="ACRRDY" caption="Analog Core Ready Enable Clear." mask="0x80"/>
        </register>
        <register name="INTENSET" offset="0x4C" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="INTERRUPT ENABLE SET Register">
          <bitfield name="EOC" caption="End of Conversion Enable Set." mask="0x1"/>
          <bitfield name="WCOMP" caption="Window Comparator Enable Set." mask="0x2"/>
          <bitfield name="ACRRDY" caption="Analog Core Ready Enable Set." mask="0x80"/>
        </register>
        <register name="INTFLAGSET" offset="0x50" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="INTERRUPT FLAG SET Register">
          <bitfield name="EOC" caption="End of Conversion Enable Set." mask="0x1"/>
          <bitfield name="WCOMP" caption="Window Comparator Enable Set." mask="0x2"/>
          <bitfield name="ACRRDY" caption="Analog Core Ready Enable Set." mask="0x80"/>
        </register>
        <register name="INTFLAG" offset="0x54" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="INTERRUPT FLAG STATUS and CLEAR Register">
          <bitfield name="EOC" caption="End of Conversion Flag" mask="0x1"/>
          <bitfield name="WCOMP" caption="Window Comparator Flag" mask="0x2"/>
          <bitfield name="ACRRDY" caption="Analog Core Ready Flag" mask="0x80"/>
        </register>
        <register name="STATUS" offset="0x58" rw="R" size="4" initval="0x00000000" caption="STATUS Register">
          <bitfield name="PTCBUSY" caption="PTC Busy Status" mask="0x1"/>
          <bitfield name="DAD" caption="Digital Accumulation Done" mask="0x80"/>
          <bitfield name="WCC" caption="Window Comparator Counter" mask="0x7F00"/>
        </register>
        <register name="SYNCBUSY" offset="0x5C" rw="R" size="4" initval="0x00000000" caption="Synchronization Register">
          <bitfield name="SWRST" caption="SWRST Synchronization Busy --- Synchronizing Busy bit for swrst" mask="0x1"/>
          <bitfield name="ENABLE" caption="ENABLE Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="Control B Synchronization Busy" mask="0x4"/>
          <bitfield name="CTRLC" caption="Control C Synchronization Busy" mask="0x8"/>
          <bitfield name="CTRLD" caption="Control D Synchronization Busy" mask="0x10"/>
          <bitfield name="SWTRIG" caption="Software Trigger Synchronization Busy" mask="0x20"/>
          <bitfield name="WINLT" caption="Window Comparator Low Threshold Synchronization Busy" mask="0x40"/>
          <bitfield name="WINHT" caption="Window Comparator High Threshold Synchronization Busy" mask="0x80"/>
          <bitfield name="XSEL1" caption="X-lines Selection 1 Synchronization Busy" mask="0x100"/>
          <bitfield name="XSEL2" caption="X-lines Selection 2 Synchronization Busy" mask="0x200"/>
          <bitfield name="YSEL1" caption="Y-lines Selection 1 Synchronization Busy" mask="0x400"/>
          <bitfield name="YSEL2" caption="Y-lines Selection 2 Synchronization Busy" mask="0x800"/>
          <bitfield name="POLCTRL1" caption="Polarity Control 1 Synchronization Busy" mask="0x1000"/>
          <bitfield name="POLCTRL2" caption="Polarity Control 2 Synchronization Busy" mask="0x2000"/>
        </register>
        <register name="DSEQCTRL" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="DMA SEQUENCE CTRL Register">
          <bitfield name="CTRLD" caption="Control D." mask="0x1"/>
          <bitfield name="WINLT" caption="Window Comparator Low Threshold" mask="0x2"/>
          <bitfield name="WINHT" caption="Window Comparator High Threshold" mask="0x4"/>
          <bitfield name="XSEL" caption="X-line n Selection lower/upper half word" mask="0x78"/>
          <bitfield name="YSEL" caption="Y-line n Selection lower/uper half word" mask="0x780"/>
          <bitfield name="POL" caption="Polarity n lower/upper half word" mask="0x7800"/>
          <bitfield name="CC" caption="Compensation Capacitor" mask="0x8000"/>
          <bitfield name="CI" caption="Integration Capacitor" mask="0x10000"/>
          <bitfield name="CSD" caption="Charge Share Delay" mask="0x20000"/>
          <bitfield name="AUTOSTART" caption="PTC Auto-Start Conversion." mask="0x80000000"/>
        </register>
        <register name="DSEQSTAT" offset="0x64" rw="R" size="4" initval="0x00000000" caption="DMA SEQUENCE STATUS - Register">
          <bitfield name="CTRLD" caption="Control D." mask="0x1"/>
          <bitfield name="WINLT" caption="Window Comparator Low Threshold" mask="0x2"/>
          <bitfield name="WINHT" caption="Window Comparator High Threshold" mask="0x4"/>
          <bitfield name="XSEL" caption="X-line n  Selection lower/upper half word" mask="0x78"/>
          <bitfield name="YSEL" caption="Y-line n Selection lower/upper half word" mask="0x780"/>
          <bitfield name="POL" caption="Polarity n lower/upper half word" mask="0x7800"/>
          <bitfield name="CC" caption="Compensation Capacitor" mask="0x8000"/>
          <bitfield name="CI" caption="Integration Capacitor" mask="0x10000"/>
          <bitfield name="CSD" caption="Charge Share Delay" mask="0x20000"/>
          <bitfield name="BUSY" caption="Sequencing Busy" mask="0x80000000"/>
        </register>
        <register name="DSEQDATA" offset="0x68" rw="W" size="4" initval="0x00000000" caption="DMA SEQUENCE DATA - Register">
          <bitfield name="DATA" caption="DMA Sequential Data." mask="0xFFFFFFFF"/>
        </register>
        <register name="RESULT" offset="0x6C" rw="R" size="4" initval="0x00000000" caption="Register">
          <bitfield name="RES" caption="Result Conversion Value." mask="0xFFF"/>
          <bitfield name="ACCRES" caption="Accumulated Result Conversion Value." mask="0xFFFF0000"/>
        </register>
      </register-group>
      <value-group name="CTRLA__SWRST">
        <value name="0" caption="There is no reset operation ongoing" value="0"/>
        <value name="1" caption="The reset operation is ongoing" value="1"/>
      </value-group>
      <value-group name="CTRLA__ENABLE">
        <value name="0" caption="Disable module. System clock is only requested for bus transactions. GCLK is never requested." value="0"/>
        <value name="1" caption="Enable module by allowing both the generic clock and system clock requests based on the incoming clock requests from the SIB." value="1"/>
      </value-group>
    </module>
    <module name="RSTC" id="03926" name2="pwr_rpmu_rstc_v1" version="1c0" caption="Reset Controller">
      <register-group name="RSTC" caption="Reset Controller">
        <register name="RCAUSE" offset="0x0" rw="R" size="2" caption="Reset Cause">
          <bitfield name="POR" caption="Power On Reset" mask="0x1"/>
          <bitfield name="PORCORE" caption="Brown Out CORE Detector Reset" mask="0x2"/>
          <bitfield name="BORVDDREG" caption="Brown Out VDDREG Detector Reset" mask="0x4"/>
          <bitfield name="BORVDDA" caption="Brown Out VDDA Detector Reset" mask="0x8"/>
          <bitfield name="BORVDDIO" caption="Brown Out VDDIO Detector Reset" mask="0x10"/>
          <bitfield name="EXT" caption="External Reset" mask="0x20"/>
          <bitfield name="WDT" caption="Watchdog Reset" mask="0x40"/>
          <bitfield name="SYST" caption="System Reset Request" mask="0x80"/>
          <bitfield name="BACKUP" caption="Backup Reset" mask="0x100"/>
          <bitfield name="LOCKUP" caption="Lockup Reset" mask="0x200"/>
        </register>
        <register name="BKUPEXIT" offset="0x2" rw="R" size="1" initval="0x00" caption="Backup Exit Source. Implemented only if RSTC_BACKUP_IMPLEMENTED=1">
          <bitfield name="RTC" caption="Real Timer Counter Interrupt" mask="0x2"/>
          <bitfield name="HIB0" caption="Hibernate" mask="0x80"/>
        </register>
        <register name="DBGCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Debug Control">
          <bitfield name="LCKUPDIS" caption="Lockup Disable" mask="0x1"/>
        </register>
      </register-group>
    </module>
    <module name="RTC" id="03608" name2="tmr_rtc_u2250_v3" version="3b0" caption="Real-Time Counter">
      <register-group name="MODE2_ALARM" size="0x8">
        <mode name="MODE2" qualifier="RTC.MODE2.CTRLA.MODE" value="2" caption="Clock/Calendar with Alarm"/>
        <register modes="MODE2" name="ALARM" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE2_ALARM Alarm n Value">
          <bitfield name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000" values="MODE2_ALARM__HOUR"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE2" name="MASK" offset="0x4" rw="RW" access="WSYNC" size="1" initval="0x00" caption="MODE2_ALARM Alarm n Mask">
          <bitfield name="SEL" caption="Alarm Mask Selection" mask="0x7" values="MODE2_MASK__SEL"/>
        </register>
      </register-group>
      <register-group name="RTC" caption="Real-Time Counter">
        <mode name="MODE0" qualifier="RTC.MODE0.CTRLA.MODE" value="0" caption="32-bit Counter with Single 32-bit Compare"/>
        <mode name="MODE1" qualifier="RTC.MODE1.CTRLA.MODE" value="1" caption="16-bit Counter with Two 16-bit Compares"/>
        <mode name="MODE2" qualifier="RTC.MODE2.CTRLA.MODE" value="2" caption="Clock/Calendar with Alarm"/>
        <register modes="MODE0" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE0 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="MODE0_CTRLA__MODE"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="MODE0_CTRLA__PRESCALER"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="COUNTSYNC" caption="Count Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="MODE1_CTRLA__MODE"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="MODE1_CTRLA__PRESCALER"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="COUNTSYNC" caption="Count Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE2 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="MODE2_CTRLA__MODE"/>
          <bitfield name="CLKREP" caption="Clock Representation" mask="0x40"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="MODE2_CTRLA__PRESCALER"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="CLOCKSYNC" caption="Clock Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE0 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="GP2EN" caption="General Purpose 2 Enable" mask="0x2"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Frequency" mask="0x700" values="MODE0_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Frequency" mask="0x7000" values="MODE0_CTRLB__ACTF"/>
          <bitfield name="SEPTO" caption="Separate Tamper Outputs" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE1 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="GP2EN" caption="General Purpose 2 Enable" mask="0x2"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Frequency" mask="0x700" values="MODE1_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Frequency" mask="0x7000" values="MODE1_CTRLB__ACTF"/>
          <bitfield name="SEPTO" caption="Separate Tamper Outputs" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE2 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="GP2EN" caption="General Purpose 2 Enable" mask="0x2"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Frequency" mask="0x700" values="MODE2_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Frequency" mask="0x7000" values="MODE2_CTRLB__ACTF"/>
          <bitfield name="SEPTO" caption="Separate Tamper Outputs" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE0 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="CMPEO1" caption="Compare 1 Event Output Enable" mask="0x200"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
          <bitfield name="PERDEO" caption="Periodic Interval Daily Event Output Enable" mask="0x1000000"/>
        </register>
        <register modes="MODE1" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE1 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="CMPEO1" caption="Compare 1 Event Output Enable" mask="0x200"/>
          <bitfield name="CMPEO2" caption="Compare 2 Event Output Enable" mask="0x400"/>
          <bitfield name="CMPEO3" caption="Compare 3 Event Output Enable" mask="0x800"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
          <bitfield name="PERDEO" caption="Periodic Interval Daily Event Output Enable" mask="0x1000000"/>
        </register>
        <register modes="MODE2" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE2 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="ALARMEO0" caption="Alarm 0 Event Output Enable" mask="0x100"/>
          <bitfield name="ALARMEO1" caption="Alarm 1 Event Output Enable" mask="0x200"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
          <bitfield name="PERDEO" caption="Periodic Interval Daily Event Output Enable" mask="0x1000000"/>
        </register>
        <register modes="MODE0" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE0 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE1 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="CMP2" caption="Compare 2 Interrupt Enable" mask="0x400"/>
          <bitfield name="CMP3" caption="Compare 3 Interrupt Enable" mask="0x800"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE2 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE0 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE1 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="CMP2" caption="Compare 2 Interrupt Enable" mask="0x400"/>
          <bitfield name="CMP3" caption="Compare 3 Interrupt Enable" mask="0x800"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE2 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE0 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE1 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1" mask="0x200"/>
          <bitfield name="CMP2" caption="Compare 2" mask="0x400"/>
          <bitfield name="CMP3" caption="Compare 3" mask="0x800"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE2 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register name="DBGCTRL" offset="0xE" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Run During Debug" mask="0x1"/>
        </register>
        <register modes="MODE0" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE0 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="COUNT Register Busy" mask="0x8"/>
          <bitfield name="COMP0" caption="COMP 0 Register Busy" mask="0x20"/>
          <bitfield name="COMP1" caption="COMP 1 Register Busy" mask="0x40"/>
          <bitfield name="COUNTSYNC" caption="Count Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
          <bitfield name="GP2" caption="General Purpose 2 Register Busy" mask="0x40000"/>
          <bitfield name="GP3" caption="General Purpose 3 Register Busy" mask="0x80000"/>
        </register>
        <register modes="MODE1" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE1 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Bit Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="COUNT Register Busy" mask="0x8"/>
          <bitfield name="PER" caption="PER Register Busy" mask="0x10"/>
          <bitfield name="COMP0" caption="COMP 0 Register Busy" mask="0x20"/>
          <bitfield name="COMP1" caption="COMP 1 Register Busy" mask="0x40"/>
          <bitfield name="COMP2" caption="COMP 2 Register Busy" mask="0x80"/>
          <bitfield name="COMP3" caption="COMP 3 Register Busy" mask="0x100"/>
          <bitfield name="COUNTSYNC" caption="Count Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
          <bitfield name="GP2" caption="General Purpose 2 Register Busy" mask="0x40000"/>
          <bitfield name="GP3" caption="General Purpose 3 Register Busy" mask="0x80000"/>
        </register>
        <register modes="MODE2" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE2 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Bit Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="CLOCK" caption="CLOCK Register Busy" mask="0x8"/>
          <bitfield name="ALARM0" caption="ALARM 0 Register Busy" mask="0x20"/>
          <bitfield name="ALARM1" caption="ALARM 1 Register Busy" mask="0x40"/>
          <bitfield name="MASK0" caption="MASK 0 Register Busy" mask="0x800"/>
          <bitfield name="MASK1" caption="MASK 1 Register Busy" mask="0x1000"/>
          <bitfield name="CLOCKSYNC" caption="Clock Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
          <bitfield name="GP2" caption="General Purpose 2 Register Busy" mask="0x40000"/>
          <bitfield name="GP3" caption="General Purpose 3 Register Busy" mask="0x80000"/>
        </register>
        <register name="FREQCORR" offset="0x14" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Frequency Correction">
          <bitfield name="VALUE" caption="Correction Value" mask="0x7F"/>
          <bitfield name="SIGN" caption="Correction Sign" mask="0x80"/>
        </register>
        <register modes="MODE0" name="COUNT" offset="0x18" rw="RW" access="RSYNC" size="4" initval="0x00000000" caption="MODE0 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COUNT" offset="0x18" rw="RW" access="RSYNC" size="2" initval="0x0000" caption="MODE1 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="CLOCK" offset="0x18" rw="RW" access="RSYNC" size="4" initval="0x00000000" caption="MODE2 Clock Value">
          <bitfield name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE1" name="PER" offset="0x1C" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Counter Period">
          <bitfield name="PER" caption="Counter Period" mask="0xFFFF"/>
        </register>
        <register modes="MODE0" name="COMP" offset="0x20" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="MODE0 Compare n Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COMP" offset="0x20" rw="RW" access="WSYNC" size="2" count="4" initval="0x0000" caption="MODE1 Compare n Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFF"/>
        </register>
        <register-group modes="MODE2" name="MODE2_ALARM" name-in-module="MODE2_ALARM" offset="0x20" size="0x8" count="2"/>
        <register name="GP" offset="0x40" rw="RW" access="WSYNC" size="4" count="4" initval="0x00000000" caption="General Purpose">
          <bitfield name="GP" caption="General Purpose" mask="0xFFFFFFFF"/>
        </register>
        <register name="TAMPCTRL" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="Tamper Control">
          <bitfield name="IN0ACT" caption="Tamper Input 0 Action" mask="0x3" values="TAMPCTRL__IN0ACT"/>
          <bitfield name="IN1ACT" caption="Tamper Input 1 Action" mask="0xC" values="TAMPCTRL__IN1ACT"/>
          <bitfield name="IN2ACT" caption="Tamper Input 2 Action" mask="0x30" values="TAMPCTRL__IN2ACT"/>
          <bitfield name="IN3ACT" caption="Tamper Input 3 Action" mask="0xC0" values="TAMPCTRL__IN3ACT"/>
          <bitfield name="IN4ACT" caption="Tamper Input 4 Action" mask="0x300" values="TAMPCTRL__IN4ACT"/>
          <bitfield name="IN5ACT" caption="Tamper Input 5 Action" mask="0xC00" values="TAMPCTRL__IN5ACT"/>
          <bitfield name="IN6ACT" caption="Tamper Input 6 Action" mask="0x3000" values="TAMPCTRL__IN6ACT"/>
          <bitfield name="IN7ACT" caption="Tamper Input 7 Action" mask="0xC000" values="TAMPCTRL__IN7ACT"/>
          <bitfield name="TAMLVL0" caption="Tamper Level Select 0" mask="0x10000"/>
          <bitfield name="TAMLVL1" caption="Tamper Level Select 1" mask="0x20000"/>
          <bitfield name="TAMLVL2" caption="Tamper Level Select 2" mask="0x40000"/>
          <bitfield name="TAMLVL3" caption="Tamper Level Select 3" mask="0x80000"/>
          <bitfield name="TAMLVL4" caption="Tamper Level Select 4" mask="0x100000"/>
          <bitfield name="TAMLVL5" caption="Tamper Level Select 5" mask="0x200000"/>
          <bitfield name="TAMLVL6" caption="Tamper Level Select 6" mask="0x400000"/>
          <bitfield name="TAMLVL7" caption="Tamper Level Select 7" mask="0x800000"/>
          <bitfield name="DEBNC0" caption="Debouncer Enable 0" mask="0x1000000"/>
          <bitfield name="DEBNC1" caption="Debouncer Enable 1" mask="0x2000000"/>
          <bitfield name="DEBNC2" caption="Debouncer Enable 2" mask="0x4000000"/>
          <bitfield name="DEBNC3" caption="Debouncer Enable 3" mask="0x8000000"/>
          <bitfield name="DEBNC4" caption="Debouncer Enable 4" mask="0x10000000"/>
          <bitfield name="DEBNC5" caption="Debouncer Enable 5" mask="0x20000000"/>
          <bitfield name="DEBNC6" caption="Debouncer Enable 6" mask="0x40000000"/>
          <bitfield name="DEBNC7" caption="Debouncer Enable 7" mask="0x80000000"/>
        </register>
        <register modes="MODE0" name="TIMESTAMP" offset="0x64" rw="R" access="RSYNC" ocd-rw="" size="4" initval="0x00000000" caption="MODE0 Timestamp">
          <bitfield name="COUNT" caption="Count Timestamp Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="TIMESTAMP" offset="0x64" rw="R" access="RSYNC" ocd-rw="" size="4" initval="0x00000000" caption="MODE1 Timestamp">
          <bitfield name="COUNT" caption="Count Timestamp Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="TIMESTAMP" offset="0x64" rw="R" access="RSYNC" ocd-rw="" size="4" initval="0x00000000" caption="MODE2 Timestamp">
          <bitfield name="SECOND" caption="Second Timestamp Value" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute Timestamp Value" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour Timestamp Value" mask="0x1F000"/>
          <bitfield name="DAY" caption="Day Timestamp Value" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month Timestamp Value" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year Timestamp Value" mask="0xFC000000"/>
        </register>
        <register name="TAMPID" offset="0x68" rw="RW" size="4" atomic-op="clear:TAMPID" initval="0x00000000" caption="Tamper ID">
          <bitfield name="TAMPID0" caption="Tamper Input 0 Detected" mask="0x1"/>
          <bitfield name="TAMPID1" caption="Tamper Input 1 Detected" mask="0x2"/>
          <bitfield name="TAMPID2" caption="Tamper Input 2 Detected" mask="0x4"/>
          <bitfield name="TAMPID3" caption="Tamper Input 3 Detected" mask="0x8"/>
          <bitfield name="TAMPID4" caption="Tamper Input 4 Detected" mask="0x10"/>
          <bitfield name="TAMPID5" caption="Tamper Input 5 Detected" mask="0x20"/>
          <bitfield name="TAMPID6" caption="Tamper Input 6 Detected" mask="0x40"/>
          <bitfield name="TAMPID7" caption="Tamper Input 7 Detected" mask="0x80"/>
          <bitfield name="TAMPEVT" caption="Tamper Event Detected" mask="0x80000000"/>
        </register>
        <register name="TAMPCTRLB" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="Tamper Control B">
          <bitfield name="ALSI0" caption="Active Layer Select Internal 0" mask="0x1"/>
          <bitfield name="ALSI1" caption="Active Layer Select Internal 1" mask="0x2"/>
          <bitfield name="ALSI2" caption="Active Layer Select Internal 2" mask="0x4"/>
          <bitfield name="ALSI3" caption="Active Layer Select Internal 3" mask="0x8"/>
          <bitfield name="ALSI4" caption="Active Layer Select Internal 4" mask="0x10"/>
          <bitfield name="ALSI5" caption="Active Layer Select Internal 5" mask="0x20"/>
          <bitfield name="ALSI6" caption="Active Layer Select Internal 6" mask="0x40"/>
          <bitfield name="ALSI7" caption="Active Layer Select Internal 7" mask="0x80"/>
        </register>
      </register-group>
      <value-group name="MODE2_ALARM__HOUR">
        <value name="AM" caption="Morning hour" value="0x00"/>
        <value name="PM" caption="Afternoon hour" value="0x10"/>
      </value-group>
      <value-group name="MODE2_MASK__SEL">
        <value name="OFF" caption="Alarm Disabled" value="0x0"/>
        <value name="SS" caption="Match seconds only" value="0x1"/>
        <value name="MMSS" caption="Match seconds and minutes only" value="0x2"/>
        <value name="HHMMSS" caption="Match seconds, minutes, and hours only" value="0x3"/>
        <value name="DDHHMMSS" caption="Match seconds, minutes, hours, and days only" value="0x4"/>
        <value name="MMDDHHMMSS" caption="Match seconds, minutes, hours, days, and months only" value="0x5"/>
        <value name="YYMMDDHHMMSS" caption="Match seconds, minutes, hours, days, months, and years" value="0x6"/>
      </value-group>
      <value-group name="MODE0_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0x0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="0x1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="0x2"/>
      </value-group>
      <value-group name="MODE0_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="MODE1_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="2"/>
      </value-group>
      <value-group name="MODE1_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="MODE2_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="2"/>
      </value-group>
      <value-group name="MODE2_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="MODE0_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="MODE0_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="MODE1_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="MODE1_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="MODE2_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="MODE2_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="TAMPCTRL__IN0ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN0 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="TAMPCTRL__IN1ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN1 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="TAMPCTRL__IN2ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN2 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="TAMPCTRL__IN3ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN3 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="TAMPCTRL__IN4ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN4 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="TAMPCTRL__IN5ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN5 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="TAMPCTRL__IN6ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN6 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="TAMPCTRL__IN7ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN7 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
    </module>
    <module name="SAU" id="SYSTEM_IP" version="1.0.0" caption="Security Attribution Unit">
      <register-group name="SAU" caption="Security Attribution Unit">
        <register name="SAU_CTRL" offset="0x0" rw="RW" size="4" access-size="4" caption="SAU Control Register">
          <bitfield name="ENABLE" caption="SAU enable" mask="0x1"/>
          <bitfield name="ALLNS" caption="All Non-secure" mask="0x2"/>
        </register>
        <register name="SAU_TYPE" offset="0x4" rw="R" size="4" access-size="4" caption="SAU Type Register">
          <bitfield name="SREGION" caption="Number of SAU regions" mask="0xFF"/>
        </register>
        <register name="SAU_RNR" offset="0x8" rw="RW" size="4" access-size="4" caption="SAU Region Number Register">
          <bitfield name="REGION" caption="Selected SAU region number" mask="0xFF"/>
        </register>
        <register name="SAU_RBAR" offset="0xC" rw="RW" size="4" access-size="4" caption="SAU Region Base Address Register">
          <bitfield name="BADDR" caption="Base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="SAU_RLAR" offset="0x10" rw="RW" size="4" access-size="4" caption="SAU Region Limit Address Register">
          <bitfield name="ENABLE" caption="SAU region enable" mask="0x1"/>
          <bitfield name="NSC" caption="Non-secure callable region" mask="0x2"/>
          <bitfield name="LADDR" caption="Limit address" mask="0xFFFFFFE0"/>
        </register>
      </register-group>
    </module>
    <module name="SCB" id="SYSTEM_IP" version="1.0.0" caption="System Control Block">
      <register-group name="SCB" caption="System Control Block">
        <register name="CPUID" offset="0x0" rw="R" size="4" access-size="4" caption="CPUID base register">
          <bitfield name="Revision" caption="Revision number" mask="0xF"/>
          <bitfield name="PartNo" caption="Part number, 0xD20=Cortex-M23" mask="0xFFF0"/>
          <bitfield name="Architecture" caption="Architecture version, 0xC=ARMv8-M Base Line, 0xF=ARMv8-M Main Line" mask="0xF0000"/>
          <bitfield name="Variant" caption="Variant number" mask="0xF00000"/>
          <bitfield name="Implementer" caption="Implementer code, ARM=0x41" mask="0xFF000000"/>
        </register>
        <register name="ICSR" offset="0x4" rw="RW" size="4" access-size="4" caption="Interrupt Control and State Register">
          <bitfield name="VECTACTIVE" caption="Vector active" mask="0x1FF"/>
          <bitfield name="RETTOBASE" caption="Return to base" mask="0x800"/>
          <bitfield name="VECTPENDING" caption="Vector pending" mask="0x1FF000"/>
          <bitfield name="ISRPENDING" caption="Interrupt pending" mask="0x400000"/>
          <bitfield name="ISRPREEMPT" caption="Interrupt preempt" mask="0x800000"/>
          <bitfield name="PENDSTCLR" caption="Pend SysTick clear" mask="0x2000000" values="ICSR__PENDSTCLR"/>
          <bitfield name="PENDSTSET" caption="Pend SysTick set" mask="0x4000000" values="ICSR__PENDSTSET"/>
          <bitfield name="PENDSVCLR" caption="Pend PendSV clear" mask="0x8000000" values="ICSR__PENDSVCLR"/>
          <bitfield name="PENDSVSET" caption="Pend PendSV set" mask="0x10000000" values="ICSR__PENDSVSET"/>
          <bitfield name="PENDNMICLR" caption="Pend NMI clear" mask="0x40000000"/>
          <bitfield name="PENDNMISET" caption="Pend NMI set" mask="0x80000000" values="ICSR__PENDNMISET"/>
        </register>
        <register name="VTOR" offset="0x8" rw="RW" size="4" access-size="4" caption="Vector Table Offset Register">
          <bitfield name="TBLOFF" caption="Vector table base offset" mask="0xFFFFFF80"/>
        </register>
        <register name="AIRCR" offset="0xC" rw="RW" size="4" access-size="4" caption="Application Interrupt and Reset Control Register">
          <bitfield name="VECTCLRACTIVE" caption="Debug: Clear Active State" mask="0x2" values="AIRCR__VECTCLRACTIVE"/>
          <bitfield name="SYSRESETREQ" caption="System Reset Request" mask="0x4" values="AIRCR__SYSRESETREQ"/>
          <bitfield name="SYSRESETREQS" caption="System Reset Request Secure only" mask="0x8" values="AIRCR__SYSRESETREQS"/>
          <bitfield name="BFHFNMINS" caption="BusFault, HardFault and NMI Non-secure enable" mask="0x2000" values="AIRCR__BFHFNMINS"/>
          <bitfield name="PRIS" caption="Prioritize Secure Exceptions" mask="0x4000" values="AIRCR__PRIS"/>
          <bitfield name="ENDIANNESS" caption="Data Endianness, 0=little, 1=big" mask="0x8000" values="AIRCR__ENDIANNESS"/>
          <bitfield name="VECTKEY" caption="Register Key (0x05FA)" mask="0xFFFF0000"/>
        </register>
        <register name="SCR" offset="0x10" rw="RW" size="4" access-size="4" caption="System Control Register">
          <bitfield name="SLEEPONEXIT" caption="Sleep on exit" mask="0x2" values="SCR__SLEEPONEXIT"/>
          <bitfield name="SLEEPDEEP" caption="Sleep deep" mask="0x4" values="SCR__SLEEPDEEP"/>
          <bitfield name="SLEEPDEEPS" caption="Sleep deep secure" mask="0x8"/>
          <bitfield name="SEVONPEND" caption="Send Event on Pending bit" mask="0x10" values="SCR__SEVONPEND"/>
        </register>
        <register name="CCR" offset="0x14" rw="RW" size="4" access-size="4" caption="Configuration and Control Register">
          <bitfield name="USERSETMPEND" caption="User set main pending" mask="0x2"/>
          <bitfield name="UNALIGN_TRP" caption="Unaligned trap" mask="0x8" values="CCR__UNALIGN_TRP"/>
          <bitfield name="DIV_0_TRP" caption="Divide by zero trap" mask="0x10"/>
          <bitfield name="BFHFNMIGN" caption="BusFault in HardFault or NMI ignore" mask="0x100"/>
          <bitfield name="STKOFHFNMIGN" caption="Stack overflow in HardFault and NMI ignore" mask="0x400"/>
          <bitfield name="DC" caption="Data cache enable" mask="0x10000"/>
          <bitfield name="IC" caption="Instruction cache enable" mask="0x20000"/>
          <bitfield name="BP" caption="Branch prediction enable" mask="0x40000"/>
        </register>
        <register name="SHPR2" offset="0x1C" rw="RW" size="4" access-size="4" caption="System Handler Priority Register 2">
          <bitfield name="PRI_11" caption="Priority of system handler 11, SVCall" mask="0xFF000000"/>
        </register>
        <register name="SHPR3" offset="0x20" rw="RW" size="4" access-size="4" caption="System Handler Priority Register 3">
          <bitfield name="PRI_12" caption="Priority of system handler 12, DebugMonitor" mask="0xFF"/>
          <bitfield name="PRI_14" caption="Priority of system handler 14, PendSV" mask="0xFF0000"/>
          <bitfield name="PRI_15" caption="Priority of system handler 15, SysTick" mask="0xFF000000"/>
        </register>
        <register name="SHCSR" offset="0x24" rw="RW" size="4" access-size="4" caption="System Handler Control and State Register">
          <bitfield name="HARDFAULTACT" caption="HardFault exception active state" mask="0x4"/>
          <bitfield name="NMIACT" caption="NMI exception active state" mask="0x20"/>
          <bitfield name="SVCALLACT" caption="SVCall exception active state" mask="0x80"/>
          <bitfield name="PENDSVACT" caption="PendSV exception active state" mask="0x400"/>
          <bitfield name="SYSTICKACT" caption="SysTick exception active state" mask="0x800"/>
          <bitfield name="SVCALLPENDED" caption="SVCall exception pended state" mask="0x8000"/>
          <bitfield name="HARDFAULTPENDED" caption="HardFault exception pended state" mask="0x200000"/>
        </register>
        <register name="DFSR" offset="0x30" rw="RW" size="4" access-size="4" caption="Debug Fault Status Register">
          <bitfield name="HALTED" caption="Halt or step event" mask="0x1"/>
          <bitfield name="BKPT" caption="Breakpoint event" mask="0x2"/>
          <bitfield name="DWTTRAP" caption="Watchpoint event" mask="0x4"/>
          <bitfield name="VCATCH" caption="Vector Catch event" mask="0x8"/>
          <bitfield name="EXTERNAL" caption="External event" mask="0x10"/>
        </register>
        <register name="AFSR" offset="0x3C" rw="RW" size="4" access-size="4" caption="Auxiliary Fault Status Register"/>
        <register name="CLIDR" offset="0x78" rw="R" size="4" access-size="4" caption="Cache Level ID Register">
          <bitfield name="Ctype1" caption="Cache type at level 1" mask="0x7" values="CLIDR__Ctype"/>
          <bitfield name="Ctype2" caption="Cache type at level 2" mask="0x38" values="CLIDR__Ctype"/>
          <bitfield name="Ctype3" caption="Cache type at level 3" mask="0x1C0" values="CLIDR__Ctype"/>
          <bitfield name="Ctype4" caption="Cache type at level 4" mask="0xE00" values="CLIDR__Ctype"/>
          <bitfield name="Ctype5" caption="Cache type at level 5" mask="0x7000" values="CLIDR__Ctype"/>
          <bitfield name="Ctype6" caption="Cache type at level 6" mask="0x38000" values="CLIDR__Ctype"/>
          <bitfield name="Ctype7" caption="Cache type at level 7" mask="0x1C0000" values="CLIDR__Ctype"/>
          <bitfield name="LoUIS" caption="Level of Unification Inner Shareable" mask="0xE00000"/>
          <bitfield name="LoC" caption="Level of Coherence" mask="0x7000000"/>
          <bitfield name="LoUU" caption="Level of Unification Uniprocessor" mask="0x38000000"/>
          <bitfield name="ICB" caption="Inner cache boundary" mask="0xC0000000" values="CLIDR__ICB"/>
        </register>
        <register name="CTR" offset="0x7C" rw="R" size="4" access-size="4" caption="Cache Type Register">
          <bitfield name="IminLine" caption="Instruction cache minimum line length" mask="0xF"/>
          <bitfield name="DminLine" caption="Data cache minimum line length" mask="0xF0000"/>
          <bitfield name="ERG" caption="Exclusives Reservation Granule" mask="0xF00000"/>
          <bitfield name="CWG" caption="Cache Write-back Granule" mask="0xF000000"/>
          <bitfield name="Format" caption="Cache Type Register format" mask="0xE0000000" values="CTR__Format"/>
        </register>
        <register name="CCSIDR" offset="0x80" rw="R" size="4" access-size="4" caption="Current Cache Size ID register">
          <bitfield name="LineSize" caption="log2(number of words per line) - 2" mask="0x7"/>
          <bitfield name="Associativity" caption="Associativity - 1" mask="0x1FF8"/>
          <bitfield name="NumSets" caption="Number of sets - 1" mask="0xFFFE000"/>
          <bitfield name="WA" caption="Write-Allocate" mask="0x10000000"/>
          <bitfield name="RA" caption="Read-Allocate" mask="0x20000000"/>
          <bitfield name="WB" caption="Write-Back" mask="0x40000000"/>
          <bitfield name="WT" caption="Write-Through" mask="0x80000000"/>
        </register>
        <register name="CSSELR" offset="0x84" rw="RW" size="4" access-size="4" caption="Cache Size Selection Register">
          <bitfield name="InD" caption="Instruction not Data" mask="0x1"/>
          <bitfield name="Level" caption="Cache level - 1" mask="0xE"/>
        </register>
      </register-group>
      <value-group name="ICSR__PENDSTCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the SysTick exception" value="1"/>
      </value-group>
      <value-group name="ICSR__PENDSTSET">
        <value name="VALUE_0" caption="Write: no effect; read: SysTick exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes SysTick exception state to pending; read: SysTick exception is pending" value="1"/>
      </value-group>
      <value-group name="ICSR__PENDSVCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the PendSV exception" value="1"/>
      </value-group>
      <value-group name="ICSR__PENDSVSET">
        <value name="VALUE_0" caption="Write: no effect; read: PendSV exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes PendSV exception state to pending; read: PendSV exception is pending" value="1"/>
      </value-group>
      <value-group name="ICSR__PENDNMISET">
        <value name="VALUE_0" caption="Write: no effect; read: NMI exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes NMI exception state to pending; read: NMI exception is pending" value="1"/>
      </value-group>
      <value-group name="AIRCR__VECTCLRACTIVE">
        <value name="NO" caption="Do not clear active state" value="0x0"/>
        <value name="YES" caption="Clear active state" value="0x1"/>
      </value-group>
      <value-group name="AIRCR__SYSRESETREQ">
        <value name="NO" caption="Do not request a system reset" value="0"/>
        <value name="YES" caption="Request a system reset" value="1"/>
      </value-group>
      <value-group name="AIRCR__SYSRESETREQS">
        <value name="BOTH" caption="SYSRESETREQ functionality is available to both Security states" value="0x0"/>
        <value name="SECURE" caption="SYSRESETREQ functionality is only available to Secure state" value="0x1"/>
      </value-group>
      <value-group name="AIRCR__BFHFNMINS">
        <value name="SECURE" caption="BusFault, HardFault, and NMI are Secure" value="0x0"/>
        <value name="NON_SECURE" caption="BusFault and NMI are Non-secure and exceptions can target Non-secure HardFault" value="0x1"/>
      </value-group>
      <value-group name="AIRCR__PRIS">
        <value name="SAME" caption="Priority ranges of Secure and Non-secure exceptions are identical" value="0x0"/>
        <value name="NS_DEPRIO" caption="Non-secure exceptions are de-prioritized" value="0x1"/>
      </value-group>
      <value-group name="AIRCR__ENDIANNESS">
        <value name="LITTLE" caption="Little-endian" value="0"/>
        <value name="BIG" caption="Big-endian" value="1"/>
      </value-group>
      <value-group name="SCR__SLEEPONEXIT">
        <value name="VALUE_0" caption="O not sleep when returning to Thread mode" value="0"/>
        <value name="VALUE_1" caption="Enter sleep, or deep sleep, on return from an ISR" value="1"/>
      </value-group>
      <value-group name="SCR__SLEEPDEEP">
        <value name="VALUE_0" caption="Sleep" value="0"/>
        <value name="VALUE_1" caption="Deep sleep" value="1"/>
      </value-group>
      <value-group name="SCR__SEVONPEND">
        <value name="VALUE_0" caption="Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" value="0"/>
        <value name="VALUE_1" caption="Enabled events and all interrupts, including disabled interrupts, can wakeup the processor" value="1"/>
      </value-group>
      <value-group name="CCR__UNALIGN_TRP">
        <value name="VALUE_0" caption="Do not trap unaligned halfword and word accesses" value="0"/>
        <value name="VALUE_1" caption="Trap unaligned halfword and word accesses" value="1"/>
      </value-group>
      <value-group name="CLIDR__Ctype">
        <value name="NO" caption="No cache" value="0"/>
        <value name="IC" caption="Instruction cache only" value="1"/>
        <value name="DC" caption="Data cache only" value="2"/>
        <value name="SEPARATE" caption="Separate instruction and data caches" value="3"/>
        <value name="UNIFIED" caption="Unified cache" value="4"/>
      </value-group>
      <value-group name="CLIDR__ICB">
        <value name="NO" caption="Not disclosed in this mechanism" value="0"/>
        <value name="L1" caption="L1 cache is the highest inner level" value="1"/>
        <value name="L2" caption="L2 cache is the highest inner level" value="2"/>
        <value name="L3" caption="L3 cache is the highest inner level" value="3"/>
      </value-group>
      <value-group name="CTR__Format">
        <value name="NO" caption="No cache type information provided" value="0"/>
        <value name="YES" caption="Cache type information is provided" value="4"/>
      </value-group>
    </module>
    <module name="SERCOM" id="03715" name2="com_sercom_u2201_v6" version="6c0" caption="Serial Communication Interface">
      <register-group name="SERCOM" caption="Serial Communication Interface">
        <mode name="I2CM" qualifier="SERCOM.I2CM_CTRLA.MODE" value="5" caption="I2C Master Mode"/>
        <mode name="I2CS" qualifier="SERCOM.I2CS_CTRLA.MODE" value="4" caption="I2C Slave Mode"/>
        <mode name="SPI" qualifier="SERCOM.SPI_CTRLA.MODE" mask="6" value="2" caption="SPI Mode"/>
        <mode name="USART" qualifier="SERCOM.USART_CTRLA.MODE" mask="6" value="0" caption="USART Mode"/>
        <register modes="I2CM" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="I2CM Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="I2CM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x80"/>
          <bitfield name="FILTSEL" caption="Input Filter Selection" mask="0x300" values="I2CM_CTRLA__FILTSEL"/>
          <bitfield name="SLEWRATE" caption="Slew Rate Selection" mask="0xC00" values="I2CM_CTRLA__SLEWRATE"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SMBUSEN" caption="SMBUS Input Buffer Enable" mask="0x20000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="I2CM_CTRLA__SDAHOLD"/>
          <bitfield name="MEXTTOEN" caption="Master SCL Low Extend Timeout" mask="0x400000"/>
          <bitfield name="SEXTTOEN" caption="Slave SCL Low Extend Timeout" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="I2CM_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="INACTOUT" caption="Inactive Time-Out" mask="0x30000000" values="I2CM_CTRLA__INACTOUT"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Timeout Enable" mask="0x40000000"/>
        </register>
        <register modes="I2CS" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="I2CS Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="I2CS_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="FILTSEL" caption="Input Filter Selection" mask="0x300"/>
          <bitfield name="SLEWRATE" caption="Slew Rate Selection" mask="0xC00" values="I2CS_CTRLA__SLEWRATE"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SMBUSEN" caption="SMBUS Input Buffer Enable" mask="0x20000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="I2CS_CTRLA__SDAHOLD"/>
          <bitfield name="SEXTTOEN" caption="Slave SCL Low Extend Timeout" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="I2CS_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Timeout Enable" mask="0x40000000"/>
        </register>
        <register modes="SPI" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="SPI Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SPI_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="DOPO" caption="Data Out Pinout" mask="0x30000" values="SPI_CTRLA__DOPO"/>
          <bitfield name="DIPO" caption="Data In Pinout" mask="0x300000" values="SPI_CTRLA__DIPO"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SPI_CTRLA__FORM"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x10000000" values="SPI_CTRLA__CPHA"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SPI_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SPI_CTRLA__DORD"/>
        </register>
        <register modes="USART" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="USART Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="USART_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="TXINV" caption="Transmit Data Invert" mask="0x200" values="USART_CTRLA__TXINV"/>
          <bitfield name="RXINV" caption="Receive Data Invert" mask="0x400" values="USART_CTRLA__RXINV"/>
          <bitfield name="SAMPR" caption="Sample" mask="0xE000" values="USART_CTRLA__SAMPR"/>
          <bitfield name="TXPO" caption="Transmit Data Pinout" mask="0x30000" values="USART_CTRLA__TXPO"/>
          <bitfield name="RXPO" caption="Receive Data Pinout" mask="0x300000" values="USART_CTRLA__RXPO"/>
          <bitfield name="SAMPA" caption="Sample Adjustment" mask="0xC00000"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="USART_CTRLA__FORM"/>
          <bitfield name="CMODE" caption="Communication Mode" mask="0x10000000" values="USART_CTRLA__CMODE"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="USART_CTRLA__DORD"/>
        </register>
        <register modes="I2CM" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CM Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="QCEN" caption="Quick Command Enable" mask="0x200"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="I2CM_CTRLB__FIFOCLR"/>
        </register>
        <register modes="I2CS" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CS Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="GCMD" caption="PMBus Group Command" mask="0x200"/>
          <bitfield name="AACKEN" caption="Automatic Address Acknowledge" mask="0x400"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="I2CS_CTRLB__AMODE"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="I2CS_CTRLB__FIFOCLR"/>
        </register>
        <register modes="SPI" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPI Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SPI_CTRLB__CHSIZE"/>
          <bitfield name="PLOADEN" caption="Data Preload Enable" mask="0x40"/>
          <bitfield name="SSDE" caption="Slave Select Low Detect Enable" mask="0x200" values="SPI_CTRLB__SSDE"/>
          <bitfield name="MSSEN" caption="Master Slave Select Enable" mask="0x2000" values="SPI_CTRLB__MSSEN"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SPI_CTRLB__AMODE"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SPI_CTRLB__FIFOCLR"/>
        </register>
        <register modes="USART" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="USART_CTRLB__CHSIZE"/>
          <bitfield name="SBMODE" caption="Stop Bit Mode" mask="0x40" values="USART_CTRLB__SBMODE"/>
          <bitfield name="COLDEN" caption="Collision Detection Enable" mask="0x100"/>
          <bitfield name="SFDE" caption="Start of Frame Detection Enable" mask="0x200"/>
          <bitfield name="ENC" caption="Encoding Format" mask="0x400" values="USART_CTRLB__ENC"/>
          <bitfield name="PMODE" caption="Parity Mode" mask="0x2000" values="USART_CTRLB__PMODE"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x10000"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="USART_CTRLB__FIFOCLR"/>
          <bitfield name="LINCMD" caption="LIN Command" mask="0x3000000" values="USART_CTRLB__LINCMD"/>
        </register>
        <register modes="I2CM" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="I2CM Control C">
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="I2CM_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="I2CM_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="I2CS" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="I2CS Control C">
          <bitfield name="SDASETUP" caption="SDA Setup Time" mask="0xF"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="I2CS_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="I2CS_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="SPI" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SPI Control C">
          <bitfield name="ICSPACE" caption="Inter-Character Spacing" mask="0x3F"/>
          <bitfield name="FSES" caption="Frame Synch Edge Select" mask="0x100"/>
          <bitfield name="FSLEN" caption="Frame Synch Length" mask="0x200" values="SPI_CTRLC__FSLEN"/>
          <bitfield name="FSPOL" caption="Frame Synch Polarity" mask="0x400" values="SPI_CTRLC__FSPOL"/>
          <bitfield name="IGNTUR" caption="Ignore Transmit Underrun" mask="0x800"/>
          <bitfield name="FRMEN" caption="Frame mode enable" mask="0x10000"/>
          <bitfield name="FMODE" caption="Frame mode" mask="0x20000" values="SPI_CTRLC__FMODE"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SPI_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SPI_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="USART" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="USART Control C">
          <bitfield name="GTIME" caption="Guard Time" mask="0x7"/>
          <bitfield name="BRKLEN" caption="LIN Master Break Length" mask="0x300" values="USART_CTRLC__BRKLEN"/>
          <bitfield name="HDRDLY" caption="LIN Master Header Delay" mask="0xC00" values="USART_CTRLC__HDRDLY"/>
          <bitfield name="INACK" caption="Inhibit Not Acknowledge" mask="0x10000"/>
          <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x20000"/>
          <bitfield name="MAXITER" caption="Maximum Iterations" mask="0x700000"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x3000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="USART_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="USART_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="I2CM" name="BAUD" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="I2CM Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
          <bitfield name="BAUDLOW" caption="Baud Rate Value Low" mask="0xFF00"/>
          <bitfield name="HSBAUD" caption="High Speed Baud Rate Value" mask="0xFF0000"/>
          <bitfield name="HSBAUDLOW" caption="High Speed Baud Rate Value Low" mask="0xFF000000"/>
        </register>
        <register modes="SPI" name="BAUD" offset="0xC" rw="RW" size="1" initval="0x00" caption="SPI Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
        </register>
        <register modes="USART" name="BAUD" offset="0xC" rw="RW" size="2" initval="0x0000" caption="USART Baud Rate">
          <mode name="DEFAULT" qualifier="SERCOM.USART.CTRLA.FORM" value="0" caption="Default"/>
          <mode name="FRAC" qualifier="SERCOM.USART.CTRLA.FORM" value="4" caption="Fractional Baud mode"/>
          <mode name="FRACFP" qualifier="SERCOM.USART.CTRLA.FORM" value="5" caption="Fractional Baud with Parity mode"/>
          <mode name="USARTFP" qualifier="SERCOM.USART.CTRLA.FORM" value="1" caption="USART Frame with Parity mode"/>
          <bitfield modes="FRAC FRACFP" name="BAUD" caption="Baud Rate Value" mask="0x1FFF"/>
          <bitfield modes="FRAC FRACFP" name="FP" caption="Fractional Part" mask="0xE000"/>
          <bitfield modes="DEFAULT USARTFP" name="BAUD" caption="Baud Rate Value" mask="0xFFFF"/>
        </register>
        <register modes="USART" name="RXPL" offset="0xE" rw="RW" size="1" initval="0x00" caption="USART Receive Pulse Length">
          <bitfield name="RXPL" caption="Receive Pulse Length" mask="0xFF"/>
        </register>
        <register modes="I2CM" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CM Interrupt Enable Clear">
          <bitfield name="MB" caption="Master On Bus Interrupt Disable" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt Disable" mask="0x2"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Disable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CS Interrupt Enable Clear">
          <bitfield name="PREC" caption="Stop Received Interrupt Disable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Disable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt Disable" mask="0x4"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Disable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="SPI" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="SPI Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Disable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="USART" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="USART Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Disable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Disable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Disable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CM Interrupt Enable Set">
          <bitfield name="MB" caption="Master On Bus Interrupt Enable" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt Enable" mask="0x2"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Enable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CS Interrupt Enable Set">
          <bitfield name="PREC" caption="Stop Received Interrupt Enable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Enable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt Enable" mask="0x4"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Enable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="SPI" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="SPI Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Enable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="USART" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="USART Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Enable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Enable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Enable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CM Interrupt Flag Status and Clear">
          <bitfield name="MB" caption="Master On Bus Interrupt" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt" mask="0x2"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CS Interrupt Flag Status and Clear">
          <bitfield name="PREC" caption="Stop Received Interrupt" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt" mask="0x4"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="SPI" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="SPI Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Flag" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="USART" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="USART Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="I2CM" name="STATUS" offset="0x1A" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="I2CM Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="ARBLOST" caption="Arbitration Lost" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="BUSSTATE" caption="Bus State" mask="0x30"/>
          <bitfield name="LOWTOUT" caption="SCL Low Timeout" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="MEXTTOUT" caption="Master SCL Low Extend Timeout" mask="0x100"/>
          <bitfield name="SEXTTOUT" caption="Slave SCL Low Extend Timeout" mask="0x200"/>
          <bitfield name="LENERR" caption="Length Error" mask="0x400"/>
        </register>
        <register modes="I2CS" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="I2CS Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="COLL" caption="Transmit Collision" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="DIR" caption="Read/Write Direction" mask="0x8"/>
          <bitfield name="SR" caption="Repeated Start" mask="0x10"/>
          <bitfield name="LOWTOUT" caption="SCL Low Timeout" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="SEXTTOUT" caption="Slave SCL Low Extend Timeout" mask="0x200"/>
          <bitfield name="HS" caption="High Speed" mask="0x400"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="SPI" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="SPI Status">
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="TUR" caption="Frame Transmit Underrun" mask="0x8"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="USART" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="USART Status">
          <bitfield name="PERR" caption="Parity Error" mask="0x1"/>
          <bitfield name="FERR" caption="Frame Error" mask="0x2"/>
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="CTS" caption="Clear To Send" mask="0x8"/>
          <bitfield name="ISF" caption="Inconsistent Sync Field" mask="0x10"/>
          <bitfield name="COLL" caption="Collision Detected" mask="0x20"/>
          <bitfield name="TXE" caption="Transmitter Empty" mask="0x40"/>
          <bitfield name="ITER" caption="Maximum Number of Repetitions Reached" mask="0x80"/>
        </register>
        <register modes="I2CM" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CM Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="SYSOP" caption="System Operation Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="Length Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="I2CS" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CS Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="SYSOP" caption="System Operation Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="Length Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="SPI" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SPI Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="USART Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="RXERRCNT" caption="RXERRCNT Synchronization Busy" mask="0x8"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART" name="RXERRCNT" offset="0x20" rw="R" access="RSYNC" size="1" initval="0x00" caption="USART Receive Error Count"/>
        <register modes="I2CS" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="I2CS Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="SPI" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="SPI Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="USART" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="USART Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x300" values="USART_LENGTH__LENEN"/>
        </register>
        <register modes="I2CM" name="ADDR" offset="0x24" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CM Address">
          <bitfield name="ADDR" caption="Address Value" mask="0x7FF"/>
          <bitfield name="LENEN" caption="Length Enable" mask="0x2000"/>
          <bitfield name="HS" caption="High Speed Mode" mask="0x4000"/>
          <bitfield name="TENBITEN" caption="Ten Bit Addressing Enable" mask="0x8000"/>
          <bitfield name="LEN" caption="Length" mask="0xFF0000"/>
        </register>
        <register modes="I2CS" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="I2CS Address">
          <bitfield name="GENCEN" caption="General Call Address Enable" mask="0x1"/>
          <bitfield name="ADDR" caption="Address Value" mask="0x7FE"/>
          <bitfield name="TENBITEN" caption="Ten Bit Addressing Enable" mask="0x8000"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0x7FE0000"/>
        </register>
        <register modes="SPI" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="SPI Address">
          <bitfield name="ADDR" caption="Address Value" mask="0xFF"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0xFF0000"/>
        </register>
        <register modes="I2CM" name="DATA" offset="0x28" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="I2CM Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="I2CS" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="I2CS Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="SPI" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="SPI Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="USART" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="USART Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="I2CM" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="I2CM Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="SPI" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="SPI Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="USART" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="USART Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="I2CM" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="I2CM FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="I2CS" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="I2CS FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="SPI" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="SPI FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="USART" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="USART FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="I2CM" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="I2CM FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="I2CS" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="I2CS FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="SPI" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="SPI FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="USART" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="USART FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
      </register-group>
      <value-group name="I2CM_CTRLA__MODE">
        <value name="I2C_MASTER" caption="I2C host mode operation" value="5"/>
      </value-group>
      <value-group name="I2CM_CTRLA__FILTSEL">
        <value name="DIS" caption="Disable" value="0x0"/>
        <value name="50NS" caption="Minimum 50ns filter" value="0x2"/>
        <value name="10NS" caption="Minimum 10ns filter" value="0x3"/>
      </value-group>
      <value-group name="I2CM_CTRLA__SLEWRATE">
        <value name="SMM" caption="Standard mode" value="0x0"/>
        <value name="FM" caption="Fast mode" value="0x1"/>
        <value name="FMP" caption="Fast mode plus" value="0x2"/>
        <value name="HS" caption="High-speed mode" value="0x3"/>
      </value-group>
      <value-group name="I2CM_CTRLA__SDAHOLD">
        <value name="DIS" caption="Disable" value="0x0"/>
        <value name="75NS" caption="50ns - 100ns hold time" value="0x1"/>
        <value name="450NS" caption="300ns - 600ns hold time" value="0x2"/>
        <value name="600NS" caption="400ns - 800ns hold time" value="0x3"/>
      </value-group>
      <value-group name="I2CM_CTRLA__SPEED">
        <value name="SM" caption="Standard-Mode (SM) and Fast-Mode (FM)" value="0x0"/>
        <value name="FMP" caption="Fast-Mode Plus (FM+)" value="0x1"/>
        <value name="HS" caption="High-Speed Mode" value="0x2"/>
      </value-group>
      <value-group name="I2CM_CTRLA__INACTOUT">
        <value name="DIS" caption="Disable" value="0x0"/>
        <value name="55US" caption="5-6 SCL cycle time-out" value="0x1"/>
        <value name="105US" caption="10-11 SCL cycle time-out" value="0x2"/>
        <value name="205US" caption="20-21-6 SCL cycle time-out" value="0x3"/>
      </value-group>
      <value-group name="I2CS_CTRLA__MODE">
        <value name="I2C_SLAVE" caption="I2C client mode operation" value="0x4"/>
      </value-group>
      <value-group name="I2CS_CTRLA__SLEWRATE">
        <value name="SM" caption="Standard mode" value="0x0"/>
        <value name="FM" caption="Fast mode" value="0x1"/>
        <value name="FMP" caption="Fast mode plus" value="0x2"/>
        <value name="HS" caption="High-speed mode" value="0x3"/>
      </value-group>
      <value-group name="I2CS_CTRLA__SDAHOLD">
        <value name="DIS" caption="Disable" value="0x0"/>
        <value name="75NS" caption="50ns - 100ns hold time" value="0x1"/>
        <value name="450NS" caption="300ns - 600ns hold time" value="0x2"/>
        <value name="600NS" caption="400ns - 800ns hold time" value="0x3"/>
      </value-group>
      <value-group name="I2CS_CTRLA__SPEED">
        <value name="SM" caption="Standard-Mode (SM) and Fast-Mode (FM)" value="0x0"/>
        <value name="FMP" caption="Fast-Mode Plus (FM+)" value="0x1"/>
        <value name="HS" caption="High-Speed Mode" value="0x2"/>
      </value-group>
      <value-group name="SPI_CTRLA__MODE">
        <value name="SLAVE" caption="SPI slave operation" value="0x2"/>
        <value name="MASTER" caption="SPI master operation" value="0x3"/>
      </value-group>
      <value-group name="SPI_CTRLA__DOPO">
        <value name="PAD0" caption="DO on PAD[0], SCK on PAD[1] and SS on PAD[2]" value="0x0"/>
        <value name="PAD3" caption="DO on PAD[3], SCK on PAD[1] and SS on PAD[2]" value="0x2"/>
      </value-group>
      <value-group name="SPI_CTRLA__DIPO">
        <value name="PAD0" caption="SERCOM PAD0 is used as data input" value="0x0"/>
        <value name="PAD1" caption="SERCOM PAD1 is used as data input" value="0x1"/>
        <value name="PAD2" caption="SERCOM PAD2 is used as data input" value="0x2"/>
        <value name="PAD3" caption="SERCOM PAD3 is used as data input" value="0x3"/>
      </value-group>
      <value-group name="SPI_CTRLA__FORM">
        <value name="SPI" caption="SPI frame" value="0x0"/>
        <value name="ADDR" caption="SPI frame with address" value="0x2"/>
      </value-group>
      <value-group name="SPI_CTRLA__CPHA">
        <value name="LEADING_EDGE" caption="The data is sampled on a leading SCK edge and changed on a trailing SCK edge" value="0x0"/>
        <value name="TRAILING_EDGE" caption="The data is sampled on a trailing SCK edge and changed on a leading SCK edge" value="0x1"/>
      </value-group>
      <value-group name="SPI_CTRLA__CPOL">
        <value name="LOW" caption="SCK is low when idle" value="0x0"/>
        <value name="HIGH" caption="SCK is high when idle" value="0x1"/>
      </value-group>
      <value-group name="SPI_CTRLA__DORD">
        <value name="MSB" caption="MSB is transmitted first" value="0x0"/>
        <value name="LSB" caption="LSB is transmitted first" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLA__MODE">
        <value name="EXTCLK" caption="USART with external clock" value="0x0"/>
        <value name="INTCLK" caption="Usart with internal clock" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLA__TXINV">
        <value name="DISABLE" caption="TxD is not inverted" value="0x0"/>
        <value name="INV" caption="TxD is inverted" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLA__RXINV">
        <value name="DISABLE" caption="RxD is not inverted" value="0x0"/>
        <value name="INV" caption="RxD is inverted" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLA__SAMPR">
        <value name="ARITHM16X" caption="16x oversampling using arithmetic baud rate generation" value="0x0"/>
        <value name="FRAC16X" caption="16x oversampling using fractional baud rate generation" value="0x1"/>
        <value name="ARITHM8X" caption="8x oversampling using arithmetic baud rate generation" value="0x2"/>
        <value name="FRAC8X" caption="8x oversampling using fractional baud rate generation" value="0x3"/>
        <value name="ARITHM3X" caption="3x oversampling using arithmetic baud rate generation" value="0x4"/>
      </value-group>
      <value-group name="USART_CTRLA__TXPO">
        <value name="PAD0" caption="PAD[0] = TxD; PAD[1] = XCK" value="0x0"/>
        <value name="PAD2" caption="PAD[0] = TxD; PAD[2] = RTS; PAD[3] = CTS" value="0x2"/>
        <value name="PAD3" caption="PAD[0] = TxD; PAD[1] = XCK; PAD[2] = TE" value="0x3"/>
      </value-group>
      <value-group name="USART_CTRLA__RXPO">
        <value name="PAD0" caption="SERCOM PAD0 is used for data reception" value="0x0"/>
        <value name="PAD1" caption="SERCOM PAD1 is used for data reception" value="0x1"/>
        <value name="PAD2" caption="SERCOM PAD2 is used for data reception" value="0x2"/>
        <value name="PAD3" caption="SERCOM PAD3 is used for data reception" value="0x3"/>
      </value-group>
      <value-group name="USART_CTRLA__FORM">
        <value name="USART" caption="USART frame" value="0x0"/>
        <value name="USARTP" caption="USART frame with parity" value="0x1"/>
        <value name="LINBRKGEN" caption="LIN Master Break and Synck generation" value="0x2"/>
        <value name="LINBRKDET" caption="LIN Slave break detection and auto-baud" value="0x4"/>
        <value name="BRKDET" caption="Break detection and auto-baud with parity" value="0x5"/>
      </value-group>
      <value-group name="USART_CTRLA__CMODE">
        <value name="ASYNC" caption="Asynchronous communication." value="0x0"/>
        <value name="SYNC" caption="Synchronous communication." value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLA__DORD">
        <value name="MSB" caption="MSB is transmitted first." value="0x0"/>
        <value name="LSB" caption="LSB is transmitted first." value="0x1"/>
      </value-group>
      <value-group name="I2CM_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="I2CS_CTRLB__AMODE">
        <value name="MASK" caption="The slave responds to the address written in ADDR.ADDR masked by the value in ADDR.ADDRMASK" value="0x0"/>
        <value name="2ADDRS" caption="The slave responds to the two unique addresses in ADDR and ADDRMASK" value="0x1"/>
        <value name="RANGE" caption="The slave responds to the range of addresses between and including ADDR and ADDRMASK. ADDR is the upper limit" value="0x2"/>
      </value-group>
      <value-group name="I2CS_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="SPI_CTRLB__CHSIZE">
        <value name="8BITS" caption="8-bits character" value="0x0"/>
        <value name="9BITS" caption="9-bits character" value="0x1"/>
      </value-group>
      <value-group name="SPI_CTRLB__SSDE">
        <value name="DISABLE" caption="SS low detector is disabled" value="0x0"/>
        <value name="ENABLE" caption="SS low detector is enabled" value="0x1"/>
      </value-group>
      <value-group name="SPI_CTRLB__MSSEN">
        <value name="DISABLE" caption="Hardware SS control is disabled" value="0x0"/>
        <value name="ENABLE" caption="Hardware SS control is enabled" value="0x1"/>
      </value-group>
      <value-group name="SPI_CTRLB__AMODE">
        <value name="MASK" caption="ADDRMASK is used as a mask to the AADR register" value="0x0"/>
        <value name="2ADDRS" caption="The slave responds to the two unique addresses in ADDR and ADDRMASK" value="0x1"/>
        <value name="RANGE" caption="The slave responds to the range of addresses between and including ADDR and ADDRMASK. ADDR is the upper limit" value="0x2"/>
      </value-group>
      <value-group name="SPI_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="USART_CTRLB__CHSIZE">
        <value name="8BITS" caption="8-bits character" value="0x0"/>
        <value name="9BITS" caption="9-bits character" value="0x1"/>
        <value name="5BITS" caption="5-bits character" value="0x5"/>
        <value name="6BITS" caption="6-bits character" value="0x6"/>
        <value name="7BITS" caption="7-bits character" value="0x7"/>
      </value-group>
      <value-group name="USART_CTRLB__SBMODE">
        <value name="ONE" caption="One stop bit" value="0x0"/>
        <value name="TWO" caption="Two stop bits" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLB__ENC">
        <value name="DISABLE" caption="Data is not encoded" value="0x0"/>
        <value name="IRDA" caption="Data is IrDA encoded" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLB__PMODE">
        <value name="EVEN" caption="Even parity" value="0x0"/>
        <value name="ODD" caption="Odd parity" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="USART_CTRLB__LINCMD">
        <value name="NONE" caption="Normal USART transmission" value="0x0"/>
        <value name="SOFTWARE_CONTROL_TRANSMIT_CMD" caption="Break field is transmitted when DATA is written" value="0x1"/>
        <value name="AUTO_TRANSMIT_CMD" caption="Break, synch and identifier are automaticcaly transmitted when DATA is written with the identifier" value="0x2"/>
      </value-group>
      <value-group name="I2CM_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="I2CM_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x2"/>
      </value-group>
      <value-group name="I2CS_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="I2CS_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x2"/>
      </value-group>
      <value-group name="SPI_CTRLC__FSLEN">
        <value name="STROBE" caption="One SCK pulse" value="0x0"/>
        <value name="LEVEL" caption="One frame duration" value="0x1"/>
      </value-group>
      <value-group name="SPI_CTRLC__FSPOL">
        <value name="HIGH" caption="VCC-level valid polarity" value="0x0"/>
        <value name="LOW" caption="GND-level valid polarity" value="0x1"/>
      </value-group>
      <value-group name="SPI_CTRLC__FMODE">
        <value name="MASTER" caption="Frame Master" value="0x0"/>
        <value name="SLAVE" caption="Frame Slave" value="0x1"/>
      </value-group>
      <value-group name="SPI_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="SPI_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated as long as the FIFO is empty" value="0x2"/>
      </value-group>
      <value-group name="USART_CTRLC__BRKLEN">
        <value name="13BITS" caption="Break field transmission is 13 bit times" value="0x0"/>
        <value name="17BITS" caption="Break field transmission is 17 bit times" value="0x1"/>
        <value name="21BITS" caption="Break field transmission is 21 bit times" value="0x2"/>
        <value name="26BITS" caption="Break field transmission is 26 bit times" value="0x3"/>
      </value-group>
      <value-group name="USART_CTRLC__HDRDLY">
        <value name="1BIT" caption="Delay between break and sync transmission is 1-bit time" value="0x0"/>
        <value name="4BITS" caption="Delay between break and sync transmission is 4-bit time" value="0x1"/>
        <value name="8BITS" caption="Delay between break and sync transmission is 8-bit time" value="0x2"/>
        <value name="14BITS" caption="Delay between break and sync transmission is 14-bit time" value="0x3"/>
      </value-group>
      <value-group name="USART_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="USART_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated when the FIFO is empty" value="0x2"/>
      </value-group>
      <value-group name="USART_LENGTH__LENEN">
        <value name="DISABLE" caption="Length counter is disabled" value="0x0"/>
        <value name="TX" caption="Length counter is enabled for transmit" value="0x1"/>
        <value name="RX" caption="Length counter is enabled for receive" value="0x2"/>
      </value-group>
    </module>
    <module name="SUPC" id="03926" name2="pwr_rpmu_supc_v1" version="1c0" caption="Supply Controller">
      <register-group name="SUPC" caption="Supply Controller">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="LVDET" caption="Low Voltage Detector Interrupt Enable" mask="0x1"/>
          <bitfield name="LVDRDY" caption="Low Voltage Detector Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="ULDORDY" caption="User LDO Regulator Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="ULDOOVHEAT" caption="User LDO Regulator OverHeat Interrupt Enable" mask="0x8"/>
          <bitfield name="BORVDDUSB" caption="BORVDDUSB Interrupt Enable" mask="0x20"/>
          <bitfield name="ADDVREGRDY0" caption="Additional Regulator ready 0 Interrupt Enable" mask="0x100"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="LVDET" caption="Low Voltage Detector Interrupt Enable" mask="0x1"/>
          <bitfield name="LVDRDY" caption="Low Voltage Detector Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="ULDORDY" caption="User LDO Regulator Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="ULDOOVHEAT" caption="User LDO Regulator OverHeat Interrupt Enable" mask="0x8"/>
          <bitfield name="BORVDDUSB" caption="BORVDDUSB Interrupt Enable" mask="0x20"/>
          <bitfield name="ADDVREGRDY0" caption="Additional Regulator ready 0 Interrupt Enable" mask="0x100"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="LVDET" caption="Low Voltage Detector Interrupt. Set to one if VDDIO crosses the treshold voltage in the good direction according to LVD.DIR." mask="0x1"/>
          <bitfield name="LVDRDY" caption="Low Voltage Detector Ready Interrupt. Set to one if LVD is ready to operate." mask="0x2"/>
          <bitfield name="ULDORDY" caption="User LDO Regulator Ready Interrupt. Set to one if ULDO is ready meaning that output voltage is correct." mask="0x4"/>
          <bitfield name="ULDOOVHEAT" caption="User LDO Regulator OverHeat Interrupt. Is set to one if overheat condition is detected." mask="0x8"/>
          <bitfield name="BORVDDUSB" caption="BORVDDUSB Interrupt. Set to one if VDDUSB issue is detected." mask="0x20"/>
          <bitfield name="ADDVREGRDY0" caption="Additional Regulator ready 0 Interrupt. Set to one if additionnal regulator is ready meaning that output voltage is correct." mask="0x100"/>
        </register>
        <register name="STATUS" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Flag status">
          <bitfield name="LVDET" caption="Low Voltage Detector Status." mask="0x1"/>
          <bitfield name="LVDRDY" caption="Low Voltage Detector Ready Status" mask="0x2"/>
          <bitfield name="ULDORDY" caption="User LDO regulator Status. It corresponds to vreg_ready_mv signal from ULDO." mask="0x4"/>
          <bitfield name="ULDOOVHEAT" caption="User LDO Regulator OverHeat Status. It corresponds to vreg_overheat_event_mv signal from ULDO." mask="0x8"/>
          <bitfield name="BORVDDUSB" caption="BORVDDUSB Status. One if VDDUSB is OK. It corresponds to bor_vddusb_n_mv signal of SMOR." mask="0x20"/>
          <bitfield name="ADDVREGRDY0" caption="Additional Regulator ready 0 Status. One if voltage is OK. It corresponds to vreg_ready_mv signal of additional regulator." mask="0x100"/>
        </register>
        <register name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Synchronisation Busy">
          <bitfield name="BOR" caption="BOR Synchronization Busy" mask="0x1"/>
        </register>
        <register name="BOR" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="BOR Control">
          <bitfield name="DCBORPSEL" caption="Duty Cycle BOR Prescaler Select" mask="0x70" values="BOR__DCBORPSEL"/>
          <bitfield name="BORFILT" caption="BOR filtering" mask="0x300" values="BOR__BORFILT"/>
        </register>
        <register name="LVD" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="LVD Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="DIR" caption="Direction" mask="0x4" values="LVD__DIR"/>
          <bitfield name="OEVEN" caption="Output Event Enable" mask="0x8"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x10"/>
          <bitfield name="LEVEL" caption="Threshold Level. See &quot;pwr_smor_[nn]_v1 DOS&quot; - level section to get details." mask="0xF0000"/>
        </register>
        <register name="VREGCTRL" offset="0x1C" rw="RW" size="4" initval="0x00000004" caption="VREG Control">
          <bitfield name="VREGOUT" caption="VREG Output Control in RUN mode only. Enable by production fuse by CALSUPC.VREGOUTEN" mask="0x3" values="VREGCTRL__VREGOUT"/>
          <bitfield name="OFFSTDBY" caption="Off in Standby Control for VREGSW[N-1]. Useful for Riverside only." mask="0x4" values="VREGCTRL__OFFSTDBY"/>
          <bitfield name="LVSTDBY" caption="Low Voltage Standby Enable" mask="0x10" values="VREGCTRL__LVSTDBY"/>
          <bitfield name="LVHIB" caption="Low Voltage Hibernate Enable" mask="0x20" values="VREGCTRL__LVHIB"/>
          <bitfield name="CPEN" caption="Charge Pump Enable and Auto-enable." mask="0x300"/>
          <bitfield name="ULDOEN" caption="User LDO Voltage Regulator Enable" mask="0x1000"/>
          <bitfield name="ULDOSTDBY" caption="User LDO Voltage Regulator Configuration" mask="0x2000" values="VREGCTRL__ULDOSTDBY"/>
          <bitfield name="ULDOLEVEL" caption="User LDO Voltage Level Selection" mask="0xC000" values="VREGCTRL__ULDOLEVEL"/>
          <bitfield name="AVREGEN" caption="Additional Voltage Regulator Enable" mask="0x10000"/>
          <bitfield name="AVREGSTDBY" caption="Additional Voltage Regulator Configuration" mask="0x1000000" values="VREGCTRL__AVREGSTDBY"/>
          <bitfield name="SRAM_VLD" caption="SRAM VALID Status Bit" mask="0x40000000"/>
          <bitfield name="BKUP_VLD" caption="Backup Domain Valid Status Bit" mask="0x80000000"/>
        </register>
        <register name="VREFCTRL" offset="0x20" rw="RW" size="4" initval="0x00000002" caption="VREF Control">
          <bitfield name="LPSTDBY" caption="Bandgap and Regulators Low Power Standby Enable" mask="0x1" values="VREFCTRL__LPSTDBY"/>
          <bitfield name="LPHIB" caption="Bandgap and Regulators Low Power Hibernate Enable" mask="0x2" values="VREFCTRL__LPHIB"/>
          <bitfield name="TSEN" caption="Temperature Sensor Output Enable" mask="0x10"/>
        </register>
        <register name="BKOUT" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="Backup Output Control">
          <bitfield name="EN0" caption="Enable Output" mask="0x1"/>
          <bitfield name="EN1" caption="Enable Output" mask="0x4"/>
          <bitfield name="CLR0" caption="Clear Output" mask="0x100"/>
          <bitfield name="CLR1" caption="Clear Output" mask="0x400"/>
          <bitfield name="SET0" caption="Set Output" mask="0x10000"/>
          <bitfield name="SET1" caption="Set Output" mask="0x40000"/>
          <bitfield name="TGLOM0" caption="Toggle Output Mode" mask="0x3000000" values="BKOUT__TGLOM"/>
          <bitfield name="TGLOM1" caption="Toggle Output Mode" mask="0xC000000" values="BKOUT__TGLOM"/>
        </register>
        <register name="BKIN" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Backup Input Control">
          <bitfield name="BKIN" caption="Backup Input Value" mask="0x3"/>
        </register>
      </register-group>
      <value-group name="BOR__DCBORPSEL">
        <value name="NODIV" caption="Not Divided" value="0x0"/>
        <value name="DIV2" caption="Divide clock by 2" value="0x1"/>
        <value name="DIV4" caption="Divide clock by 4" value="0x2"/>
        <value name="DIV8" caption="Divide clock by 8" value="0x3"/>
        <value name="DIV16" caption="Divide clock by 16" value="0x4"/>
        <value name="DIV32" caption="Divide clock by 32" value="0x5"/>
        <value name="DIV64" caption="Divide clock by 64" value="0x6"/>
        <value name="DIV128" caption="Divide clock by 128" value="0x7"/>
      </value-group>
      <value-group name="BOR__BORFILT">
        <value name="NOFILT" caption="No digital filtering" value="0x0"/>
        <value name="FILT32US" caption="32us filtering" value="0x1"/>
        <value name="FILT125US" caption="125us filtering" value="0x2"/>
        <value name="FILT250US" caption="250us filtering" value="0x3"/>
      </value-group>
      <value-group name="LVD__DIR">
        <value name="rising" caption="Rising detection" value="0x0"/>
        <value name="falling" caption="Falling detection" value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__VREGOUT">
        <value name="1p2v" caption="In Active mode, VDDCORE_RAM, VDDCORE_BU, VDDCORE_SW and optionnaly VDDCORE_PLL USB are set to 1.2v." value="0x0"/>
        <value name="1p0v" caption="In Active mode, VDDCORE_RAM, VDDCORE_BU, VDDCORE_SW and optionnaly VDDCORE_PLL USB are set to 1.0v." value="0x1"/>
        <value name="0p8v" caption="In Active mode, VDDCORE_RAM, VDDCORE_BU, VDDCORE_SW and optionnaly VDDCORE_PLL USB are set to 0.8v." value="0x2"/>
      </value-group>
      <value-group name="VREGCTRL__OFFSTDBY">
        <value name="OFF" caption="In standby mode, VREGSW1,2,3 are OFF" value="0x0"/>
        <value name="ON" caption="In standby mode, VREGSW1,2,3 are ON" value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__LVSTDBY">
        <value name="1p2v" caption="In standby mode, VDDCORE_BU, VDDCORE_RAM, VDDCORE_SW and optionnaly VDDCOREUSB/PLL are set to 1.2v." value="0x0"/>
        <value name="0p8v" caption="In standby mode, VDDCORE_BU, VDDCORE_RAM, VDDCORE_SW and optionnaly VDDCOREUSB/PLL are set to 0.8v." value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__LVHIB">
        <value name="1p2v" caption="In Hibernate mode, VDDCORE_BU and VDDCORE_RAM are set to 1.2v." value="0x0"/>
        <value name="0p8v" caption="In Hibernate mode, VDDCORE_BU and VDDCORE_RAM are set to 0.8v" value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__ULDOSTDBY">
        <value name="OFFINSTDBY" caption="Regulator is OFF while in sleep mode equal or deeper than standby mode. It is OFF in hibernate and backup mode as well." value="0x0"/>
        <value name="ONINSTDBY" caption="Regulator is ON in Standby mode. is OFF from Hibernate mode. It is OFF in backup mode as well." value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__ULDOLEVEL">
        <value name="1p2v" caption="Vout = 1.2v" value="0x0"/>
        <value name="1p5v" caption="Vout = 1.5v" value="0x1"/>
        <value name="1p8v" caption="Vout = 1.8v" value="0x2"/>
        <value name="2p5v" caption="Vout = 2.5v" value="0x3"/>
      </value-group>
      <value-group name="VREGCTRL__AVREGSTDBY">
        <value name="OFFINSTDBY" caption="Regulator is OFF while in sleep mode equal or deeper than standby mode. It is OFF in hibernate and backup mode as well." value="0x0"/>
        <value name="ONINSTDBY" caption="Regulator is ON in Standby mode if AVREGEN bit is set. is OFF from Hibernate mode. It is OFF in backup mode as well." value="0x1"/>
      </value-group>
      <value-group name="VREFCTRL__LPSTDBY">
        <value name="FullPower" caption="In standby mode, bandgap and enabled regulator(s) are set to nominal power mode." value="0x0"/>
        <value name="LowPower" caption="In standby mode, bandgap and enabled regulator(s) are set to low power mode." value="0x1"/>
      </value-group>
      <value-group name="VREFCTRL__LPHIB">
        <value name="FullPower" caption="In hibernate mode, bandgap is set to nominal power mode. As a consequence, enabled regulator(s) are set to nominal power mode." value="0x0"/>
        <value name="LowPower" caption="In hibernate mode, bandgap is set to low power mode. As a consequence, enabled regulator(s) are set to low power mode." value="0x1"/>
      </value-group>
      <value-group name="BKOUT__TGLOM">
        <value name="DISABLE" caption="The output does not toggle." value="0x0"/>
        <value name="RTCTGL" caption="The output toggles on RTC event." value="0x1"/>
        <value name="BKUPTGL" caption="The output is set when the device enters backup mode or battery backup mode. The output should then be cleared by software." value="0x2"/>
      </value-group>
    </module>
    <module name="SysTick" id="SYSTEM_IP" version="1.0.0" caption="SysTick Timer">
      <register-group name="SysTick" caption="SysTick Timer">
        <register name="SYST_CSR" offset="0x0" rw="RW" size="4" access-size="4" caption="SysTick Control and Status Register">
          <bitfield name="ENABLE" caption="SysTick enable" mask="0x1"/>
          <bitfield name="TICKINT" caption="Tick interrupt" mask="0x2"/>
          <bitfield name="CLKSOURCE" caption="Clock source" mask="0x4"/>
          <bitfield name="COUNTFLAG" caption="Count flag" mask="0x10000"/>
        </register>
        <register name="SYST_RVR" offset="0x4" rw="RW" size="4" access-size="4" caption="SysTick Reload Value Register">
          <bitfield name="RELOAD" caption="Counter reload value" mask="0x1000000"/>
        </register>
        <register name="SYST_CVR" offset="0x8" rw="RW" size="4" access-size="4" caption="SysTick Current Value Register">
          <bitfield name="CURRENT" caption="Current counter value" mask="0x1000000"/>
        </register>
        <register name="SYST_CALIB" offset="0xC" rw="R" size="4" access-size="4" caption="SysTick Calibration Value Register">
          <bitfield name="TENMS" caption="Ten milliseconds" mask="0xFFFFFF"/>
          <bitfield name="SKEW" caption="Skew" mask="0x40000000"/>
          <bitfield name="NOREF" caption="No reference" mask="0x80000000"/>
        </register>
      </register-group>
    </module>
    <module name="TCC" id="03610" name2="tmr_tcc_u2213_v4" version="4d0" caption="Timer Counter for Control Applications">
      <register-group name="TCC" caption="Timer Counter for Control Applications">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RESOLUTION" caption="Enhanced Resolution" mask="0x60" values="CTRLA__RESOLUTION"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0x700" values="CTRLA__PRESCALER"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x800"/>
          <bitfield name="PRESCSYNC" caption="Prescaler and Counter Synchronization Selection" mask="0x3000" values="CTRLA__PRESCSYNC"/>
          <bitfield name="ALOCK" caption="Auto Lock" mask="0x4000"/>
          <bitfield name="MSYNC" caption="Master Synchronization (only for TCC Slave Instance)" mask="0x8000"/>
          <bitfield name="FCYCLE" caption="Full Cycle" mask="0x10000"/>
          <bitfield name="DMAOS" caption="DMA One-shot Trigger Mode" mask="0x800000"/>
          <bitfield name="CPTEN0" caption="Capture Channel 0 Enable" mask="0x1000000"/>
          <bitfield name="CPTEN1" caption="Capture Channel 1 Enable" mask="0x2000000"/>
        </register>
        <register name="CTRLBCLR" offset="0x4" rw="RW" access="RWSYNC" size="1" atomic-op="clear:CTRLBCLR" initval="0x00" caption="Control B Clear">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18" values="CTRLBCLR__IDXCMD"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0" values="CTRLBCLR__CMD"/>
        </register>
        <register name="CTRLBSET" offset="0x5" rw="RW" access="RWSYNC" size="1" atomic-op="set:CTRLBSET" initval="0x00" caption="Control B Set">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18" values="CTRLBSET__IDXCMD"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0" values="CTRLBSET__CMD"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Swrst Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="Ctrlb Busy" mask="0x4"/>
          <bitfield name="STATUS" caption="Status Busy" mask="0x8"/>
          <bitfield name="COUNT" caption="Count Busy" mask="0x10"/>
          <bitfield name="PATT" caption="Pattern Busy" mask="0x20"/>
          <bitfield name="WAVE" caption="Wave Busy" mask="0x40"/>
          <bitfield name="PER" caption="Period Busy" mask="0x80"/>
          <bitfield name="CC0" caption="Compare Channel 0 Busy" mask="0x100"/>
          <bitfield name="CC1" caption="Compare Channel 1 Busy" mask="0x200"/>
        </register>
        <register name="FCTRLA" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault A Configuration">
          <bitfield name="SRC" caption="Fault A Source" mask="0x3" values="FCTRLA__SRC"/>
          <bitfield name="KEEP" caption="Fault A Keeper" mask="0x8"/>
          <bitfield name="QUAL" caption="Fault A Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Fault A Blanking Mode" mask="0x60" values="FCTRLA__BLANK"/>
          <bitfield name="RESTART" caption="Fault A Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Fault A Halt Mode" mask="0x300" values="FCTRLA__HALT"/>
          <bitfield name="CHSEL" caption="Fault A Capture Channel" mask="0xC00" values="FCTRLA__CHSEL"/>
          <bitfield name="CAPTURE" caption="Fault A Capture Action" mask="0x7000" values="FCTRLA__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Fault A Blanking Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Fault A Blanking Time" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Fault A Filter Value" mask="0xF000000"/>
        </register>
        <register name="FCTRLB" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault B Configuration">
          <bitfield name="SRC" caption="Fault B Source" mask="0x3" values="FCTRLB__SRC"/>
          <bitfield name="KEEP" caption="Fault B Keeper" mask="0x8"/>
          <bitfield name="QUAL" caption="Fault B Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Fault B Blanking Mode" mask="0x60" values="FCTRLB__BLANK"/>
          <bitfield name="RESTART" caption="Fault B Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Fault B Halt Mode" mask="0x300" values="FCTRLB__HALT"/>
          <bitfield name="CHSEL" caption="Fault B Capture Channel" mask="0xC00" values="FCTRLB__CHSEL"/>
          <bitfield name="CAPTURE" caption="Fault B Capture Action" mask="0x7000" values="FCTRLB__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Fault B Blanking Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Fault B Blanking Time" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Fault B Filter Value" mask="0xF000000"/>
        </register>
        <register name="DRVCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Driver Control">
          <bitfield name="NRE0" caption="Non-Recoverable State 0 Output Enable" mask="0x1"/>
          <bitfield name="NRE1" caption="Non-Recoverable State 1 Output Enable" mask="0x2"/>
          <bitfield name="NRV0" caption="Non-Recoverable State 0 Output Value" mask="0x100"/>
          <bitfield name="NRV1" caption="Non-Recoverable State 1 Output Value" mask="0x200"/>
          <bitfield name="INVEN0" caption="Output Waveform 0 Inversion" mask="0x10000"/>
          <bitfield name="INVEN1" caption="Output Waveform 1 Inversion" mask="0x20000"/>
          <bitfield name="FILTERVAL0" caption="Non-Recoverable Fault Input 0 Filter Value" mask="0xF000000"/>
          <bitfield name="FILTERVAL1" caption="Non-Recoverable Fault Input 1 Filter Value" mask="0xF0000000"/>
        </register>
        <register name="DBGCTRL" offset="0x1E" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Running Mode" mask="0x1"/>
          <bitfield name="FDDBD" caption="Fault Detection on Debug Break Detection" mask="0x4"/>
        </register>
        <register name="EVCTRL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EVACT0" caption="Timer/counter Input Event0 Action" mask="0x7" values="EVCTRL__EVACT0"/>
          <bitfield name="EVACT1" caption="Timer/counter Input Event1 Action" mask="0x38" values="EVCTRL__EVACT1"/>
          <bitfield name="CNTSEL" caption="Timer/counter Output Event Mode" mask="0xC0" values="EVCTRL__CNTSEL"/>
          <bitfield name="OVFEO" caption="Overflow/Underflow Output Event Enable" mask="0x100"/>
          <bitfield name="TRGEO" caption="Retrigger Output Event Enable" mask="0x200"/>
          <bitfield name="CNTEO" caption="Timer/counter Output Event Enable" mask="0x400"/>
          <bitfield name="TCINV0" caption="Inverted Event 0 Input Enable" mask="0x1000"/>
          <bitfield name="TCINV1" caption="Inverted Event 1 Input Enable" mask="0x2000"/>
          <bitfield name="TCEI0" caption="Timer/counter Event 0 Input Enable" mask="0x4000"/>
          <bitfield name="TCEI1" caption="Timer/counter Event 1 Input Enable" mask="0x8000"/>
          <bitfield name="MCEI0" caption="Match or Capture Channel 0 Event Input Enable" mask="0x10000"/>
          <bitfield name="MCEI1" caption="Match or Capture Channel 1 Event Input Enable" mask="0x20000"/>
          <bitfield name="MCEO0" caption="Match or Capture Channel 0 Event Output Enable" mask="0x1000000"/>
          <bitfield name="MCEO1" caption="Match or Capture Channel 1 Event Output Enable" mask="0x2000000"/>
        </register>
        <register name="INTENCLR" offset="0x24" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
        </register>
        <register name="INTENSET" offset="0x28" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
        </register>
        <register name="INTFLAG" offset="0x2C" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVF" caption="Overflow" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger" mask="0x2"/>
          <bitfield name="CNT" caption="Counter" mask="0x4"/>
          <bitfield name="ERR" caption="Error" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture 0" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture 1" mask="0x20000"/>
        </register>
        <register name="STATUS" offset="0x30" rw="RW" access="RWSYNC" size="4" initval="0x00000001" caption="Status">
          <bitfield name="STOP" caption="Stop" mask="0x1"/>
          <bitfield name="IDX" caption="Ramp" mask="0x2"/>
          <bitfield name="UFS" caption="Non-recoverable Update Fault State" mask="0x4"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault State" mask="0x8"/>
          <bitfield name="SLAVE" caption="Slave" mask="0x10"/>
          <bitfield name="PATTBUFV" caption="Pattern Buffer Valid" mask="0x20"/>
          <bitfield name="PERBUFV" caption="Period Buffer Valid" mask="0x80"/>
          <bitfield name="FAULTAIN" caption="Recoverable Fault A Input" mask="0x100"/>
          <bitfield name="FAULTBIN" caption="Recoverable Fault B Input" mask="0x200"/>
          <bitfield name="FAULT0IN" caption="Non-Recoverable Fault0 Input" mask="0x400"/>
          <bitfield name="FAULT1IN" caption="Non-Recoverable Fault1 Input" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A State" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B State" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 State" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 State" mask="0x8000"/>
          <bitfield name="CCBUFV0" caption="Compare Channel 0 Buffer Valid" mask="0x10000"/>
          <bitfield name="CCBUFV1" caption="Compare Channel 1 Buffer Valid" mask="0x20000"/>
          <bitfield name="CMP0" caption="Compare Channel 0 Value" mask="0x1000000"/>
          <bitfield name="CMP1" caption="Compare Channel 1 Value" mask="0x2000000"/>
        </register>
        <register name="COUNT" offset="0x34" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="Count">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH6" name="COUNT" caption="Counter Value" mask="0xFFC0"/>
          <bitfield modes="DITH5" name="COUNT" caption="Counter Value" mask="0xFFE0"/>
          <bitfield modes="DITH4" name="COUNT" caption="Counter Value" mask="0xFFF0"/>
          <bitfield modes="DEFAULT" name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register name="WAVE" offset="0x3C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Waveform Control">
          <bitfield name="WAVEGEN" caption="Waveform Generation" mask="0x7" values="WAVE__WAVEGEN"/>
          <bitfield name="RAMP" caption="Ramp Mode" mask="0x70" values="WAVE__RAMP"/>
          <bitfield name="CIPEREN" caption="Circular period Enable" mask="0x80"/>
          <bitfield name="CICCEN0" caption="Circular Channel 0 Enable" mask="0x100"/>
          <bitfield name="CICCEN1" caption="Circular Channel 1 Enable" mask="0x200"/>
          <bitfield name="POL0" caption="Channel 0 Polarity" mask="0x10000"/>
          <bitfield name="POL1" caption="Channel 1 Polarity" mask="0x20000"/>
        </register>
        <register name="PER" offset="0x40" rw="RW" access="WSYNC" size="4" initval="0x0000FFFF" caption="Period">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH4" name="DITHER" caption="Dithering Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHER" caption="Dithering Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHER" caption="Dithering Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="PER" caption="Period Value" mask="0xFFC0"/>
          <bitfield modes="DITH5" name="PER" caption="Period Value" mask="0xFFE0"/>
          <bitfield modes="DITH4" name="PER" caption="Period Value" mask="0xFFF0"/>
          <bitfield modes="DEFAULT" name="PER" caption="Period Value" mask="0xFFFF"/>
        </register>
        <register name="CC" offset="0x44" rw="RW" access="RWSYNC" size="4" count="2" initval="0x00000000" caption="Compare and Capture">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH4" name="DITHER" caption="Dithering Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHER" caption="Dithering Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHER" caption="Dithering Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="CC" caption="Channel Compare/Capture Value" mask="0xFFC0"/>
          <bitfield modes="DITH5" name="CC" caption="Channel Compare/Capture Value" mask="0xFFE0"/>
          <bitfield modes="DITH4" name="CC" caption="Channel Compare/Capture Value" mask="0xFFF0"/>
          <bitfield modes="DEFAULT" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFF"/>
        </register>
        <register name="PERBUF" offset="0x6C" rw="RW" access="WSYNC" size="4" initval="0x0000FFFF" caption="Period Buffer">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH4" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="PERBUF" caption="Period Buffer Value" mask="0xFFC0"/>
          <bitfield modes="DITH5" name="PERBUF" caption="Period Buffer Value" mask="0xFFE0"/>
          <bitfield modes="DITH4" name="PERBUF" caption="Period Buffer Value" mask="0xFFF0"/>
          <bitfield modes="DEFAULT" name="PERBUF" caption="Period Buffer Value" mask="0xFFFF"/>
        </register>
        <register name="CCBUF" offset="0x70" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="Compare and Capture Buffer">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH4" name="DITHERBUF" caption="Channel Compare/Capture Buffer Value" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFC0"/>
          <bitfield modes="DITH5" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFE0"/>
          <bitfield modes="DITH4" name="CCBUF" caption="Dithering Buffer Cycle Number" mask="0xFFF0"/>
          <bitfield modes="DEFAULT" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFF"/>
        </register>
      </register-group>
      <value-group name="CTRLA__RESOLUTION">
        <value name="NONE" caption="Dithering is disabled" value="0"/>
        <value name="DITH4" caption="Dithering is done every 16 PWM frames" value="1"/>
        <value name="DITH5" caption="Dithering is done every 32 PWM frames" value="2"/>
        <value name="DITH6" caption="Dithering is done every 64 PWM frames" value="3"/>
      </value-group>
      <value-group name="CTRLA__PRESCALER">
        <value name="DIV1" caption="No division" value="0"/>
        <value name="DIV2" caption="Divide by 2" value="1"/>
        <value name="DIV4" caption="Divide by 4" value="2"/>
        <value name="DIV8" caption="Divide by 8" value="3"/>
        <value name="DIV16" caption="Divide by 16" value="4"/>
        <value name="DIV64" caption="Divide by 64" value="5"/>
        <value name="DIV256" caption="Divide by 256" value="6"/>
        <value name="DIV1024" caption="Divide by 1024" value="7"/>
      </value-group>
      <value-group name="CTRLA__PRESCSYNC">
        <value name="GCLK" caption="Reload or reset counter on next GCLK" value="0"/>
        <value name="PRESC" caption="Reload or reset counter on next prescaler clock" value="1"/>
        <value name="RESYNC" caption="Reload or reset counter on next GCLK and reset prescaler counter" value="2"/>
      </value-group>
      <value-group name="CTRLBCLR__IDXCMD">
        <value name="DISABLE" caption="Command disabled: Index toggles between cycles A and B" value="0"/>
        <value name="SET" caption="Set index: cycle B will be forced in the next cycle" value="1"/>
        <value name="CLEAR" caption="Clear index: cycle A will be forced in the next cycle" value="2"/>
        <value name="HOLD" caption="Hold index: the next cycle will be the same as the current cycle" value="3"/>
      </value-group>
      <value-group name="CTRLBCLR__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Clear start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force stop" value="2"/>
        <value name="UPDATE" caption="Force update or double buffered registers" value="3"/>
        <value name="READSYNC" caption="Force COUNT read synchronization" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="CTRLBSET__IDXCMD">
        <value name="DISABLE" caption="Command disabled: Index toggles between cycles A and B" value="0"/>
        <value name="SET" caption="Set index: cycle B will be forced in the next cycle" value="1"/>
        <value name="CLEAR" caption="Clear index: cycle A will be forced in the next cycle" value="2"/>
        <value name="HOLD" caption="Hold index: the next cycle will be the same as the current cycle" value="3"/>
      </value-group>
      <value-group name="CTRLBSET__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Clear start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force stop" value="2"/>
        <value name="UPDATE" caption="Force update or double buffered registers" value="3"/>
        <value name="READSYNC" caption="Force COUNT read synchronization" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="FCTRLA__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0"/>
        <value name="ENABLE" caption="MCEx (x=0,1) event input" value="1"/>
        <value name="INVERT" caption="Inverted MCEx (x=0,1) event input" value="2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period" value="3"/>
      </value-group>
      <value-group name="FCTRLA__BLANK">
        <value name="START" caption="Blanking applied from start of the ramp" value="0"/>
        <value name="RISE" caption="Blanking applied from rising edge of the output waveform" value="1"/>
        <value name="FALL" caption="Blanking applied from falling edge of the output waveform" value="2"/>
        <value name="BOTH" caption="Blanking applied from each toggle of the output waveform" value="3"/>
      </value-group>
      <value-group name="FCTRLA__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0"/>
        <value name="HW" caption="Hardware halt action" value="1"/>
        <value name="SW" caption="Software halt action" value="2"/>
        <value name="NR" caption="Non-recoverable fault" value="3"/>
      </value-group>
      <value-group name="FCTRLA__CHSEL">
        <value name="CC0" caption="Capture value stored in channel 0" value="0"/>
        <value name="CC1" caption="Capture value stored in channel 1" value="1"/>
        <value name="CC2" caption="Capture value stored in channel 2" value="2"/>
        <value name="CC3" caption="Capture value stored in channel 3" value="3"/>
      </value-group>
      <value-group name="FCTRLA__CAPTURE">
        <value name="DISABLE" caption="No capture" value="0"/>
        <value name="CAPT" caption="Capture on fault" value="1"/>
        <value name="CAPTMIN" caption="Minimum capture" value="2"/>
        <value name="CAPTMAX" caption="Maximum capture" value="3"/>
        <value name="LOCMIN" caption="Minimum local detection" value="4"/>
        <value name="LOCMAX" caption="Maximum local detection" value="5"/>
        <value name="DERIV0" caption="Minimum and maximum local detection" value="6"/>
        <value name="CAPTMARK" caption="Capture with ramp index as MSB value" value="7"/>
      </value-group>
      <value-group name="FCTRLB__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0"/>
        <value name="ENABLE" caption="MCEx (x=0,1) event input" value="1"/>
        <value name="INVERT" caption="Inverted MCEx (x=0,1) event input" value="2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period" value="3"/>
      </value-group>
      <value-group name="FCTRLB__BLANK">
        <value name="START" caption="Blanking applied from start of the ramp" value="0"/>
        <value name="RISE" caption="Blanking applied from rising edge of the output waveform" value="1"/>
        <value name="FALL" caption="Blanking applied from falling edge of the output waveform" value="2"/>
        <value name="BOTH" caption="Blanking applied from each toggle of the output waveform" value="3"/>
      </value-group>
      <value-group name="FCTRLB__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0"/>
        <value name="HW" caption="Hardware halt action" value="1"/>
        <value name="SW" caption="Software halt action" value="2"/>
        <value name="NR" caption="Non-recoverable fault" value="3"/>
      </value-group>
      <value-group name="FCTRLB__CHSEL">
        <value name="CC0" caption="Capture value stored in channel 0" value="0"/>
        <value name="CC1" caption="Capture value stored in channel 1" value="1"/>
        <value name="CC2" caption="Capture value stored in channel 2" value="2"/>
        <value name="CC3" caption="Capture value stored in channel 3" value="3"/>
      </value-group>
      <value-group name="FCTRLB__CAPTURE">
        <value name="DISABLE" caption="No capture" value="0"/>
        <value name="CAPT" caption="Capture on fault" value="1"/>
        <value name="CAPTMIN" caption="Minimum capture" value="2"/>
        <value name="CAPTMAX" caption="Maximum capture" value="3"/>
        <value name="LOCMIN" caption="Minimum local detection" value="4"/>
        <value name="LOCMAX" caption="Maximum local detection" value="5"/>
        <value name="DERIV0" caption="Minimum and maximum local detection" value="6"/>
        <value name="CAPTMARK" caption="Capture with ramp index as MSB value" value="7"/>
      </value-group>
      <value-group name="EVCTRL__EVACT0">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Start, restart or re-trigger counter on event" value="1"/>
        <value name="COUNTEV" caption="Count on event" value="2"/>
        <value name="START" caption="Start counter on event" value="3"/>
        <value name="INC" caption="Increment counter on event" value="4"/>
        <value name="COUNT" caption="Count on active state of asynchronous event" value="5"/>
        <value name="STAMP" caption="Stamp capture" value="6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="7"/>
      </value-group>
      <value-group name="EVCTRL__EVACT1">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Re-trigger counter on event" value="1"/>
        <value name="DIR" caption="Direction control" value="2"/>
        <value name="STOP" caption="Stop counter on event" value="3"/>
        <value name="DEC" caption="Decrement counter on event" value="4"/>
        <value name="PWP" caption="Period capture value in CC1 register, pulse width capture value in CC0 register" value="6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="7"/>
      </value-group>
      <value-group name="EVCTRL__CNTSEL">
        <value name="START" caption="An interrupt/event is generated when a new counter cycle starts" value="0"/>
        <value name="END" caption="An interrupt/event is generated when a counter cycle ends" value="1"/>
        <value name="BOUNDARY" caption="An interrupt/event is generated when a new counter cycle starts or a counter cycle ends" value="3"/>
      </value-group>
      <value-group name="WAVE__WAVEGEN">
        <value name="NFRQ" caption="Normal frequency" value="0"/>
        <value name="MFRQ" caption="Match frequency" value="1"/>
        <value name="NPWM" caption="Normal PWM" value="2"/>
        <value name="DPWM" caption="Dual compare PWM" value="3"/>
        <value name="DSCRITICAL" caption="Dual-slope critical" value="4"/>
        <value name="DSBOTTOM" caption="Dual-slope with interrupt/event condition when COUNT reaches ZERO" value="5"/>
        <value name="DSBOTH" caption="Dual-slope with interrupt/event condition when COUNT reaches ZERO or TOP" value="6"/>
        <value name="DSTOP" caption="Dual-slope with interrupt/event condition when COUNT reaches TOP" value="7"/>
      </value-group>
      <value-group name="WAVE__RAMP">
        <value name="RAMP1" caption="RAMP1 operation" value="0"/>
        <value name="RAMP2A" caption="Alternative RAMP2 operation" value="1"/>
        <value name="RAMP2" caption="RAMP2 operation" value="2"/>
        <value name="RAMP2C" caption="Critical RAMP2 operation" value="3"/>
        <value name="RAMP2CS" caption="Critical Swapped RAMP2 operation" value="4"/>
      </value-group>
    </module>
    <module name="TESTVAL" id="test_valio_mapper_v1" name2="test_valio_mapper_v1" version="1.0.0" caption=""/>
    <module name="USB" id="03613" name2="usb_u2222_v1" version="1d0" caption="Full-Speed Universal Serial Bus">
      <register-group name="DEVICE_DESC_BANK" size="0x10">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <register modes="DEVICE" name="ADDR" offset="0x0" rw="RW" size="4" caption="DEVICE_DESC_BANK Endpoint Bank, Adress of Data Buffer">
          <bitfield name="ADDR" caption="Adress of data buffer" mask="0xFFFFFFFF"/>
        </register>
        <register modes="DEVICE" name="PCKSIZE" offset="0x4" rw="RW" size="4" caption="DEVICE_DESC_BANK Endpoint Bank, Packet Size">
          <bitfield name="BYTE_COUNT" caption="Byte Count" mask="0x3FFF"/>
          <bitfield name="MULTI_PACKET_SIZE" caption="Multi Packet In or Out size" mask="0xFFFC000"/>
          <bitfield name="SIZE" caption="Enpoint size" mask="0x70000000"/>
          <bitfield name="AUTO_ZLP" caption="Automatic Zero Length Packet" mask="0x80000000"/>
        </register>
        <register modes="DEVICE" name="EXTREG" offset="0x8" rw="RW" size="2" caption="DEVICE_DESC_BANK Endpoint Bank, Extended">
          <bitfield name="SUBPID" caption="SUBPID field send with extended token" mask="0xF"/>
          <bitfield name="VARIABLE" caption="Variable field send with extended token" mask="0x7FF0"/>
        </register>
        <register modes="DEVICE" name="STATUS_BK" offset="0xA" rw="RW" size="1" caption="DEVICE_DESC_BANK Enpoint Bank, Status of Bank">
          <bitfield name="CRCERR" caption="CRC Error Status" mask="0x1"/>
          <bitfield name="ERRORFLOW" caption="Error Flow Status" mask="0x2"/>
        </register>
      </register-group>
      <register-group name="HOST_DESC_BANK" size="0x10">
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register modes="HOST" name="ADDR" offset="0x0" rw="RW" size="4" caption="HOST_DESC_BANK Host Bank, Adress of Data Buffer">
          <bitfield name="ADDR" caption="Adress of data buffer" mask="0xFFFFFFFF"/>
        </register>
        <register modes="HOST" name="PCKSIZE" offset="0x4" rw="RW" size="4" caption="HOST_DESC_BANK Host Bank, Packet Size">
          <bitfield name="BYTE_COUNT" caption="Byte Count" mask="0x3FFF"/>
          <bitfield name="MULTI_PACKET_SIZE" caption="Multi Packet In or Out size" mask="0xFFFC000"/>
          <bitfield name="SIZE" caption="Pipe size" mask="0x70000000"/>
          <bitfield name="AUTO_ZLP" caption="Automatic Zero Length Packet" mask="0x80000000"/>
        </register>
        <register modes="HOST" name="EXTREG" offset="0x8" rw="RW" size="2" caption="HOST_DESC_BANK Host Bank, Extended">
          <bitfield name="SUBPID" caption="SUBPID field send with extended token" mask="0xF"/>
          <bitfield name="VARIABLE" caption="Variable field send with extended token" mask="0x7FF0"/>
        </register>
        <register modes="HOST" name="STATUS_BK" offset="0xA" rw="RW" size="1" caption="HOST_DESC_BANK Host Bank, Status of Bank">
          <bitfield name="CRCERR" caption="CRC Error Status" mask="0x1"/>
          <bitfield name="ERRORFLOW" caption="Error Flow Status" mask="0x2"/>
        </register>
        <register modes="HOST" name="CTRL_PIPE" offset="0xC" rw="RW" size="2" initval="0x0000" caption="HOST_DESC_BANK Host Bank, Host Control Pipe">
          <bitfield name="PDADDR" caption="Pipe Device Adress" mask="0x7F"/>
          <bitfield name="PEPNUM" caption="Pipe Endpoint Number" mask="0xF00"/>
          <bitfield name="PERMAX" caption="Pipe Error Max Number" mask="0xF000"/>
        </register>
        <register modes="HOST" name="STATUS_PIPE" offset="0xE" rw="RW" size="2" caption="HOST_DESC_BANK Host Bank, Host Status Pipe">
          <bitfield name="DTGLER" caption="Data Toggle Error" mask="0x1"/>
          <bitfield name="DAPIDER" caption="Data PID Error" mask="0x2"/>
          <bitfield name="PIDER" caption="PID Error" mask="0x4"/>
          <bitfield name="TOUTER" caption="Time Out Error" mask="0x8"/>
          <bitfield name="CRC16ER" caption="CRC16 Error" mask="0x10"/>
          <bitfield name="ERCNT" caption="Pipe Error Count" mask="0xE0"/>
        </register>
      </register-group>
      <register-group name="DEVICE_ENDPOINT" size="0x20">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <register modes="DEVICE" name="EPCFG" offset="0x0" rw="RW" size="1" initval="0x00" caption="DEVICE_ENDPOINT End Point Configuration">
          <bitfield name="EPTYPE0" caption="End Point Type0" mask="0x7"/>
          <bitfield name="EPTYPE1" caption="End Point Type1" mask="0x70"/>
          <bitfield name="NYETDIS" caption="NYET Token Disable" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPSTATUSCLR" offset="0x4" rw="W" size="1" atomic-op="clear:EPSTATUS" initval="0x00" caption="DEVICE_ENDPOINT End Point Pipe Status Clear">
          <bitfield name="DTGLOUT" caption="Data Toggle OUT Clear" mask="0x1"/>
          <bitfield name="DTGLIN" caption="Data Toggle IN Clear" mask="0x2"/>
          <bitfield name="CURBK" caption="Current Bank Clear" mask="0x4"/>
          <bitfield name="STALLRQ0" caption="Stall 0 Request Clear" mask="0x10"/>
          <bitfield name="STALLRQ1" caption="Stall 1 Request Clear" mask="0x20"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Clear" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Clear" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPSTATUSSET" offset="0x5" rw="W" size="1" atomic-op="set:EPSTATUS" initval="0x00" caption="DEVICE_ENDPOINT End Point Pipe Status Set">
          <bitfield name="DTGLOUT" caption="Data Toggle OUT Set" mask="0x1"/>
          <bitfield name="DTGLIN" caption="Data Toggle IN Set" mask="0x2"/>
          <bitfield name="CURBK" caption="Current Bank Set" mask="0x4"/>
          <bitfield name="STALLRQ0" caption="Stall 0 Request Set" mask="0x10"/>
          <bitfield name="STALLRQ1" caption="Stall 1 Request Set" mask="0x20"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Set" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Set" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPSTATUS" offset="0x6" rw="R" size="1" initval="0x00" caption="DEVICE_ENDPOINT End Point Pipe Status">
          <bitfield name="DTGLOUT" caption="Data Toggle Out" mask="0x1"/>
          <bitfield name="DTGLIN" caption="Data Toggle In" mask="0x2"/>
          <bitfield name="CURBK" caption="Current Bank" mask="0x4"/>
          <bitfield name="STALLRQ0" caption="Stall 0 Request" mask="0x10"/>
          <bitfield name="STALLRQ1" caption="Stall 1 Request" mask="0x20"/>
          <bitfield name="BK0RDY" caption="Bank 0 ready" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 ready" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPINTFLAG" offset="0x7" rw="RW" size="1" atomic-op="clear:EPINTFLAG" initval="0x00" caption="DEVICE_ENDPOINT End Point Interrupt Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1" mask="0x2"/>
          <bitfield name="TRFAIL0" caption="Error Flow 0" mask="0x4"/>
          <bitfield name="TRFAIL1" caption="Error Flow 1" mask="0x8"/>
          <bitfield name="RXSTP" caption="Received Setup" mask="0x10"/>
          <bitfield name="STALL0" caption="Stall 0 In/out" mask="0x20"/>
          <bitfield name="STALL1" caption="Stall 1 In/out" mask="0x40"/>
        </register>
        <register modes="DEVICE" name="EPINTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:EPINTENCLR" initval="0x00" caption="DEVICE_ENDPOINT End Point Interrupt Clear Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Disable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Disable" mask="0x2"/>
          <bitfield name="TRFAIL0" caption="Error Flow 0 Interrupt Disable" mask="0x4"/>
          <bitfield name="TRFAIL1" caption="Error Flow 1 Interrupt Disable" mask="0x8"/>
          <bitfield name="RXSTP" caption="Received Setup Interrupt Disable" mask="0x10"/>
          <bitfield name="STALL0" caption="Stall 0 In/Out Interrupt Disable" mask="0x20"/>
          <bitfield name="STALL1" caption="Stall 1 In/Out Interrupt Disable" mask="0x40"/>
        </register>
        <register modes="DEVICE" name="EPINTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:EPINTENSET" initval="0x00" caption="DEVICE_ENDPOINT End Point Interrupt Set Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="TRFAIL0" caption="Error Flow 0 Interrupt Enable" mask="0x4"/>
          <bitfield name="TRFAIL1" caption="Error Flow 1 Interrupt Enable" mask="0x8"/>
          <bitfield name="RXSTP" caption="Received Setup Interrupt Enable" mask="0x10"/>
          <bitfield name="STALL0" caption="Stall 0 In/out Interrupt enable" mask="0x20"/>
          <bitfield name="STALL1" caption="Stall 1 In/out Interrupt enable" mask="0x40"/>
        </register>
      </register-group>
      <register-group name="HOST_PIPE" size="0x20">
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register modes="HOST" name="PCFG" offset="0x0" rw="RW" size="1" initval="0x00" caption="HOST_PIPE End Point Configuration">
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x3"/>
          <bitfield name="BK" caption="Pipe Bank" mask="0x4"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x38"/>
        </register>
        <register modes="HOST" name="BINTERVAL" offset="0x3" rw="RW" size="1" initval="0x00" caption="HOST_PIPE Bus Access Period of Pipe">
          <bitfield name="BITINTERVAL" caption="Bit Interval" mask="0xFF"/>
        </register>
        <register modes="HOST" name="PSTATUSCLR" offset="0x4" rw="W" size="1" atomic-op="clear:PSTATUS" initval="0x00" caption="HOST_PIPE End Point Pipe Status Clear">
          <bitfield name="DTGL" caption="Data Toggle clear" mask="0x1"/>
          <bitfield name="CURBK" caption="Curren Bank clear" mask="0x4"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze Clear" mask="0x10"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Clear" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Clear" mask="0x80"/>
        </register>
        <register modes="HOST" name="PSTATUSSET" offset="0x5" rw="W" size="1" atomic-op="set:PSTATUS" initval="0x00" caption="HOST_PIPE End Point Pipe Status Set">
          <bitfield name="DTGL" caption="Data Toggle Set" mask="0x1"/>
          <bitfield name="CURBK" caption="Current Bank Set" mask="0x4"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze Set" mask="0x10"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Set" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Set" mask="0x80"/>
        </register>
        <register modes="HOST" name="PSTATUS" offset="0x6" rw="R" size="1" initval="0x00" caption="HOST_PIPE End Point Pipe Status">
          <bitfield name="DTGL" caption="Data Toggle" mask="0x1"/>
          <bitfield name="CURBK" caption="Current Bank" mask="0x4"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x10"/>
          <bitfield name="BK0RDY" caption="Bank 0 ready" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 ready" mask="0x80"/>
        </register>
        <register modes="HOST" name="PINTFLAG" offset="0x7" rw="RW" size="1" atomic-op="clear:PINTFLAG" initval="0x00" caption="HOST_PIPE Pipe Interrupt Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Flag" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Flag" mask="0x2"/>
          <bitfield name="TRFAIL" caption="Error Flow Interrupt Flag" mask="0x4"/>
          <bitfield name="PERR" caption="Pipe Error Interrupt Flag" mask="0x8"/>
          <bitfield name="TXSTP" caption="Transmit  Setup Interrupt Flag" mask="0x10"/>
          <bitfield name="STALL" caption="Stall Interrupt Flag" mask="0x20"/>
        </register>
        <register modes="HOST" name="PINTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:PINTENCLR" initval="0x00" caption="HOST_PIPE Pipe Interrupt Flag Clear">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Disable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Disable" mask="0x2"/>
          <bitfield name="TRFAIL" caption="Error Flow Interrupt Disable" mask="0x4"/>
          <bitfield name="PERR" caption="Pipe Error Interrupt Disable" mask="0x8"/>
          <bitfield name="TXSTP" caption="Transmit Setup Interrupt Disable" mask="0x10"/>
          <bitfield name="STALL" caption="Stall Inetrrupt Disable" mask="0x20"/>
        </register>
        <register modes="HOST" name="PINTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:PINTENSET" initval="0x00" caption="HOST_PIPE Pipe Interrupt Flag Set">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="TRFAIL" caption="Error Flow Interrupt Enable" mask="0x4"/>
          <bitfield name="PERR" caption="Pipe Error Interrupt Enable" mask="0x8"/>
          <bitfield name="TXSTP" caption="Transmit  Setup Interrupt Enable" mask="0x10"/>
          <bitfield name="STALL" caption="Stall Interrupt Enable" mask="0x20"/>
        </register>
      </register-group>
      <register-group name="USB" caption="Full-Speed Universal Serial Bus">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby Mode" mask="0x4"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x80" values="CTRLA__MODE"/>
        </register>
        <register name="SYNCBUSY" offset="0x2" rw="R" size="1" initval="0x00" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
        </register>
        <register name="QOSCTRL" offset="0x3" rw="RW" size="1" initval="0x0F" caption="USB Quality Of Service">
          <bitfield name="CQOS" caption="Configuration Quality of Service" mask="0x3"/>
          <bitfield name="DQOS" caption="Data Quality of Service" mask="0xC"/>
        </register>
        <register modes="DEVICE" name="CTRLB" offset="0x8" rw="RW" size="2" initval="0x0001" caption="DEVICE Control B">
          <bitfield name="DETACH" caption="Detach" mask="0x1"/>
          <bitfield name="UPRSM" caption="Upstream Resume" mask="0x2"/>
          <bitfield name="SPDCONF" caption="Speed Configuration" mask="0xC" values="DEVICE_CTRLB__SPDCONF"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x10"/>
          <bitfield name="TSTJ" caption="Test mode J" mask="0x20"/>
          <bitfield name="TSTK" caption="Test mode K" mask="0x40"/>
          <bitfield name="TSTPCKT" caption="Test packet mode" mask="0x80"/>
          <bitfield name="OPMODE2" caption="Specific Operational Mode" mask="0x100"/>
          <bitfield name="GNAK" caption="Global NAK" mask="0x200"/>
          <bitfield name="LPMHDSK" caption="Link Power Management Handshake" mask="0xC00" values="DEVICE_CTRLB__LPMHDSK"/>
        </register>
        <register modes="HOST" name="CTRLB" offset="0x8" rw="RW" size="2" initval="0x0000" caption="HOST Control B">
          <bitfield name="RESUME" caption="Send USB Resume" mask="0x2"/>
          <bitfield name="SPDCONF" caption="Speed Configuration for Host" mask="0xC" values="HOST_CTRLB__SPDCONF"/>
          <bitfield name="AUTORESUME" caption="Auto Resume Enable" mask="0x10"/>
          <bitfield name="TSTJ" caption="Test mode J" mask="0x20"/>
          <bitfield name="TSTK" caption="Test mode K" mask="0x40"/>
          <bitfield name="SOFE" caption="Start of Frame Generation Enable" mask="0x100"/>
          <bitfield name="BUSRESET" caption="Send USB Reset" mask="0x200"/>
          <bitfield name="VBUSOK" caption="VBUS is OK" mask="0x400"/>
          <bitfield name="L1RESUME" caption="Send L1 Resume" mask="0x800"/>
        </register>
        <register modes="DEVICE" name="DADD" offset="0xA" rw="RW" size="1" initval="0x00" caption="DEVICE Device Address">
          <bitfield name="DADD" caption="Device Address" mask="0x7F"/>
          <bitfield name="ADDEN" caption="Device Address Enable" mask="0x80"/>
        </register>
        <register modes="HOST" name="HSOFC" offset="0xA" rw="RW" size="1" initval="0x00" caption="HOST Host Start Of Frame Control">
          <bitfield name="FLENC" caption="Frame Length Control" mask="0xF"/>
          <bitfield name="FLENCE" caption="Frame Length Control Enable" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="STATUS" offset="0xC" rw="R" size="1" initval="0x40" caption="DEVICE Status">
          <bitfield name="SPEED" caption="Speed Status" mask="0xC" values="DEVICE_STATUS__SPEED"/>
          <bitfield name="LINESTATE" caption="USB Line State Status" mask="0xC0" values="DEVICE_STATUS__LINESTATE"/>
        </register>
        <register modes="HOST" name="STATUS" offset="0xC" rw="RW" size="1" initval="0x00" caption="HOST Status">
          <bitfield name="SPEED" caption="Speed Status" mask="0xC"/>
          <bitfield name="LINESTATE" caption="USB Line State Status" mask="0xC0"/>
        </register>
        <register name="FSMSTATUS" offset="0xD" rw="R" size="1" initval="0x01" caption="Finite State Machine Status">
          <bitfield name="FSMSTATE" caption="Fine State Machine Status" mask="0x7F" values="FSMSTATUS__FSMSTATE"/>
        </register>
        <register modes="DEVICE" name="FNUM" offset="0x10" rw="R" size="2" initval="0x0000" caption="DEVICE Device Frame Number">
          <bitfield name="MFNUM" caption="Micro Frame Number" mask="0x7"/>
          <bitfield name="FNUM" caption="Frame Number" mask="0x3FF8"/>
          <bitfield name="FNCERR" caption="Frame Number CRC Error" mask="0x8000"/>
        </register>
        <register modes="HOST" name="FNUM" offset="0x10" rw="RW" size="2" initval="0x0000" caption="HOST Host Frame Number">
          <bitfield name="MFNUM" caption="Micro Frame Number" mask="0x7"/>
          <bitfield name="FNUM" caption="Frame Number" mask="0x3FF8"/>
        </register>
        <register modes="HOST" name="FLENHIGH" offset="0x12" rw="R" size="1" initval="0x00" caption="HOST Host Frame Length">
          <bitfield name="FLENHIGH" caption="Frame Length" mask="0xFF"/>
        </register>
        <register modes="DEVICE" name="INTENCLR" offset="0x14" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="DEVICE Device Interrupt Enable Clear">
          <bitfield name="SUSPEND" caption="Suspend Interrupt Enable" mask="0x1"/>
          <bitfield name="MSOF" caption="Micro Start of Frame Interrupt Enable in High Speed Mode" mask="0x2"/>
          <bitfield name="SOF" caption="Start Of Frame Interrupt Enable" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Enable" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Enable" mask="0x80"/>
          <bitfield name="LPMNYET" caption="Link Power Management Not Yet Interrupt Enable" mask="0x100"/>
          <bitfield name="LPMSUSP" caption="Link Power Management Suspend Interrupt Enable" mask="0x200"/>
        </register>
        <register modes="HOST" name="INTENCLR" offset="0x14" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="HOST Host Interrupt Enable Clear">
          <bitfield name="HSOF" caption="Host Start Of Frame Interrupt Disable" mask="0x4"/>
          <bitfield name="RST" caption="BUS Reset Interrupt Disable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Disable" mask="0x10"/>
          <bitfield name="DNRSM" caption="DownStream to Device Interrupt Disable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume from Device Interrupt Disable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Disable" mask="0x80"/>
          <bitfield name="DCONN" caption="Device Connection Interrupt Disable" mask="0x100"/>
          <bitfield name="DDISC" caption="Device Disconnection Interrupt Disable" mask="0x200"/>
        </register>
        <register modes="DEVICE" name="INTENSET" offset="0x18" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="DEVICE Device Interrupt Enable Set">
          <bitfield name="SUSPEND" caption="Suspend Interrupt Enable" mask="0x1"/>
          <bitfield name="MSOF" caption="Micro Start of Frame Interrupt Enable in High Speed Mode" mask="0x2"/>
          <bitfield name="SOF" caption="Start Of Frame Interrupt Enable" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Enable" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Enable" mask="0x80"/>
          <bitfield name="LPMNYET" caption="Link Power Management Not Yet Interrupt Enable" mask="0x100"/>
          <bitfield name="LPMSUSP" caption="Link Power Management Suspend Interrupt Enable" mask="0x200"/>
        </register>
        <register modes="HOST" name="INTENSET" offset="0x18" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="HOST Host Interrupt Enable Set">
          <bitfield name="HSOF" caption="Host Start Of Frame Interrupt Enable" mask="0x4"/>
          <bitfield name="RST" caption="Bus Reset Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Enable" mask="0x10"/>
          <bitfield name="DNRSM" caption="DownStream to the Device Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume fromthe device Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Enable" mask="0x80"/>
          <bitfield name="DCONN" caption="Link Power Management Interrupt Enable" mask="0x100"/>
          <bitfield name="DDISC" caption="Device Disconnection Interrupt Enable" mask="0x200"/>
        </register>
        <register modes="DEVICE" name="INTFLAG" offset="0x1C" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="DEVICE Device Interrupt Flag">
          <bitfield name="SUSPEND" caption="Suspend" mask="0x1"/>
          <bitfield name="MSOF" caption="Micro Start of Frame in High Speed Mode" mask="0x2"/>
          <bitfield name="SOF" caption="Start Of Frame" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access" mask="0x80"/>
          <bitfield name="LPMNYET" caption="Link Power Management Not Yet" mask="0x100"/>
          <bitfield name="LPMSUSP" caption="Link Power Management Suspend" mask="0x200"/>
        </register>
        <register modes="HOST" name="INTFLAG" offset="0x1C" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="HOST Host Interrupt Flag">
          <bitfield name="HSOF" caption="Host Start Of Frame" mask="0x4"/>
          <bitfield name="RST" caption="Bus Reset" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up" mask="0x10"/>
          <bitfield name="DNRSM" caption="Downstream" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume from the Device" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access" mask="0x80"/>
          <bitfield name="DCONN" caption="Device Connection" mask="0x100"/>
          <bitfield name="DDISC" caption="Device Disconnection" mask="0x200"/>
        </register>
        <register modes="DEVICE" name="EPINTSMRY" offset="0x20" rw="R" size="2" initval="0x0000" caption="DEVICE End Point Interrupt Summary">
          <bitfield name="EPINT0" caption="End Point 0 Interrupt" mask="0x1"/>
          <bitfield name="EPINT1" caption="End Point 1 Interrupt" mask="0x2"/>
          <bitfield name="EPINT2" caption="End Point 2 Interrupt" mask="0x4"/>
          <bitfield name="EPINT3" caption="End Point 3 Interrupt" mask="0x8"/>
          <bitfield name="EPINT4" caption="End Point 4 Interrupt" mask="0x10"/>
          <bitfield name="EPINT5" caption="End Point 5 Interrupt" mask="0x20"/>
          <bitfield name="EPINT6" caption="End Point 6 Interrupt" mask="0x40"/>
          <bitfield name="EPINT7" caption="End Point 7 Interrupt" mask="0x80"/>
        </register>
        <register modes="HOST" name="PINTSMRY" offset="0x20" rw="R" size="2" initval="0x0000" caption="HOST Pipe Interrupt Summary">
          <bitfield name="EPINT0" caption="Pipe 0 Interrupt" mask="0x1"/>
          <bitfield name="EPINT1" caption="Pipe 1 Interrupt" mask="0x2"/>
          <bitfield name="EPINT2" caption="Pipe 2 Interrupt" mask="0x4"/>
          <bitfield name="EPINT3" caption="Pipe 3 Interrupt" mask="0x8"/>
          <bitfield name="EPINT4" caption="Pipe 4 Interrupt" mask="0x10"/>
          <bitfield name="EPINT5" caption="Pipe 5 Interrupt" mask="0x20"/>
          <bitfield name="EPINT6" caption="Pipe 6 Interrupt" mask="0x40"/>
          <bitfield name="EPINT7" caption="Pipe 7 Interrupt" mask="0x80"/>
        </register>
        <register name="DESCADD" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Descriptor Address">
          <bitfield name="DESCADD" caption="Descriptor Address Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="PADCAL" offset="0x28" rw="RW" size="2" initval="0x0000" caption="USB PAD Calibration">
          <bitfield name="TRANSP" caption="USB Pad Transp calibration" mask="0x1F"/>
          <bitfield name="TRANSN" caption="USB Pad Transn calibration" mask="0x7C0"/>
          <bitfield name="TRIM" caption="USB Pad Trim calibration" mask="0x7000"/>
        </register>
        <register-group modes="DEVICE" name="DEVICE_ENDPOINT" name-in-module="DEVICE_ENDPOINT" offset="0x100" size="0x20" count="8"/>
        <register-group modes="HOST" name="HOST_PIPE" name-in-module="HOST_PIPE" offset="0x100" size="0x20" count="8"/>
      </register-group>
      <register-group name="USB_DESCRIPTOR" caption="Full-Speed Universal Serial Bus">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register-group modes="DEVICE" name="DEVICE_DESC_BANK" name-in-module="DEVICE_DESC_BANK" offset="0x000" size="0x10" count="2"/>
        <register-group modes="HOST" name="HOST_DESC_BANK" name-in-module="HOST_DESC_BANK" offset="0x000" size="0x10" count="2"/>
      </register-group>
      <value-group name="CTRLA__MODE">
        <value name="DEVICE" caption="Device Mode" value="0"/>
        <value name="HOST" caption="Host Mode" value="1"/>
      </value-group>
      <value-group name="DEVICE_CTRLB__SPDCONF">
        <value name="FS" caption="FS : Full Speed" value="0x0"/>
        <value name="LS" caption="LS : Low Speed" value="0x1"/>
        <value name="HS" caption="HS : High Speed capable" value="0x2"/>
        <value name="HSTM" caption="HSTM: High Speed Test Mode (force high-speed mode for test mode)" value="0x3"/>
      </value-group>
      <value-group name="DEVICE_CTRLB__LPMHDSK">
        <value name="NO" caption="No handshake. LPM is not supported" value="0"/>
        <value name="ACK" caption="ACK" value="1"/>
        <value name="NYET" caption="NYET" value="2"/>
        <value name="STALL" caption="STALL" value="3"/>
      </value-group>
      <value-group name="HOST_CTRLB__SPDCONF">
        <value name="NORMAL" caption="Normal mode: the host starts in full-speed mode and performs a high-speed reset to switch to the high speed mode if the downstream peripheral is high-speed capable." value="0x0"/>
        <value name="FS" caption="Full-speed: the host remains in full-speed mode whatever is the peripheral speed capability. Relevant in UTMI mode only." value="0x3"/>
      </value-group>
      <value-group name="DEVICE_STATUS__SPEED">
        <value name="FS" caption="Full-speed mode" value="0x0"/>
        <value name="LS" caption="Low-speed mode" value="0x1"/>
        <value name="HS" caption="High-speed mode" value="0x2"/>
      </value-group>
      <value-group name="DEVICE_STATUS__LINESTATE">
        <value name="0" caption="SE0/RESET" value="0x0"/>
        <value name="1" caption="FS-J or LS-K State" value="0x1"/>
        <value name="2" caption="FS-K or LS-J State" value="0x2"/>
      </value-group>
      <value-group name="FSMSTATUS__FSMSTATE">
        <value name="OFF" caption="OFF (L3). It corresponds to the powered-off, disconnected, and disabled state" value="0x1"/>
        <value name="ON" caption="ON (L0). It corresponds to the Idle and Active states" value="0x2"/>
        <value name="SUSPEND" caption="SUSPEND (L2)" value="0x4"/>
        <value name="SLEEP" caption="SLEEP (L1)" value="0x8"/>
        <value name="DNRESUME" caption="DNRESUME. Down Stream Resume." value="0x10"/>
        <value name="UPRESUME" caption="UPRESUME. Up Stream Resume." value="0x20"/>
        <value name="RESET" caption="RESET. USB lines Reset." value="0x40"/>
      </value-group>
    </module>
    <module name="WDT" id="03611" name2="wdt_u2251_v2" version="2b0" caption="Watchdog Timer">
      <register-group name="WDT" caption="Watchdog Timer">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="WEN" caption="Watchdog Timer Window Mode Enable" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run During Standby" mask="0x40"/>
          <bitfield name="ALWAYSON" caption="Always-On" mask="0x80"/>
        </register>
        <register name="CONFIG" offset="0x1" rw="RW" size="1" initval="0xBB" caption="Configuration">
          <bitfield name="PER" caption="Time-Out Period" mask="0xF" values="CONFIG__PER"/>
          <bitfield name="WINDOW" caption="Window Mode Time-Out Period" mask="0xF0" values="CONFIG__WINDOW"/>
        </register>
        <register name="EWCTRL" offset="0x2" rw="RW" size="1" initval="0x0B" caption="Early Warning Interrupt Control">
          <bitfield name="EWOFFSET" caption="Early Warning Interrupt Time Offset" mask="0xF" values="EWCTRL__EWOFFSET"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="EW" caption="Early Warning Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="EW" caption="Early Warning Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="EW" caption="Early Warning" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="WEN" caption="Window Enable Synchronization Busy" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run During Standby Synchronization Busy" mask="0x8"/>
          <bitfield name="ALWAYSON" caption="Always-On Synchronization Busy" mask="0x10"/>
          <bitfield name="CLEAR" caption="Clear Synchronization Busy" mask="0x20"/>
        </register>
        <register name="CLEAR" offset="0xC" rw="W" access="WSYNC" size="1" initval="0x00" caption="Clear">
          <bitfield name="CLEAR" caption="Watchdog Clear" mask="0xFF" values="CLEAR__CLEAR"/>
        </register>
      </register-group>
      <value-group name="CONFIG__PER">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="CONFIG__WINDOW">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="EWCTRL__EWOFFSET">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="CLEAR__CLEAR">
        <value name="KEY" caption="Clear Key" value="0xA5"/>
      </value-group>
    </module>
  </modules>
  <pinouts>
    <pinout name="P100" caption="P100">
      <pin position="1" pad="PA00"/>
      <pin position="2" pad="PA14"/>
      <pin position="3" pad="PA01"/>
      <pin position="4" pad="PA15"/>
      <pin position="5" pad="PA02"/>
      <pin position="6" pad="VSSIO1"/>
      <pin position="7" pad="VDDIO"/>
      <pin position="8" pad="PA10"/>
      <pin position="9" pad="PA11"/>
      <pin position="10" pad="PA12"/>
      <pin position="11" pad="PA16"/>
      <pin position="12" pad="PA17"/>
      <pin position="13" pad="PA18"/>
      <pin position="14" pad="PA03"/>
      <pin position="15" pad="PA04"/>
      <pin position="16" pad="PA05"/>
      <pin position="17" pad="PA06"/>
      <pin position="18" pad="PA13"/>
      <pin position="19" pad="VDDIO"/>
      <pin position="20" pad="VSSIO3"/>
      <pin position="21" pad="PA07"/>
      <pin position="22" pad="PA08"/>
      <pin position="23" pad="PA09"/>
      <pin position="24" pad="PA20"/>
      <pin position="25" pad="PA19"/>
      <pin position="26" pad="PB00"/>
      <pin position="27" pad="PB07"/>
      <pin position="28" pad="AVDD"/>
      <pin position="29" pad="AVSS"/>
      <pin position="30" pad="PB01"/>
      <pin position="31" pad="PB02"/>
      <pin position="32" pad="VDDIO"/>
      <pin position="33" pad="VSSIO4"/>
      <pin position="34" pad="VDDREG"/>
      <pin position="35" pad="PB11"/>
      <pin position="36" pad="PB12"/>
      <pin position="37" pad="PB13"/>
      <pin position="38" pad="PB14"/>
      <pin position="39" pad="PB03"/>
      <pin position="40" pad="PB04"/>
      <pin position="41" pad="PB05"/>
      <pin position="42" pad="PB08"/>
      <pin position="43" pad="PB09"/>
      <pin position="44" pad="PB06"/>
      <pin position="45" pad="VSSIO5"/>
      <pin position="46" pad="VDDIO"/>
      <pin position="47" pad="PB15"/>
      <pin position="48" pad="PB16"/>
      <pin position="49" pad="PB17"/>
      <pin position="50" pad="PB10"/>
      <pin position="51" pad="PC00"/>
      <pin position="52" pad="PC11"/>
      <pin position="53" pad="PC12"/>
      <pin position="54" pad="PC01"/>
      <pin position="55" pad="PC13"/>
      <pin position="56" pad="VDDIO"/>
      <pin position="57" pad="VSSIO6"/>
      <pin position="58" pad="PC02"/>
      <pin position="59" pad="PC14"/>
      <pin position="60" pad="PC15"/>
      <pin position="61" pad="PC03"/>
      <pin position="62" pad="PC16"/>
      <pin position="63" pad="PC09"/>
      <pin position="64" pad="PC04"/>
      <pin position="65" pad="PC17"/>
      <pin position="66" pad="PC10"/>
      <pin position="67" pad="RESET_N"/>
      <pin position="68" pad="VDDIO"/>
      <pin position="69" pad="VSSIO7"/>
      <pin position="70" pad="PC18"/>
      <pin position="71" pad="PC19"/>
      <pin position="72" pad="PC05"/>
      <pin position="73" pad="PC06"/>
      <pin position="74" pad="PC07"/>
      <pin position="75" pad="PC08"/>
      <pin position="76" pad="PD00"/>
      <pin position="77" pad="PD10"/>
      <pin position="78" pad="PD14"/>
      <pin position="79" pad="PD11"/>
      <pin position="80" pad="PD01"/>
      <pin position="81" pad="VSSIO8"/>
      <pin position="82" pad="VDDIO"/>
      <pin position="83" pad="PD02"/>
      <pin position="84" pad="PD03"/>
      <pin position="85" pad="PD15"/>
      <pin position="86" pad="PD16"/>
      <pin position="87" pad="PD17"/>
      <pin position="88" pad="PD12"/>
      <pin position="89" pad="PD18"/>
      <pin position="90" pad="PD13"/>
      <pin position="91" pad="VSSIO"/>
      <pin position="92" pad="VDDF"/>
      <pin position="93" pad="USERLDO"/>
      <pin position="94" pad="PD07"/>
      <pin position="95" pad="PD19"/>
      <pin position="96" pad="PD04"/>
      <pin position="97" pad="PD05"/>
      <pin position="98" pad="PD08"/>
      <pin position="99" pad="PD20"/>
      <pin position="100" pad="PD09"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
