{
  "module_name": "mt8183-afe-pcm.c",
  "hash_id": "0d10391df06d3e9734ddb7ff6b90347035114955b3789494433f68c90d4a7666",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8183/mt8183-afe-pcm.c",
  "human_readable_source": "\n\n\n\n\n\n\n#include <linux/delay.h>\n#include <linux/module.h>\n#include <linux/mfd/syscon.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/pm_runtime.h>\n#include <linux/reset.h>\n\n#include \"mt8183-afe-common.h\"\n#include \"mt8183-afe-clk.h\"\n#include \"mt8183-interconnection.h\"\n#include \"mt8183-reg.h\"\n#include \"../common/mtk-afe-platform-driver.h\"\n#include \"../common/mtk-afe-fe-dai.h\"\n\nenum {\n\tMTK_AFE_RATE_8K = 0,\n\tMTK_AFE_RATE_11K = 1,\n\tMTK_AFE_RATE_12K = 2,\n\tMTK_AFE_RATE_384K = 3,\n\tMTK_AFE_RATE_16K = 4,\n\tMTK_AFE_RATE_22K = 5,\n\tMTK_AFE_RATE_24K = 6,\n\tMTK_AFE_RATE_130K = 7,\n\tMTK_AFE_RATE_32K = 8,\n\tMTK_AFE_RATE_44K = 9,\n\tMTK_AFE_RATE_48K = 10,\n\tMTK_AFE_RATE_88K = 11,\n\tMTK_AFE_RATE_96K = 12,\n\tMTK_AFE_RATE_176K = 13,\n\tMTK_AFE_RATE_192K = 14,\n\tMTK_AFE_RATE_260K = 15,\n};\n\nenum {\n\tMTK_AFE_DAI_MEMIF_RATE_8K = 0,\n\tMTK_AFE_DAI_MEMIF_RATE_16K = 1,\n\tMTK_AFE_DAI_MEMIF_RATE_32K = 2,\n\tMTK_AFE_DAI_MEMIF_RATE_48K = 3,\n};\n\nenum {\n\tMTK_AFE_PCM_RATE_8K = 0,\n\tMTK_AFE_PCM_RATE_16K = 1,\n\tMTK_AFE_PCM_RATE_32K = 2,\n\tMTK_AFE_PCM_RATE_48K = 3,\n};\n\nunsigned int mt8183_general_rate_transform(struct device *dev,\n\t\t\t\t\t   unsigned int rate)\n{\n\tswitch (rate) {\n\tcase 8000:\n\t\treturn MTK_AFE_RATE_8K;\n\tcase 11025:\n\t\treturn MTK_AFE_RATE_11K;\n\tcase 12000:\n\t\treturn MTK_AFE_RATE_12K;\n\tcase 16000:\n\t\treturn MTK_AFE_RATE_16K;\n\tcase 22050:\n\t\treturn MTK_AFE_RATE_22K;\n\tcase 24000:\n\t\treturn MTK_AFE_RATE_24K;\n\tcase 32000:\n\t\treturn MTK_AFE_RATE_32K;\n\tcase 44100:\n\t\treturn MTK_AFE_RATE_44K;\n\tcase 48000:\n\t\treturn MTK_AFE_RATE_48K;\n\tcase 88200:\n\t\treturn MTK_AFE_RATE_88K;\n\tcase 96000:\n\t\treturn MTK_AFE_RATE_96K;\n\tcase 130000:\n\t\treturn MTK_AFE_RATE_130K;\n\tcase 176400:\n\t\treturn MTK_AFE_RATE_176K;\n\tcase 192000:\n\t\treturn MTK_AFE_RATE_192K;\n\tcase 260000:\n\t\treturn MTK_AFE_RATE_260K;\n\tdefault:\n\t\tdev_warn(dev, \"%s(), rate %u invalid, use %d!!!\\n\",\n\t\t\t __func__, rate, MTK_AFE_RATE_48K);\n\t\treturn MTK_AFE_RATE_48K;\n\t}\n}\n\nstatic unsigned int dai_memif_rate_transform(struct device *dev,\n\t\t\t\t\t     unsigned int rate)\n{\n\tswitch (rate) {\n\tcase 8000:\n\t\treturn MTK_AFE_DAI_MEMIF_RATE_8K;\n\tcase 16000:\n\t\treturn MTK_AFE_DAI_MEMIF_RATE_16K;\n\tcase 32000:\n\t\treturn MTK_AFE_DAI_MEMIF_RATE_32K;\n\tcase 48000:\n\t\treturn MTK_AFE_DAI_MEMIF_RATE_48K;\n\tdefault:\n\t\tdev_warn(dev, \"%s(), rate %u invalid, use %d!!!\\n\",\n\t\t\t __func__, rate, MTK_AFE_DAI_MEMIF_RATE_16K);\n\t\treturn MTK_AFE_DAI_MEMIF_RATE_16K;\n\t}\n}\n\nunsigned int mt8183_rate_transform(struct device *dev,\n\t\t\t\t   unsigned int rate, int aud_blk)\n{\n\tswitch (aud_blk) {\n\tcase MT8183_MEMIF_MOD_DAI:\n\t\treturn dai_memif_rate_transform(dev, rate);\n\tdefault:\n\t\treturn mt8183_general_rate_transform(dev, rate);\n\t}\n}\n\nstatic const struct snd_pcm_hardware mt8183_afe_hardware = {\n\t.info = SNDRV_PCM_INFO_MMAP |\n\t\tSNDRV_PCM_INFO_INTERLEAVED |\n\t\tSNDRV_PCM_INFO_MMAP_VALID,\n\t.formats = SNDRV_PCM_FMTBIT_S16_LE |\n\t\t   SNDRV_PCM_FMTBIT_S24_LE |\n\t\t   SNDRV_PCM_FMTBIT_S32_LE,\n\t.period_bytes_min = 256,\n\t.period_bytes_max = 4 * 48 * 1024,\n\t.periods_min = 2,\n\t.periods_max = 256,\n\t.buffer_bytes_max = 8 * 48 * 1024,\n\t.fifo_size = 0,\n};\n\nstatic int mt8183_memif_fs(struct snd_pcm_substream *substream,\n\t\t\t   unsigned int rate)\n{\n\tstruct snd_soc_pcm_runtime *rtd = asoc_substream_to_rtd(substream);\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_rtdcom_lookup(rtd, AFE_PCM_NAME);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\tint id = asoc_rtd_to_cpu(rtd, 0)->id;\n\n\treturn mt8183_rate_transform(afe->dev, rate, id);\n}\n\nstatic int mt8183_irq_fs(struct snd_pcm_substream *substream, unsigned int rate)\n{\n\tstruct snd_soc_pcm_runtime *rtd = asoc_substream_to_rtd(substream);\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_rtdcom_lookup(rtd, AFE_PCM_NAME);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\n\treturn mt8183_general_rate_transform(afe->dev, rate);\n}\n\n#define MTK_PCM_RATES (SNDRV_PCM_RATE_8000_48000 |\\\n\t\t       SNDRV_PCM_RATE_88200 |\\\n\t\t       SNDRV_PCM_RATE_96000 |\\\n\t\t       SNDRV_PCM_RATE_176400 |\\\n\t\t       SNDRV_PCM_RATE_192000)\n\n#define MTK_PCM_DAI_RATES (SNDRV_PCM_RATE_8000 |\\\n\t\t\t   SNDRV_PCM_RATE_16000 |\\\n\t\t\t   SNDRV_PCM_RATE_32000 |\\\n\t\t\t   SNDRV_PCM_RATE_48000)\n\n#define MTK_PCM_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S32_LE)\n\nstatic struct snd_soc_dai_driver mt8183_memif_dai_driver[] = {\n\t \n\t{\n\t\t.name = \"DL1\",\n\t\t.id = MT8183_MEMIF_DL1,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL1\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL2\",\n\t\t.id = MT8183_MEMIF_DL2,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL2\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL3\",\n\t\t.id = MT8183_MEMIF_DL3,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL3\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL1\",\n\t\t.id = MT8183_MEMIF_VUL12,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL1\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL2\",\n\t\t.id = MT8183_MEMIF_AWB,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL2\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL3\",\n\t\t.id = MT8183_MEMIF_VUL2,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL3\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL4\",\n\t\t.id = MT8183_MEMIF_AWB2,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL4\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL_MONO_1\",\n\t\t.id = MT8183_MEMIF_MOD_DAI,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL_MONO_1\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 1,\n\t\t\t.rates = MTK_PCM_DAI_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"HDMI\",\n\t\t.id = MT8183_MEMIF_HDMI,\n\t\t.playback = {\n\t\t\t.stream_name = \"HDMI\",\n\t\t\t.channels_min = 2,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n};\n\n \nstatic const struct snd_kcontrol_new memif_ul1_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN21,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S0_CH1\", AFE_CONN21,\n\t\t\t\t    I_I2S0_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul1_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN22,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S0_CH2\", AFE_CONN21,\n\t\t\t\t    I_I2S0_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul2_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN5,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH1\", AFE_CONN5,\n\t\t\t\t    I_DL1_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH1\", AFE_CONN5,\n\t\t\t\t    I_DL2_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH1\", AFE_CONN5,\n\t\t\t\t    I_DL3_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S2_CH1\", AFE_CONN5,\n\t\t\t\t    I_I2S2_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul2_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN6,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH2\", AFE_CONN6,\n\t\t\t\t    I_DL1_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH2\", AFE_CONN6,\n\t\t\t\t    I_DL2_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH2\", AFE_CONN6,\n\t\t\t\t    I_DL3_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S2_CH2\", AFE_CONN6,\n\t\t\t\t    I_I2S2_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul3_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN32,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S2_CH1\", AFE_CONN32,\n\t\t\t\t    I_I2S2_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul3_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN33,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S2_CH2\", AFE_CONN33,\n\t\t\t\t    I_I2S2_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul4_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN38,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul4_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN39,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul_mono_1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN12,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN12,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n};\n\nstatic const struct snd_soc_dapm_widget mt8183_memif_widgets[] = {\n\t \n\tSND_SOC_DAPM_MIXER(\"UL1_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul1_ch1_mix, ARRAY_SIZE(memif_ul1_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL1_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul1_ch2_mix, ARRAY_SIZE(memif_ul1_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL2_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul2_ch1_mix, ARRAY_SIZE(memif_ul2_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL2_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul2_ch2_mix, ARRAY_SIZE(memif_ul2_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL3_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul3_ch1_mix, ARRAY_SIZE(memif_ul3_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL3_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul3_ch2_mix, ARRAY_SIZE(memif_ul3_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL4_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul4_ch1_mix, ARRAY_SIZE(memif_ul4_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL4_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul4_ch2_mix, ARRAY_SIZE(memif_ul4_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL_MONO_1_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul_mono_1_mix,\n\t\t\t   ARRAY_SIZE(memif_ul_mono_1_mix)),\n};\n\nstatic const struct snd_soc_dapm_route mt8183_memif_routes[] = {\n\t \n\t{\"UL1\", NULL, \"UL1_CH1\"},\n\t{\"UL1\", NULL, \"UL1_CH2\"},\n\t{\"UL1_CH1\", \"ADDA_UL_CH1\", \"ADDA Capture\"},\n\t{\"UL1_CH2\", \"ADDA_UL_CH2\", \"ADDA Capture\"},\n\t{\"UL1_CH1\", \"I2S0_CH1\", \"I2S0\"},\n\t{\"UL1_CH2\", \"I2S0_CH2\", \"I2S0\"},\n\n\t{\"UL2\", NULL, \"UL2_CH1\"},\n\t{\"UL2\", NULL, \"UL2_CH2\"},\n\t{\"UL2_CH1\", \"ADDA_UL_CH1\", \"ADDA Capture\"},\n\t{\"UL2_CH2\", \"ADDA_UL_CH2\", \"ADDA Capture\"},\n\t{\"UL2_CH1\", \"I2S2_CH1\", \"I2S2\"},\n\t{\"UL2_CH2\", \"I2S2_CH2\", \"I2S2\"},\n\n\t{\"UL3\", NULL, \"UL3_CH1\"},\n\t{\"UL3\", NULL, \"UL3_CH2\"},\n\t{\"UL3_CH1\", \"ADDA_UL_CH1\", \"ADDA Capture\"},\n\t{\"UL3_CH2\", \"ADDA_UL_CH2\", \"ADDA Capture\"},\n\t{\"UL3_CH1\", \"I2S2_CH1\", \"I2S2\"},\n\t{\"UL3_CH2\", \"I2S2_CH2\", \"I2S2\"},\n\n\t{\"UL4\", NULL, \"UL4_CH1\"},\n\t{\"UL4\", NULL, \"UL4_CH2\"},\n\t{\"UL4_CH1\", \"ADDA_UL_CH1\", \"ADDA Capture\"},\n\t{\"UL4_CH2\", \"ADDA_UL_CH2\", \"ADDA Capture\"},\n\n\t{\"UL_MONO_1\", NULL, \"UL_MONO_1_CH1\"},\n\t{\"UL_MONO_1_CH1\", \"ADDA_UL_CH1\", \"ADDA Capture\"},\n\t{\"UL_MONO_1_CH1\", \"ADDA_UL_CH2\", \"ADDA Capture\"},\n};\n\nstatic const struct snd_soc_component_driver mt8183_afe_pcm_dai_component = {\n\t.name = \"mt8183-afe-pcm-dai\",\n};\n\nstatic const struct mtk_base_memif_data memif_data[MT8183_MEMIF_NUM] = {\n\t[MT8183_MEMIF_DL1] = {\n\t\t.name = \"DL1\",\n\t\t.id = MT8183_MEMIF_DL1,\n\t\t.reg_ofs_base = AFE_DL1_BASE,\n\t\t.reg_ofs_cur = AFE_DL1_CUR,\n\t\t.fs_reg = AFE_DAC_CON1,\n\t\t.fs_shift = DL1_MODE_SFT,\n\t\t.fs_maskbit = DL1_MODE_MASK,\n\t\t.mono_reg = AFE_DAC_CON1,\n\t\t.mono_shift = DL1_DATA_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL1_ON_SFT,\n\t\t.hd_reg = AFE_MEMIF_HD_MODE,\n\t\t.hd_align_reg = AFE_MEMIF_HDALIGN,\n\t\t.hd_shift = DL1_HD_SFT,\n\t\t.hd_align_mshift = DL1_HD_ALIGN_SFT,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = -1,\n\t\t.msb_reg = -1,\n\t\t.msb_shift = -1,\n\t},\n\t[MT8183_MEMIF_DL2] = {\n\t\t.name = \"DL2\",\n\t\t.id = MT8183_MEMIF_DL2,\n\t\t.reg_ofs_base = AFE_DL2_BASE,\n\t\t.reg_ofs_cur = AFE_DL2_CUR,\n\t\t.fs_reg = AFE_DAC_CON1,\n\t\t.fs_shift = DL2_MODE_SFT,\n\t\t.fs_maskbit = DL2_MODE_MASK,\n\t\t.mono_reg = AFE_DAC_CON1,\n\t\t.mono_shift = DL2_DATA_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL2_ON_SFT,\n\t\t.hd_reg = AFE_MEMIF_HD_MODE,\n\t\t.hd_align_reg = AFE_MEMIF_HDALIGN,\n\t\t.hd_shift = DL2_HD_SFT,\n\t\t.hd_align_mshift = DL2_HD_ALIGN_SFT,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = -1,\n\t\t.msb_reg = -1,\n\t\t.msb_shift = -1,\n\t},\n\t[MT8183_MEMIF_DL3] = {\n\t\t.name = \"DL3\",\n\t\t.id = MT8183_MEMIF_DL3,\n\t\t.reg_ofs_base = AFE_DL3_BASE,\n\t\t.reg_ofs_cur = AFE_DL3_CUR,\n\t\t.fs_reg = AFE_DAC_CON2,\n\t\t.fs_shift = DL3_MODE_SFT,\n\t\t.fs_maskbit = DL3_MODE_MASK,\n\t\t.mono_reg = AFE_DAC_CON1,\n\t\t.mono_shift = DL3_DATA_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL3_ON_SFT,\n\t\t.hd_reg = AFE_MEMIF_HD_MODE,\n\t\t.hd_align_reg = AFE_MEMIF_HDALIGN,\n\t\t.hd_shift = DL3_HD_SFT,\n\t\t.hd_align_mshift = DL3_HD_ALIGN_SFT,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = -1,\n\t\t.msb_reg = -1,\n\t\t.msb_shift = -1,\n\t},\n\t[MT8183_MEMIF_VUL2] = {\n\t\t.name = \"VUL2\",\n\t\t.id = MT8183_MEMIF_VUL2,\n\t\t.reg_ofs_base = AFE_VUL2_BASE,\n\t\t.reg_ofs_cur = AFE_VUL2_CUR,\n\t\t.fs_reg = AFE_DAC_CON2,\n\t\t.fs_shift = VUL2_MODE_SFT,\n\t\t.fs_maskbit = VUL2_MODE_MASK,\n\t\t.mono_reg = AFE_DAC_CON2,\n\t\t.mono_shift = VUL2_DATA_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = VUL2_ON_SFT,\n\t\t.hd_reg = AFE_MEMIF_HD_MODE,\n\t\t.hd_align_reg = AFE_MEMIF_HDALIGN,\n\t\t.hd_shift = VUL2_HD_SFT,\n\t\t.hd_align_mshift = VUL2_HD_ALIGN_SFT,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = -1,\n\t\t.msb_reg = -1,\n\t\t.msb_shift = -1,\n\t},\n\t[MT8183_MEMIF_AWB] = {\n\t\t.name = \"AWB\",\n\t\t.id = MT8183_MEMIF_AWB,\n\t\t.reg_ofs_base = AFE_AWB_BASE,\n\t\t.reg_ofs_cur = AFE_AWB_CUR,\n\t\t.fs_reg = AFE_DAC_CON1,\n\t\t.fs_shift = AWB_MODE_SFT,\n\t\t.fs_maskbit = AWB_MODE_MASK,\n\t\t.mono_reg = AFE_DAC_CON1,\n\t\t.mono_shift = AWB_DATA_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = AWB_ON_SFT,\n\t\t.hd_reg = AFE_MEMIF_HD_MODE,\n\t\t.hd_align_reg = AFE_MEMIF_HDALIGN,\n\t\t.hd_shift = AWB_HD_SFT,\n\t\t.hd_align_mshift = AWB_HD_ALIGN_SFT,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = -1,\n\t\t.msb_reg = -1,\n\t\t.msb_shift = -1,\n\t},\n\t[MT8183_MEMIF_AWB2] = {\n\t\t.name = \"AWB2\",\n\t\t.id = MT8183_MEMIF_AWB2,\n\t\t.reg_ofs_base = AFE_AWB2_BASE,\n\t\t.reg_ofs_cur = AFE_AWB2_CUR,\n\t\t.fs_reg = AFE_DAC_CON2,\n\t\t.fs_shift = AWB2_MODE_SFT,\n\t\t.fs_maskbit = AWB2_MODE_MASK,\n\t\t.mono_reg = AFE_DAC_CON2,\n\t\t.mono_shift = AWB2_DATA_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = AWB2_ON_SFT,\n\t\t.hd_reg = AFE_MEMIF_HD_MODE,\n\t\t.hd_align_reg = AFE_MEMIF_HDALIGN,\n\t\t.hd_shift = AWB2_HD_SFT,\n\t\t.hd_align_mshift = AWB2_ALIGN_SFT,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = -1,\n\t\t.msb_reg = -1,\n\t\t.msb_shift = -1,\n\t},\n\t[MT8183_MEMIF_VUL12] = {\n\t\t.name = \"VUL12\",\n\t\t.id = MT8183_MEMIF_VUL12,\n\t\t.reg_ofs_base = AFE_VUL_D2_BASE,\n\t\t.reg_ofs_cur = AFE_VUL_D2_CUR,\n\t\t.fs_reg = AFE_DAC_CON0,\n\t\t.fs_shift = VUL12_MODE_SFT,\n\t\t.fs_maskbit = VUL12_MODE_MASK,\n\t\t.mono_reg = AFE_DAC_CON0,\n\t\t.mono_shift = VUL12_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = VUL12_ON_SFT,\n\t\t.hd_reg = AFE_MEMIF_HD_MODE,\n\t\t.hd_align_reg = AFE_MEMIF_HDALIGN,\n\t\t.hd_shift = VUL12_HD_SFT,\n\t\t.hd_align_mshift = VUL12_HD_ALIGN_SFT,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = -1,\n\t\t.msb_reg = -1,\n\t\t.msb_shift = -1,\n\t},\n\t[MT8183_MEMIF_MOD_DAI] = {\n\t\t.name = \"MOD_DAI\",\n\t\t.id = MT8183_MEMIF_MOD_DAI,\n\t\t.reg_ofs_base = AFE_MOD_DAI_BASE,\n\t\t.reg_ofs_cur = AFE_MOD_DAI_CUR,\n\t\t.fs_reg = AFE_DAC_CON1,\n\t\t.fs_shift = MOD_DAI_MODE_SFT,\n\t\t.fs_maskbit = MOD_DAI_MODE_MASK,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = MOD_DAI_ON_SFT,\n\t\t.hd_reg = AFE_MEMIF_HD_MODE,\n\t\t.hd_align_reg = AFE_MEMIF_HDALIGN,\n\t\t.hd_shift = MOD_DAI_HD_SFT,\n\t\t.hd_align_mshift = MOD_DAI_HD_ALIGN_SFT,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = -1,\n\t\t.msb_reg = -1,\n\t\t.msb_shift = -1,\n\t},\n\t[MT8183_MEMIF_HDMI] = {\n\t\t.name = \"HDMI\",\n\t\t.id = MT8183_MEMIF_HDMI,\n\t\t.reg_ofs_base = AFE_HDMI_OUT_BASE,\n\t\t.reg_ofs_cur = AFE_HDMI_OUT_CUR,\n\t\t.fs_reg = -1,\n\t\t.fs_shift = -1,\n\t\t.fs_maskbit = -1,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = -1,\n\t\t.enable_reg = -1,\t \n\t\t.enable_shift = -1,\n\t\t.hd_reg = AFE_MEMIF_HD_MODE,\n\t\t.hd_align_reg = AFE_MEMIF_HDALIGN,\n\t\t.hd_shift = HDMI_HD_SFT,\n\t\t.hd_align_mshift = HDMI_HD_ALIGN_SFT,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = -1,\n\t\t.msb_reg = -1,\n\t\t.msb_shift = -1,\n\t},\n};\n\nstatic const struct mtk_base_irq_data irq_data[MT8183_IRQ_NUM] = {\n\t[MT8183_IRQ_0] = {\n\t\t.id = MT8183_IRQ_0,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT0,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ0_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ0_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ0_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ0_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_1] = {\n\t\t.id = MT8183_IRQ_1,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT1,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ1_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ1_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ1_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ1_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_2] = {\n\t\t.id = MT8183_IRQ_2,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT2,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ2_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ2_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ2_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ2_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_3] = {\n\t\t.id = MT8183_IRQ_3,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT3,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ3_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ3_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ3_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ3_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_4] = {\n\t\t.id = MT8183_IRQ_4,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT4,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ4_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ4_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ4_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ4_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_5] = {\n\t\t.id = MT8183_IRQ_5,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT5,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ5_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ5_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ5_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ5_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_6] = {\n\t\t.id = MT8183_IRQ_6,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT6,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ6_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ6_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ6_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ6_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_7] = {\n\t\t.id = MT8183_IRQ_7,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT7,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ7_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ7_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ7_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ7_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_8] = {\n\t\t.id = MT8183_IRQ_8,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT8,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = -1,\n\t\t.irq_fs_shift = -1,\n\t\t.irq_fs_maskbit = -1,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ8_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ8_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_11] = {\n\t\t.id = MT8183_IRQ_11,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT11,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ11_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ11_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ11_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ11_MCU_CLR_SFT,\n\t},\n\t[MT8183_IRQ_12] = {\n\t\t.id = MT8183_IRQ_12,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT12,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0x3ffff,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ12_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ12_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ12_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ12_MCU_CLR_SFT,\n\t},\n};\n\nstatic bool mt8183_is_volatile_reg(struct device *dev, unsigned int reg)\n{\n\t \n\t \n\tswitch (reg) {\n\tcase AUDIO_TOP_CON0:\t \n\tcase AUDIO_TOP_CON1:\t \n\tcase AUDIO_TOP_CON3:\n\tcase AFE_DL1_CUR:\n\tcase AFE_DL1_END:\n\tcase AFE_DL2_CUR:\n\tcase AFE_DL2_END:\n\tcase AFE_AWB_END:\n\tcase AFE_AWB_CUR:\n\tcase AFE_VUL_END:\n\tcase AFE_VUL_CUR:\n\tcase AFE_MEMIF_MON0:\n\tcase AFE_MEMIF_MON1:\n\tcase AFE_MEMIF_MON2:\n\tcase AFE_MEMIF_MON3:\n\tcase AFE_MEMIF_MON4:\n\tcase AFE_MEMIF_MON5:\n\tcase AFE_MEMIF_MON6:\n\tcase AFE_MEMIF_MON7:\n\tcase AFE_MEMIF_MON8:\n\tcase AFE_MEMIF_MON9:\n\tcase AFE_ADDA_SRC_DEBUG_MON0:\n\tcase AFE_ADDA_SRC_DEBUG_MON1:\n\tcase AFE_ADDA_UL_SRC_MON0:\n\tcase AFE_ADDA_UL_SRC_MON1:\n\tcase AFE_SIDETONE_MON:\n\tcase AFE_SIDETONE_CON0:\n\tcase AFE_SIDETONE_COEFF:\n\tcase AFE_BUS_MON0:\n\tcase AFE_MRGIF_MON0:\n\tcase AFE_MRGIF_MON1:\n\tcase AFE_MRGIF_MON2:\n\tcase AFE_I2S_MON:\n\tcase AFE_DAC_MON:\n\tcase AFE_VUL2_END:\n\tcase AFE_VUL2_CUR:\n\tcase AFE_IRQ0_MCU_CNT_MON:\n\tcase AFE_IRQ6_MCU_CNT_MON:\n\tcase AFE_MOD_DAI_END:\n\tcase AFE_MOD_DAI_CUR:\n\tcase AFE_VUL_D2_END:\n\tcase AFE_VUL_D2_CUR:\n\tcase AFE_DL3_CUR:\n\tcase AFE_DL3_END:\n\tcase AFE_HDMI_OUT_CON0:\n\tcase AFE_HDMI_OUT_CUR:\n\tcase AFE_HDMI_OUT_END:\n\tcase AFE_IRQ3_MCU_CNT_MON:\n\tcase AFE_IRQ4_MCU_CNT_MON:\n\tcase AFE_IRQ_MCU_STATUS:\n\tcase AFE_IRQ_MCU_CLR:\n\tcase AFE_IRQ_MCU_MON2:\n\tcase AFE_IRQ1_MCU_CNT_MON:\n\tcase AFE_IRQ2_MCU_CNT_MON:\n\tcase AFE_IRQ1_MCU_EN_CNT_MON:\n\tcase AFE_IRQ5_MCU_CNT_MON:\n\tcase AFE_IRQ7_MCU_CNT_MON:\n\tcase AFE_GAIN1_CUR:\n\tcase AFE_GAIN2_CUR:\n\tcase AFE_SRAM_DELSEL_CON0:\n\tcase AFE_SRAM_DELSEL_CON2:\n\tcase AFE_SRAM_DELSEL_CON3:\n\tcase AFE_ASRC_2CH_CON12:\n\tcase AFE_ASRC_2CH_CON13:\n\tcase PCM_INTF_CON2:\n\tcase FPGA_CFG0:\n\tcase FPGA_CFG1:\n\tcase FPGA_CFG2:\n\tcase FPGA_CFG3:\n\tcase AUDIO_TOP_DBG_MON0:\n\tcase AUDIO_TOP_DBG_MON1:\n\tcase AFE_IRQ8_MCU_CNT_MON:\n\tcase AFE_IRQ11_MCU_CNT_MON:\n\tcase AFE_IRQ12_MCU_CNT_MON:\n\tcase AFE_CBIP_MON0:\n\tcase AFE_CBIP_SLV_MUX_MON0:\n\tcase AFE_CBIP_SLV_DECODER_MON0:\n\tcase AFE_ADDA6_SRC_DEBUG_MON0:\n\tcase AFE_ADD6A_UL_SRC_MON0:\n\tcase AFE_ADDA6_UL_SRC_MON1:\n\tcase AFE_DL1_CUR_MSB:\n\tcase AFE_DL2_CUR_MSB:\n\tcase AFE_AWB_CUR_MSB:\n\tcase AFE_VUL_CUR_MSB:\n\tcase AFE_VUL2_CUR_MSB:\n\tcase AFE_MOD_DAI_CUR_MSB:\n\tcase AFE_VUL_D2_CUR_MSB:\n\tcase AFE_DL3_CUR_MSB:\n\tcase AFE_HDMI_OUT_CUR_MSB:\n\tcase AFE_AWB2_END:\n\tcase AFE_AWB2_CUR:\n\tcase AFE_AWB2_CUR_MSB:\n\tcase AFE_ADDA_DL_SDM_FIFO_MON:\n\tcase AFE_ADDA_DL_SRC_LCH_MON:\n\tcase AFE_ADDA_DL_SRC_RCH_MON:\n\tcase AFE_ADDA_DL_SDM_OUT_MON:\n\tcase AFE_CONNSYS_I2S_MON:\n\tcase AFE_ASRC_2CH_CON0:\n\tcase AFE_ASRC_2CH_CON2:\n\tcase AFE_ASRC_2CH_CON3:\n\tcase AFE_ASRC_2CH_CON4:\n\tcase AFE_ASRC_2CH_CON5:\n\tcase AFE_ASRC_2CH_CON7:\n\tcase AFE_ASRC_2CH_CON8:\n\tcase AFE_MEMIF_MON12:\n\tcase AFE_MEMIF_MON13:\n\tcase AFE_MEMIF_MON14:\n\tcase AFE_MEMIF_MON15:\n\tcase AFE_MEMIF_MON16:\n\tcase AFE_MEMIF_MON17:\n\tcase AFE_MEMIF_MON18:\n\tcase AFE_MEMIF_MON19:\n\tcase AFE_MEMIF_MON20:\n\tcase AFE_MEMIF_MON21:\n\tcase AFE_MEMIF_MON22:\n\tcase AFE_MEMIF_MON23:\n\tcase AFE_MEMIF_MON24:\n\tcase AFE_ADDA_MTKAIF_MON0:\n\tcase AFE_ADDA_MTKAIF_MON1:\n\tcase AFE_AUD_PAD_TOP:\n\tcase AFE_GENERAL1_ASRC_2CH_CON0:\n\tcase AFE_GENERAL1_ASRC_2CH_CON2:\n\tcase AFE_GENERAL1_ASRC_2CH_CON3:\n\tcase AFE_GENERAL1_ASRC_2CH_CON4:\n\tcase AFE_GENERAL1_ASRC_2CH_CON5:\n\tcase AFE_GENERAL1_ASRC_2CH_CON7:\n\tcase AFE_GENERAL1_ASRC_2CH_CON8:\n\tcase AFE_GENERAL1_ASRC_2CH_CON12:\n\tcase AFE_GENERAL1_ASRC_2CH_CON13:\n\tcase AFE_GENERAL2_ASRC_2CH_CON0:\n\tcase AFE_GENERAL2_ASRC_2CH_CON2:\n\tcase AFE_GENERAL2_ASRC_2CH_CON3:\n\tcase AFE_GENERAL2_ASRC_2CH_CON4:\n\tcase AFE_GENERAL2_ASRC_2CH_CON5:\n\tcase AFE_GENERAL2_ASRC_2CH_CON7:\n\tcase AFE_GENERAL2_ASRC_2CH_CON8:\n\tcase AFE_GENERAL2_ASRC_2CH_CON12:\n\tcase AFE_GENERAL2_ASRC_2CH_CON13:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t};\n}\n\nstatic const struct regmap_config mt8183_afe_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\n\t.volatile_reg = mt8183_is_volatile_reg,\n\n\t.max_register = AFE_MAX_REGISTER,\n\t.num_reg_defaults_raw = AFE_MAX_REGISTER,\n\n\t.cache_type = REGCACHE_FLAT,\n};\n\nstatic irqreturn_t mt8183_afe_irq_handler(int irq_id, void *dev)\n{\n\tstruct mtk_base_afe *afe = dev;\n\tstruct mtk_base_afe_irq *irq;\n\tunsigned int status;\n\tunsigned int status_mcu;\n\tunsigned int mcu_en;\n\tint ret;\n\tint i;\n\tirqreturn_t irq_ret = IRQ_HANDLED;\n\n\t \n\tregmap_read(afe->regmap, AFE_IRQ_MCU_EN, &mcu_en);\n\n\tret = regmap_read(afe->regmap, AFE_IRQ_MCU_STATUS, &status);\n\t \n\tstatus_mcu = status & mcu_en & AFE_IRQ_STATUS_BITS;\n\n\tif (ret || status_mcu == 0) {\n\t\tdev_err(afe->dev, \"%s(), irq status err, ret %d, status 0x%x, mcu_en 0x%x\\n\",\n\t\t\t__func__, ret, status, mcu_en);\n\n\t\tirq_ret = IRQ_NONE;\n\t\tgoto err_irq;\n\t}\n\n\tfor (i = 0; i < MT8183_MEMIF_NUM; i++) {\n\t\tstruct mtk_base_afe_memif *memif = &afe->memif[i];\n\n\t\tif (!memif->substream)\n\t\t\tcontinue;\n\n\t\tif (memif->irq_usage < 0)\n\t\t\tcontinue;\n\n\t\tirq = &afe->irqs[memif->irq_usage];\n\n\t\tif (status_mcu & (1 << irq->irq_data->irq_en_shift))\n\t\t\tsnd_pcm_period_elapsed(memif->substream);\n\t}\n\nerr_irq:\n\t \n\tregmap_write(afe->regmap,\n\t\t     AFE_IRQ_MCU_CLR,\n\t\t     status_mcu);\n\n\treturn irq_ret;\n}\n\nstatic int mt8183_afe_runtime_suspend(struct device *dev)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dev);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tunsigned int value;\n\tint ret;\n\n\tif (!afe->regmap || afe_priv->pm_runtime_bypass_reg_ctl)\n\t\tgoto skip_regmap;\n\n\t \n\tregmap_update_bits(afe->regmap, AFE_DAC_CON0, AFE_ON_MASK_SFT, 0x0);\n\n\tret = regmap_read_poll_timeout(afe->regmap,\n\t\t\t\t       AFE_DAC_MON,\n\t\t\t\t       value,\n\t\t\t\t       (value & AFE_ON_RETM_MASK_SFT) == 0,\n\t\t\t\t       20,\n\t\t\t\t       1 * 1000 * 1000);\n\tif (ret)\n\t\tdev_warn(afe->dev, \"%s(), ret %d\\n\", __func__, ret);\n\n\t \n\tregmap_update_bits(afe->regmap, AFE_IRQ_MCU_CLR, 0xffff, 0xffff);\n\tregmap_update_bits(afe->regmap, AFE_IRQ_MCU_CLR, 0xffff, 0xffff);\n\n\t \n\tregcache_cache_only(afe->regmap, true);\n\tregcache_mark_dirty(afe->regmap);\n\nskip_regmap:\n\treturn mt8183_afe_disable_clock(afe);\n}\n\nstatic int mt8183_afe_runtime_resume(struct device *dev)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dev);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tint ret;\n\n\tret = mt8183_afe_enable_clock(afe);\n\tif (ret)\n\t\treturn ret;\n\n\tif (!afe->regmap || afe_priv->pm_runtime_bypass_reg_ctl)\n\t\tgoto skip_regmap;\n\n\tregcache_cache_only(afe->regmap, false);\n\tregcache_sync(afe->regmap);\n\n\t \n\tregmap_update_bits(afe->regmap, AUDIO_TOP_CON0, 0x1 << 29, 0x1 << 29);\n\n\t \n\tregmap_update_bits(afe->regmap, AFE_MEMIF_MSB,\n\t\t\t   CPU_HD_ALIGN_MASK_SFT, 0 << CPU_HD_ALIGN_SFT);\n\n\t \n\tregmap_write(afe->regmap, AFE_CONN_24BIT, 0xffffffff);\n\tregmap_write(afe->regmap, AFE_CONN_24BIT_1, 0xffffffff);\n\n\t \n\tregmap_update_bits(afe->regmap, AFE_DAC_CON0, 0x1, 0x1);\n\nskip_regmap:\n\treturn 0;\n}\n\nstatic int mt8183_afe_component_probe(struct snd_soc_component *component)\n{\n\treturn mtk_afe_add_sub_dai_control(component);\n}\n\nstatic const struct snd_soc_component_driver mt8183_afe_component = {\n\t.name\t\t= AFE_PCM_NAME,\n\t.probe\t\t= mt8183_afe_component_probe,\n\t.pointer\t= mtk_afe_pcm_pointer,\n\t.pcm_construct\t= mtk_afe_pcm_new,\n};\n\nstatic int mt8183_dai_memif_register(struct mtk_base_afe *afe)\n{\n\tstruct mtk_base_afe_dai *dai;\n\n\tdai = devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL);\n\tif (!dai)\n\t\treturn -ENOMEM;\n\n\tlist_add(&dai->list, &afe->sub_dais);\n\n\tdai->dai_drivers = mt8183_memif_dai_driver;\n\tdai->num_dai_drivers = ARRAY_SIZE(mt8183_memif_dai_driver);\n\n\tdai->dapm_widgets = mt8183_memif_widgets;\n\tdai->num_dapm_widgets = ARRAY_SIZE(mt8183_memif_widgets);\n\tdai->dapm_routes = mt8183_memif_routes;\n\tdai->num_dapm_routes = ARRAY_SIZE(mt8183_memif_routes);\n\treturn 0;\n}\n\ntypedef int (*dai_register_cb)(struct mtk_base_afe *);\nstatic const dai_register_cb dai_register_cbs[] = {\n\tmt8183_dai_adda_register,\n\tmt8183_dai_i2s_register,\n\tmt8183_dai_pcm_register,\n\tmt8183_dai_tdm_register,\n\tmt8183_dai_hostless_register,\n\tmt8183_dai_memif_register,\n};\n\nstatic int mt8183_afe_pcm_dev_probe(struct platform_device *pdev)\n{\n\tstruct mtk_base_afe *afe;\n\tstruct mt8183_afe_private *afe_priv;\n\tstruct device *dev;\n\tstruct reset_control *rstc;\n\tint i, irq_id, ret;\n\n\tafe = devm_kzalloc(&pdev->dev, sizeof(*afe), GFP_KERNEL);\n\tif (!afe)\n\t\treturn -ENOMEM;\n\tplatform_set_drvdata(pdev, afe);\n\n\tafe->platform_priv = devm_kzalloc(&pdev->dev, sizeof(*afe_priv),\n\t\t\t\t\t  GFP_KERNEL);\n\tif (!afe->platform_priv)\n\t\treturn -ENOMEM;\n\n\tafe_priv = afe->platform_priv;\n\tafe->dev = &pdev->dev;\n\tdev = afe->dev;\n\n\t \n\tret = mt8183_init_clock(afe);\n\tif (ret) {\n\t\tdev_err(dev, \"init clock error\\n\");\n\t\treturn ret;\n\t}\n\n\tpm_runtime_enable(dev);\n\n\t \n\tafe->regmap = syscon_node_to_regmap(dev->parent->of_node);\n\tif (IS_ERR(afe->regmap)) {\n\t\tdev_err(dev, \"could not get regmap from parent\\n\");\n\t\tret = PTR_ERR(afe->regmap);\n\t\tgoto err_pm_disable;\n\t}\n\tret = regmap_attach_dev(dev, afe->regmap, &mt8183_afe_regmap_config);\n\tif (ret) {\n\t\tdev_warn(dev, \"regmap_attach_dev fail, ret %d\\n\", ret);\n\t\tgoto err_pm_disable;\n\t}\n\n\trstc = devm_reset_control_get(dev, \"audiosys\");\n\tif (IS_ERR(rstc)) {\n\t\tret = PTR_ERR(rstc);\n\t\tdev_err(dev, \"could not get audiosys reset:%d\\n\", ret);\n\t\tgoto err_pm_disable;\n\t}\n\n\tret = reset_control_reset(rstc);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to trigger audio reset:%d\\n\", ret);\n\t\tgoto err_pm_disable;\n\t}\n\n\t \n\tafe_priv->pm_runtime_bypass_reg_ctl = true;\n\tpm_runtime_get_sync(&pdev->dev);\n\n\tret = regmap_reinit_cache(afe->regmap, &mt8183_afe_regmap_config);\n\tif (ret) {\n\t\tdev_err(dev, \"regmap_reinit_cache fail, ret %d\\n\", ret);\n\t\tgoto err_pm_disable;\n\t}\n\n\tpm_runtime_put_sync(&pdev->dev);\n\tafe_priv->pm_runtime_bypass_reg_ctl = false;\n\n\tregcache_cache_only(afe->regmap, true);\n\tregcache_mark_dirty(afe->regmap);\n\n\t \n\tafe->memif_size = MT8183_MEMIF_NUM;\n\tafe->memif = devm_kcalloc(dev, afe->memif_size, sizeof(*afe->memif),\n\t\t\t\t  GFP_KERNEL);\n\tif (!afe->memif) {\n\t\tret = -ENOMEM;\n\t\tgoto err_pm_disable;\n\t}\n\n\tfor (i = 0; i < afe->memif_size; i++) {\n\t\tafe->memif[i].data = &memif_data[i];\n\t\tafe->memif[i].irq_usage = -1;\n\t}\n\n\tafe->memif[MT8183_MEMIF_HDMI].irq_usage = MT8183_IRQ_8;\n\tafe->memif[MT8183_MEMIF_HDMI].const_irq = 1;\n\n\tmutex_init(&afe->irq_alloc_lock);\n\n\t \n\t \n\tafe->irqs_size = MT8183_IRQ_NUM;\n\tafe->irqs = devm_kcalloc(dev, afe->irqs_size, sizeof(*afe->irqs),\n\t\t\t\t GFP_KERNEL);\n\tif (!afe->irqs) {\n\t\tret = -ENOMEM;\n\t\tgoto err_pm_disable;\n\t}\n\n\tfor (i = 0; i < afe->irqs_size; i++)\n\t\tafe->irqs[i].irq_data = &irq_data[i];\n\n\t \n\tirq_id = platform_get_irq(pdev, 0);\n\tif (irq_id < 0) {\n\t\tret = irq_id;\n\t\tgoto err_pm_disable;\n\t}\n\n\tret = devm_request_irq(dev, irq_id, mt8183_afe_irq_handler,\n\t\t\t       IRQF_TRIGGER_NONE, \"asys-isr\", (void *)afe);\n\tif (ret) {\n\t\tdev_err(dev, \"could not request_irq for asys-isr\\n\");\n\t\tgoto err_pm_disable;\n\t}\n\n\t \n\tINIT_LIST_HEAD(&afe->sub_dais);\n\n\tfor (i = 0; i < ARRAY_SIZE(dai_register_cbs); i++) {\n\t\tret = dai_register_cbs[i](afe);\n\t\tif (ret) {\n\t\t\tdev_warn(afe->dev, \"dai register i %d fail, ret %d\\n\",\n\t\t\t\t i, ret);\n\t\t\tgoto err_pm_disable;\n\t\t}\n\t}\n\n\t \n\tret = mtk_afe_combine_sub_dai(afe);\n\tif (ret) {\n\t\tdev_warn(afe->dev, \"mtk_afe_combine_sub_dai fail, ret %d\\n\",\n\t\t\t ret);\n\t\tgoto err_pm_disable;\n\t}\n\n\tafe->mtk_afe_hardware = &mt8183_afe_hardware;\n\tafe->memif_fs = mt8183_memif_fs;\n\tafe->irq_fs = mt8183_irq_fs;\n\n\tafe->runtime_resume = mt8183_afe_runtime_resume;\n\tafe->runtime_suspend = mt8183_afe_runtime_suspend;\n\n\t \n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t\t\t      &mt8183_afe_component,\n\t\t\t\t\t      NULL, 0);\n\tif (ret) {\n\t\tdev_warn(dev, \"err_platform\\n\");\n\t\tgoto err_pm_disable;\n\t}\n\n\tret = devm_snd_soc_register_component(afe->dev,\n\t\t\t\t\t      &mt8183_afe_pcm_dai_component,\n\t\t\t\t\t      afe->dai_drivers,\n\t\t\t\t\t      afe->num_dai_drivers);\n\tif (ret) {\n\t\tdev_warn(dev, \"err_dai_component\\n\");\n\t\tgoto err_pm_disable;\n\t}\n\n\treturn ret;\n\nerr_pm_disable:\n\tpm_runtime_disable(&pdev->dev);\n\treturn ret;\n}\n\nstatic void mt8183_afe_pcm_dev_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\tmt8183_afe_runtime_suspend(&pdev->dev);\n}\n\nstatic const struct of_device_id mt8183_afe_pcm_dt_match[] = {\n\t{ .compatible = \"mediatek,mt8183-audio\", },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, mt8183_afe_pcm_dt_match);\n\nstatic const struct dev_pm_ops mt8183_afe_pm_ops = {\n\tSET_RUNTIME_PM_OPS(mt8183_afe_runtime_suspend,\n\t\t\t   mt8183_afe_runtime_resume, NULL)\n};\n\nstatic struct platform_driver mt8183_afe_pcm_driver = {\n\t.driver = {\n\t\t   .name = \"mt8183-audio\",\n\t\t   .of_match_table = mt8183_afe_pcm_dt_match,\n\t\t   .pm = &mt8183_afe_pm_ops,\n\t},\n\t.probe = mt8183_afe_pcm_dev_probe,\n\t.remove_new = mt8183_afe_pcm_dev_remove,\n};\n\nmodule_platform_driver(mt8183_afe_pcm_driver);\n\nMODULE_DESCRIPTION(\"Mediatek ALSA SoC AFE platform driver for 8183\");\nMODULE_AUTHOR(\"KaiChieh Chuang <kaichieh.chuang@mediatek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}