<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml MOSES_FPGA_Design.twx MOSES_FPGA_Design.ncd -o
MOSES_FPGA_Design.twr MOSES_FPGA_Design.pcf -ucf ffpci104_fcg006rd.ucf

</twCmdLine><twDesign>MOSES_FPGA_Design.ncd</twDesign><twDesignPath>MOSES_FPGA_Design.ncd</twDesignPath><twPCF>MOSES_FPGA_Design.pcf</twPCF><twPcfPath>MOSES_FPGA_Design.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff665"><twDevName>xc5vlx50t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-12-04, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3391 - Timing constraint TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="3">WARNING:Timing:3391 - Timing constraint TIMEGRP &quot;LB_IOPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twInfo anchorID="4">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="5">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="6">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.521</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>en_dqs&lt;0&gt;</twNet><twDel>0.521</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.521</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.295</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.305</twSlack><twNet>en_dqs&lt;1&gt;</twNet><twDel>0.295</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.305</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X51Y31.DQ</twSrc><twDest>IODELAY_X2Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.295</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>en_dqs&lt;2&gt;</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y30.AQ</twSrc><twDest>IODELAY_X0Y60.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>en_dqs&lt;3&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y60.DATAOUT</twSrc><twDest>ILOGIC_X0Y60.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y60.DATAOUT</twSrc><twDest>ILOGIC_X0Y60.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X2Y62.DATAOUT</twSrc><twDest>ILOGIC_X2Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X2Y62.DATAOUT</twSrc><twDest>ILOGIC_X2Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_clk100M_SE&quot; = PERIOD &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clk100M_SE = PERIOD TIMEGRP &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.334</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CLK_CONTROL/cnt_0 (SLICE_X22Y73.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.971</twSlack><twSrc BELType="FF">CLK_CONTROL/cnt_3</twSrc><twDest BELType="FF">CLK_CONTROL/cnt_0</twDest><twTotPathDel>1.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CLK_CONTROL/cnt_3</twSrc><twDest BELType='FF'>CLK_CONTROL/cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100M_SE</twSrcClk><twPathDel><twSite>SLICE_X22Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;_inv</twComp><twBEL>CLK_CONTROL/cnt&lt;3&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/cnt_0</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>1.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100M_SE</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CLK_CONTROL/cnt_2 (SLICE_X22Y73.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.971</twSlack><twSrc BELType="FF">CLK_CONTROL/cnt_3</twSrc><twDest BELType="FF">CLK_CONTROL/cnt_2</twDest><twTotPathDel>1.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CLK_CONTROL/cnt_3</twSrc><twDest BELType='FF'>CLK_CONTROL/cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100M_SE</twSrcClk><twPathDel><twSite>SLICE_X22Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;_inv</twComp><twBEL>CLK_CONTROL/cnt&lt;3&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/cnt_2</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>1.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100M_SE</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CLK_CONTROL/cnt_3 (SLICE_X22Y73.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.971</twSlack><twSrc BELType="FF">CLK_CONTROL/cnt_3</twSrc><twDest BELType="FF">CLK_CONTROL/cnt_3</twDest><twTotPathDel>1.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CLK_CONTROL/cnt_3</twSrc><twDest BELType='FF'>CLK_CONTROL/cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100M_SE</twSrcClk><twPathDel><twSite>SLICE_X22Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;_inv</twComp><twBEL>CLK_CONTROL/cnt&lt;3&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/cnt_3</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>1.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100M_SE</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk100M_SE = PERIOD TIMEGRP &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CLK_CONTROL/cnt_3 (SLICE_X22Y73.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.572</twSlack><twSrc BELType="FF">CLK_CONTROL/cnt_3</twSrc><twDest BELType="FF">CLK_CONTROL/cnt_3</twDest><twTotPathDel>0.572</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CLK_CONTROL/cnt_3</twSrc><twDest BELType='FF'>CLK_CONTROL/cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100M_SE</twSrcClk><twPathDel><twSite>SLICE_X22Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y73.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>CLK_CONTROL/cnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/Mcount_cnt_xor&lt;3&gt;11</twBEL><twBEL>CLK_CONTROL/cnt_3</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100M_SE</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CLK_CONTROL/cnt_0 (SLICE_X22Y73.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.573</twSlack><twSrc BELType="FF">CLK_CONTROL/cnt_0</twSrc><twDest BELType="FF">CLK_CONTROL/cnt_0</twDest><twTotPathDel>0.573</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CLK_CONTROL/cnt_0</twSrc><twDest BELType='FF'>CLK_CONTROL/cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100M_SE</twSrcClk><twPathDel><twSite>SLICE_X22Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>CLK_CONTROL/cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/Mcount_cnt_xor&lt;0&gt;11_INV_0</twBEL><twBEL>CLK_CONTROL/cnt_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100M_SE</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CLK_CONTROL/cnt_2 (SLICE_X22Y73.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.578</twSlack><twSrc BELType="FF">CLK_CONTROL/cnt_2</twSrc><twDest BELType="FF">CLK_CONTROL/cnt_2</twDest><twTotPathDel>0.578</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CLK_CONTROL/cnt_2</twSrc><twDest BELType='FF'>CLK_CONTROL/cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100M_SE</twSrcClk><twPathDel><twSite>SLICE_X22Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>CLK_CONTROL/cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.190</twDelInfo><twComp>CLK_CONTROL/cnt&lt;1&gt;</twComp><twBEL>CLK_CONTROL/Mcount_cnt_xor&lt;2&gt;11</twBEL><twBEL>CLK_CONTROL/cnt_2</twBEL></twPathDel><twLogDel>0.224</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100M_SE</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_clk100M_SE = PERIOD TIMEGRP &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Tdcmpco" slack="0.834" period="5.000" constraintValue="5.000" deviceLimit="4.166" freqLimit="240.038" physResource="CLK_CONTROL/DCM_BASE0/CLK2X" logResource="CLK_CONTROL/DCM_BASE0/CLK2X" locationPin="DCM_ADV_X0Y11.CLK2X" clockNet="CLK_CONTROL/ddr2_clk200_signal"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tdcmpc" slack="1.668" period="10.000" constraintValue="10.000" deviceLimit="8.332" freqLimit="120.019" physResource="CLK_CONTROL/DCM_BASE0/CLKIN" logResource="CLK_CONTROL/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="clk100M_SE"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tdcmpco" slack="1.668" period="10.000" constraintValue="10.000" deviceLimit="8.332" freqLimit="120.019" physResource="CLK_CONTROL/DCM_BASE0/CLK0" logResource="CLK_CONTROL/DCM_BASE0/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="CLK_CONTROL/clk100M_SE_clk0"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_clk50&quot; = PERIOD &quot;TNM_clk50&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk50 = PERIOD TIMEGRP &quot;TNM_clk50&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>19412</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7517</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.258</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR (RAMB36_X1Y3.ENBWRENL), 10 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.742</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType="RAM">DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twDest><twTotPathDel>7.221</twTotPathDel><twClkSkew dest = "1.359" src = "1.301">-0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType='RAM'>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X27Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y67.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;356&gt;</twComp><twBEL>DDR2_Manager0/addr_rdy_mux_signal1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.979</twDelInfo><twComp>DDR2_Manager0/addr_rdy_mux_signal</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twComp><twBEL>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twBEL></twPathDel><twLogDel>1.171</twLogDel><twRouteDel>6.050</twRouteDel><twTotDel>7.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.746</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType="RAM">DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twDest><twTotPathDel>7.221</twTotPathDel><twClkSkew dest = "1.363" src = "1.301">-0.062</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType='RAM'>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X27Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y67.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;356&gt;</twComp><twBEL>DDR2_Manager0/addr_rdy_mux_signal1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.979</twDelInfo><twComp>DDR2_Manager0/addr_rdy_mux_signal</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twComp><twBEL>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twBEL></twPathDel><twLogDel>1.171</twLogDel><twRouteDel>6.050</twRouteDel><twTotDel>7.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.210</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd12</twSrc><twDest BELType="RAM">DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twDest><twTotPathDel>6.713</twTotPathDel><twClkSkew dest = "1.359" src = "1.341">-0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd12</twSrc><twDest BELType='RAM'>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd12</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y67.A3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y67.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;356&gt;</twComp><twBEL>DDR2_Manager0/addr_rdy_mux_signal1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.979</twDelInfo><twComp>DDR2_Manager0/addr_rdy_mux_signal</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twComp><twBEL>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_ADDR</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>5.561</twRouteDel><twTotDel>6.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point OUTPUT_GPIO/user_Q_8 (SLICE_X14Y81.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.509</twSlack><twSrc BELType="FF">PLX_SLAVE/ctrlState_FSM_FFd3</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_8</twDest><twTotPathDel>6.414</twTotPathDel><twClkSkew dest = "0.537" src = "0.519">-0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>PLX_SLAVE/ctrlState_FSM_FFd3</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X23Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd4</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ds_readyn_gpio_signal</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_Out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>ds_readyn_gpio_signal</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal_and0000</twComp><twBEL>input_gpio_interrupt_ack_wren_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N94</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_8</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>6.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.706</twSlack><twSrc BELType="FF">PLX_SLAVE/ctrlState_FSM_FFd5</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_8</twDest><twTotPathDel>6.211</twTotPathDel><twClkSkew dest = "0.537" src = "0.525">-0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>PLX_SLAVE/ctrlState_FSM_FFd5</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X23Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd5</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ds_readyn_gpio_signal</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_Out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>ds_readyn_gpio_signal</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal_and0000</twComp><twBEL>input_gpio_interrupt_ack_wren_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N94</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_8</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>5.156</twRouteDel><twTotDel>6.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.805</twSlack><twSrc BELType="FF">PLX_SLAVE/ctrlState_FSM_FFd4</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_8</twDest><twTotPathDel>6.118</twTotPathDel><twClkSkew dest = "0.537" src = "0.519">-0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>PLX_SLAVE/ctrlState_FSM_FFd4</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X23Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd4</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ds_readyn_gpio_signal</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_Out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>ds_readyn_gpio_signal</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal_and0000</twComp><twBEL>input_gpio_interrupt_ack_wren_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N94</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_8</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>5.063</twRouteDel><twTotDel>6.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point OUTPUT_GPIO/user_Q_9 (SLICE_X14Y81.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.509</twSlack><twSrc BELType="FF">PLX_SLAVE/ctrlState_FSM_FFd3</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_9</twDest><twTotPathDel>6.414</twTotPathDel><twClkSkew dest = "0.537" src = "0.519">-0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>PLX_SLAVE/ctrlState_FSM_FFd3</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X23Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd4</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ds_readyn_gpio_signal</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_Out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>ds_readyn_gpio_signal</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal_and0000</twComp><twBEL>input_gpio_interrupt_ack_wren_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N94</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_9</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>6.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.706</twSlack><twSrc BELType="FF">PLX_SLAVE/ctrlState_FSM_FFd5</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_9</twDest><twTotPathDel>6.211</twTotPathDel><twClkSkew dest = "0.537" src = "0.525">-0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>PLX_SLAVE/ctrlState_FSM_FFd5</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X23Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd5</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ds_readyn_gpio_signal</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_Out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>ds_readyn_gpio_signal</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal_and0000</twComp><twBEL>input_gpio_interrupt_ack_wren_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N94</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_9</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>5.156</twRouteDel><twTotDel>6.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.805</twSlack><twSrc BELType="FF">PLX_SLAVE/ctrlState_FSM_FFd4</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_9</twDest><twTotPathDel>6.118</twTotPathDel><twClkSkew dest = "0.537" src = "0.519">-0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>PLX_SLAVE/ctrlState_FSM_FFd4</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X23Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd4</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>PLX_SLAVE/ctrlState_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ds_readyn_gpio_signal</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_Out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>ds_readyn_gpio_signal</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal_and0000</twComp><twBEL>input_gpio_interrupt_ack_wren_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N94</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_9</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>5.063</twRouteDel><twTotDel>6.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk50 = PERIOD TIMEGRP &quot;TNM_clk50&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X2Y22.DIBDIL12), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[179].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew dest = "0.693" src = "0.509">-0.184</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[179].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X56Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>LB_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;170&gt;</twComp><twBEL>LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[179].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y22.DIBDIL12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>LB_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;179&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y22.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twComp><twBEL>LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X0Y23.DIBDIL10), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[210].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.452</twTotPathDel><twClkSkew dest = "0.730" src = "0.550">-0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[210].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X4Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>LB_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;206&gt;</twComp><twBEL>LB_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[210].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y23.DIBDIL10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>LB_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;210&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y23.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X1Y22.ADDRBU14), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR</twSrc><twDest BELType="RAM">LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.448</twTotPathDel><twClkSkew dest = "0.615" src = "0.446">-0.169</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR</twSrc><twDest BELType='RAM'>LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X43Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>LB_ILA0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;9&gt;</twComp><twBEL>LB_ILA0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y22.ADDRBU14</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>LB_ILA0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y22.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP &quot;TNM_clk50&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="reset_flag_1/SR" logResource="reset_flag_1/SR" locationPin="OLOGIC_X2Y145.SR" clockNet="output_gpio_register&lt;26&gt;_inv"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_RDCLK" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="DDR2_Manager0/DDR2_BC0/FIFO36_72_READ_DATA/RDCLKL" logResource="DDR2_Manager0/DDR2_BC0/FIFO36_72_READ_DATA/RDCLKL" locationPin="RAMB36_X1Y10.CLKARDCLKL" clockNet="clk50"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_RDCLK" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="DDR2_Manager0/DDR2_BC0/FIFO36_72_READ_DATA/RDCLKU" logResource="DDR2_Manager0/DDR2_BC0/FIFO36_72_READ_DATA/RDCLKU" locationPin="RAMB36_X1Y10.CLKARDCLKU" clockNet="clk50"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_lb_lclki&quot; = PERIOD &quot;TNM_lb_lclko_fb&quot; 20 ns HIGH 50 %;" ScopeName="">TS_lb_lclki = PERIOD TIMEGRP &quot;TNM_lb_lclko_fb&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_lb_lclki = PERIOD TIMEGRP &quot;TNM_lb_lclko_fb&quot; 20 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="64" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 5 ns HIGH 50 %;" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="66" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="69" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="72" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = FROM EN_DQS_FF TO TNM_DQ_CE_IDDR 3.85 ns DATAPATHONLY;" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.692</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y60.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>1.158</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y60.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y60.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y60.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y60.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>2.692</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y62.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>1.167</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.683</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y62.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y62.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.522</twRouteDel><twTotDel>2.683</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>1.168</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.682</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.521</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>80.6</twPctLog><twPctRoute>19.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y62.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="81"><twSlack>2.529</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X51Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X2Y62.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X2Y62.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y62.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X2Y62.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.257</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>89.2</twPctLog><twPctRoute>10.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y62.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="82"><twSlack>2.756</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y62.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y62.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>2.756</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="83"><twSlack>2.756</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>2.756</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="84" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_DQ_CE&quot; = FROM &quot;TNM_DQ_CE_IDDR&quot; TO &quot;TNM_DQS_FLOPS&quot; 2.4 ns;" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         2.4 ns;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.040</twMaxDel><twMinPer>4.032</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y42.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>0.360</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.105</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y42.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y42.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>2.105</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>0.384</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.081</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y42.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y42.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>2.081</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y40.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathFromToDelay"><twSlack>0.365</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.105</twTotPathDel><twClkSkew dest = "0.301" src = "0.196">-0.105</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y40.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y40.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>2.105</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>0.389</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.081</twTotPathDel><twClkSkew dest = "0.301" src = "0.196">-0.105</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y40.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y40.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>2.081</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y43.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>0.378</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.060</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y43.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y43.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.962</twRouteDel><twTotDel>2.060</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathFromToDelay"><twSlack>0.402</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.036</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y43.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y43.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.962</twRouteDel><twTotDel>2.036</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        2.4 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y68.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="97"><twSlack>1.008</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y68.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y68.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="98"><twSlack>1.034</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y68.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y68.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="99"><twSlack>1.013</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y60.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.075</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="100"><twSlack>1.039</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y60.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.101</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y67.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="101"><twSlack>1.017</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.207">0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y67.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X2Y67.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>1.074</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="102"><twSlack>1.043</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.207">0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y67.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X2Y67.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>1.100</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RD_DATA_SEL&quot; = FROM &quot;TNM_RD_DATA_SEL&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>208</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>208</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.440</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13 (SLICE_X26Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>14.560</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13</twDest><twTotPathDel>5.291</twTotPathDel><twClkSkew dest = "0.494" src = "0.564">0.070</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X18Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.886</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;13&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>4.758</twRouteDel><twTotDel>5.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13 (SLICE_X30Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>14.791</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13</twDest><twTotPathDel>4.943</twTotPathDel><twClkSkew dest = "1.165" src = "1.352">0.187</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X18Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.551</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;13&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>4.410</twRouteDel><twTotDel>4.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (SLICE_X21Y26.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>14.842</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1</twDest><twTotPathDel>4.660</twTotPathDel><twClkSkew dest = "3.309" src = "3.608">0.299</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X18Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;8&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>4.127</twRouteDel><twTotDel>4.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_28 (SLICE_X24Y33.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="110"><twSlack>1.340</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_28</twDest><twClkSkew dest = "3.553" src = "3.356">0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X18Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;28&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;31&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_28</twBEL></twPathDel><twLogDel>0.265</twLogDel><twRouteDel>1.471</twRouteDel><twTotDel>1.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6 (SLICE_X13Y27.CX), 1 path
</twPathRptBanner><twRacePath anchorID="111"><twSlack>1.367</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6</twDest><twClkSkew dest = "0.537" src = "0.524">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X18Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;6&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6</twBEL></twPathDel><twLogDel>0.283</twLogDel><twRouteDel>1.097</twRouteDel><twTotDel>1.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0 (SLICE_X20Y28.AX), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>1.386</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0</twDest><twClkSkew dest = "3.549" src = "3.356">0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X18Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0</twBEL></twPathDel><twLogDel>0.265</twLogDel><twRouteDel>1.513</twRouteDel><twTotDel>1.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RDEN_SEL_MUX&quot; = FROM &quot;TNM_RDEN_SEL_MUX&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.421</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17 (SLICE_X27Y38.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>17.579</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17</twDest><twTotPathDel>2.351</twTotPathDel><twClkSkew dest = "1.221" src = "1.220">-0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X32Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rd_data_fifo_out&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_17_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>2.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23 (SLICE_X26Y42.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>17.634</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23</twDest><twTotPathDel>2.240</twTotPathDel><twClkSkew dest = "1.165" src = "1.220">0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X32Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>rd_data_fifo_out&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_23_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>1.741</twRouteDel><twTotDel>2.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22 (SLICE_X26Y42.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>17.646</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22</twDest><twTotPathDel>2.228</twTotPathDel><twClkSkew dest = "1.165" src = "1.220">0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X32Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>rd_data_fifo_out&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_22_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>1.728</twRouteDel><twTotDel>2.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26 (SLICE_X28Y35.C6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="120"><twSlack>0.783</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26</twDest><twClkSkew dest = "0.453" src = "0.402">0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X32Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y35.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.217</twDelInfo><twComp>rd_data_fifo_out&lt;27&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_26_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>0.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_11 (SLICE_X42Y35.D6), 1 path
</twPathRptBanner><twRacePath anchorID="121"><twSlack>0.965</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_11</twDest><twClkSkew dest = "0.511" src = "0.402">0.109</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X32Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y35.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>rd_data_fifo_out&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_11_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_11</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.836</twRouteDel><twTotDel>1.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2 (SLICE_X29Y36.C5), 1 path
</twPathRptBanner><twRacePath anchorID="122"><twSlack>0.976</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2</twDest><twClkSkew dest = "0.455" src = "0.402">0.053</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X32Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>rd_data_fifo_out&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_2_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.791</twRouteDel><twTotDel>1.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="123" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_0&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>145</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>145</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.649</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt (OLOGIC_X2Y43.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>14.351</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twDest><twTotPathDel>5.270</twTotPathDel><twClkSkew dest = "3.380" src = "3.560">0.180</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.198</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>ddr2_odt</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.130</twLogDel><twRouteDel>4.140</twRouteDel><twTotDel>5.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14 (SLICE_X31Y23.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>14.532</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14</twDest><twTotPathDel>4.962</twTotPathDel><twClkSkew dest = "3.253" src = "3.560">0.307</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_rise&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.871</twRouteDel><twTotDel>4.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15 (SLICE_X31Y23.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>14.532</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15</twDest><twTotPathDel>4.962</twTotPathDel><twClkSkew dest = "3.253" src = "3.560">0.307</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_rise&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.871</twRouteDel><twTotDel>4.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (SLICE_X29Y20.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="130"><twSlack>0.232</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44</twDest><twClkSkew dest = "3.505" src = "3.312">0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.D6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall&lt;12&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;44&gt;1</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41 (SLICE_X27Y19.A6), 1 path
</twPathRptBanner><twRacePath anchorID="131"><twSlack>0.398</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41</twDest><twClkSkew dest = "3.604" src = "3.312">0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;41&gt;11</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.672</twRouteDel><twTotDel>0.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42 (SLICE_X27Y19.B6), 1 path
</twPathRptBanner><twRacePath anchorID="132"><twSlack>0.402</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42</twDest><twClkSkew dest = "3.604" src = "3.312">0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;42&gt;11</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.675</twRouteDel><twTotDel>0.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="133" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_90&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO RAMS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.463</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y3.ENARDENL), 4 paths
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>15.537</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twTotPathDel>4.241</twTotPathDel><twClkSkew dest = "3.537" src = "3.560">0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y3.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>3.219</twRouteDel><twTotDel>4.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>15.545</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twTotPathDel>4.241</twTotPathDel><twClkSkew dest = "3.545" src = "3.560">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y3.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>3.219</twRouteDel><twTotDel>4.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>15.556</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twTotPathDel>4.241</twTotPathDel><twClkSkew dest = "3.556" src = "3.560">0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y3.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>3.219</twRouteDel><twTotDel>4.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y3.ENARDENL), 4 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="140"><twSlack>2.354</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twClkSkew dest = "3.827" src = "3.312">0.515</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.199</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y3.CLKARDCLKU</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>2.962</twRouteDel><twTotDel>3.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>3.5</twPctLog><twPctRoute>96.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="141"><twSlack>2.358</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twClkSkew dest = "3.823" src = "3.312">0.511</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.199</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y3.CLKARDCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>2.962</twRouteDel><twTotDel>3.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>3.5</twPctLog><twPctRoute>96.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="142"><twSlack>2.370</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twClkSkew dest = "3.811" src = "3.312">0.499</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.199</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y3.REGCLKARDRCLKU</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>2.962</twRouteDel><twTotDel>3.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>3.5</twPctLog><twPctRoute>96.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="143" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_GATE_DLY&quot; = FROM &quot;TNM_GATE_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>25</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.920</twMaxDel></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X51Y31.DX), 5 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>16.080</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>3.433</twTotPathDel><twClkSkew dest = "3.312" src = "3.600">0.288</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X12Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.866</twRouteDel><twTotDel>3.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>16.249</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>3.264</twTotPathDel><twClkSkew dest = "3.312" src = "3.600">0.288</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X12Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.697</twRouteDel><twTotDel>3.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>16.294</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>3.201</twTotPathDel><twClkSkew dest = "3.312" src = "3.618">0.306</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.655</twRouteDel><twTotDel>3.201</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>17.654</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twTotPathDel>1.908</twTotPathDel><twClkSkew dest = "3.379" src = "3.618">0.239</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>1.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathFromToDelay"><twSlack>17.711</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twTotPathDel>1.851</twTotPathDel><twClkSkew dest = "3.379" src = "3.618">0.239</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>1.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="154"><twSlack>0.272</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twClkSkew dest = "3.633" src = "3.404">0.229</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X2Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>0.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A5), 1 path
</twPathRptBanner><twRacePath anchorID="155"><twSlack>0.301</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twClkSkew dest = "3.633" src = "3.404">0.229</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X2Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.534</twRouteDel><twTotDel>0.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (SLICE_X0Y31.A6), 1 path
</twPathRptBanner><twRacePath anchorID="156"><twSlack>0.353</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twDest><twClkSkew dest = "3.643" src = "3.376">0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X4Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>0.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="157" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RDEN_DLY&quot; = FROM &quot;TNM_RDEN_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.859</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>18.141</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.411</twTotPathDel><twClkSkew dest = "3.261" src = "3.510">0.249</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.954</twRouteDel><twTotDel>1.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>18.401</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.151</twTotPathDel><twClkSkew dest = "3.261" src = "3.510">0.249</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>1.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>18.490</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.062</twTotPathDel><twClkSkew dest = "3.261" src = "3.510">0.249</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>1.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="164"><twSlack>0.194</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.506" src = "3.266">0.240</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X37Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A5), 1 path
</twPathRptBanner><twRacePath anchorID="165"><twSlack>0.272</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.506" src = "3.264">0.242</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y21.A3), 1 path
</twPathRptBanner><twRacePath anchorID="166"><twSlack>0.311</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.506" src = "3.264">0.242</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.557</twRouteDel><twTotDel>0.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="167" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_CAL_RDEN_DLY&quot; = FROM &quot;TNM_CAL_RDEN_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.877</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>18.123</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.415</twTotPathDel><twClkSkew dest = "3.273" src = "3.536">0.263</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.937</twRouteDel><twTotDel>1.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>18.359</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.179</twTotPathDel><twClkSkew dest = "3.273" src = "3.536">0.263</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.701</twRouteDel><twTotDel>1.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>18.442</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "3.273" src = "3.536">0.263</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="174"><twSlack>0.149</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.519" src = "3.289">0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A6), 1 path
</twPathRptBanner><twRacePath anchorID="175"><twSlack>0.187</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.519" src = "3.289">0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>0.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X28Y10.A3), 1 path
</twPathRptBanner><twRacePath anchorID="176"><twSlack>0.353</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.519" src = "3.289">0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="177" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC &quot;TS_clk100M_SE&quot; = PERIOD &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50 %;" ScopeName="">TS_CLK_CONTROL_ddr2_clk200_signal = PERIOD TIMEGRP         &quot;CLK_CONTROL_ddr2_clk200_signal&quot; TS_clk100M_SE / 2 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X28Y39.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.570</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X28Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X30Y41.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.575</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X30Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y41.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X34Y39.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.575</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X34Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_CONTROL_ddr2_clk200_signal = PERIOD TIMEGRP
        &quot;CLK_CONTROL_ddr2_clk200_signal&quot; TS_clk100M_SE / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X31Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X35Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X35Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_19 (SLICE_X31Y40.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_18</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_19</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_18</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_19</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="190"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_CONTROL_ddr2_clk200_signal = PERIOD TIMEGRP
        &quot;CLK_CONTROL_ddr2_clk200_signal&quot; TS_clk100M_SE / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="191" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="192" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="193" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="CLK_CONTROL/BUFG0/I0" logResource="CLK_CONTROL/BUFG0/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="CLK_CONTROL/ddr2_clk200_signal"/></twPinLimitRpt></twConst><twConst anchorID="194" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.550</twMinPer></twConstHead><twPinLimitRpt anchorID="195"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="196" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="ddr2_cs_n/REV" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n/REV" locationPin="OLOGIC_X2Y72.REV" clockNet="rst0_tb"/><twPinLimit anchorID="197" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y63.SR" clockNet="rst0_tb"/><twPinLimit anchorID="198" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N0/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y62.SR" clockNet="rst0_tb"/></twPinLimitRpt></twConst><twConst anchorID="199" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE         1.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="200"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE
        1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="201" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y71.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="202" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y45.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="203" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="u_DDR2_CORE/rst90"/></twPinLimitRpt></twConst><twConst anchorID="204" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPinLimitRpt anchorID="205"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="206" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y63.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="207" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y62.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="208" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y60.C" clockNet="u_DDR2_CORE/clkdiv0"/></twPinLimitRpt></twConst><twConst anchorID="209" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0&quot; TS_SYS_CLK_200 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.550</twMinPer></twConstHead><twPinLimitRpt anchorID="210"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0&quot; TS_SYS_CLK_200 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="211" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="ddr2_cs_n/REV" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n/REV" locationPin="OLOGIC_X2Y72.REV" clockNet="rst0_tb"/><twPinLimit anchorID="212" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y63.SR" clockNet="rst0_tb"/><twPinLimit anchorID="213" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N0/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y62.SR" clockNet="rst0_tb"/></twPinLimitRpt></twConst><twConst anchorID="214" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0&quot; TS_SYS_CLK_200         PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="215"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0&quot; TS_SYS_CLK_200
        PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="216" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y71.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="217" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y45.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="218" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="u_DDR2_CORE/rst90"/></twPinLimitRpt></twConst><twConst anchorID="219" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot; TS_SYS_CLK_200 /         0.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPinLimitRpt anchorID="220"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot; TS_SYS_CLK_200 /
        0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="221" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y63.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="222" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y62.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="223" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y60.C" clockNet="u_DDR2_CORE/clkdiv0"/></twPinLimitRpt></twConst><twConst anchorID="224" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk200_signal HIGH 50%;</twConstName><twItemCnt>2692</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1624</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.801</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt (OLOGIC_X2Y43.D1), 4 paths
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.424</twTotPathDel><twClkSkew dest = "3.380" src = "3.558">0.178</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X35Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>ddr2_odt</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.129</twLogDel><twRouteDel>3.295</twRouteDel><twTotDel>4.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.769</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.233</twTotPathDel><twClkSkew dest = "0.549" src = "0.476">-0.073</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X40Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>ddr2_odt</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.144</twLogDel><twRouteDel>3.089</twRouteDel><twTotDel>4.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.064</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.841</twTotPathDel><twClkSkew dest = "1.282" src = "1.306">0.024</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X23Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>ddr2_odt</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.127</twLogDel><twRouteDel>2.714</twRouteDel><twTotDel>3.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (SLICE_X0Y30.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.290</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>4.272</twTotPathDel><twClkSkew dest = "3.379" src = "3.618">0.239</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X26Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.115</twRouteDel><twTotDel>4.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>4.613</twTotPathDel><twClkSkew dest = "1.281" src = "1.258">-0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X36Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>3.680</twRouteDel><twTotDel>4.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.181</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>3.726</twTotPathDel><twClkSkew dest = "0.547" src = "0.569">0.022</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X14Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>2.587</twRouteDel><twTotDel>3.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (SLICE_X0Y31.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>4.247</twTotPathDel><twClkSkew dest = "3.389" src = "3.618">0.229</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X26Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.090</twRouteDel><twTotDel>4.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>4.588</twTotPathDel><twClkSkew dest = "1.291" src = "1.258">-0.033</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X36Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>3.655</twRouteDel><twTotDel>4.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.216</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>3.701</twTotPathDel><twClkSkew dest = "0.557" src = "0.569">0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X14Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>2.562</twRouteDel><twTotDel>3.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk200_signal HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r (SLICE_X26Y12.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew dest = "3.615" src = "3.365">-0.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X26Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y12.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X55Y19.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/i_phy_init_done</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twDest><twTotPathDel>0.627</twTotPathDel><twClkSkew dest = "3.675" src = "3.403">-0.272</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/i_phy_init_done</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X52Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_init_done</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/i_phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_init_done</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7 (SLICE_X48Y19.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.182</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7</twDest><twTotPathDel>0.619</twTotPathDel><twClkSkew dest = "3.625" src = "3.387">-0.238</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X46Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_addr&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y19.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.216</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_mux0001&lt;7&gt;1</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_7</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>0.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="249"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk200_signal HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="250" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="ddr2_cs_n/REV" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n/REV" locationPin="OLOGIC_X2Y72.REV" clockNet="rst0_tb"/><twPinLimit anchorID="251" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y63.SR" clockNet="rst0_tb"/><twPinLimit anchorID="252" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N0/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y62.SR" clockNet="rst0_tb"/></twPinLimitRpt></twConst><twConst anchorID="253" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk200_signal PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>359</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>344</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.353</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (SLICE_X16Y28.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1</twDest><twTotPathDel>1.974</twTotPathDel><twClkSkew dest = "0.479" src = "0.524">0.045</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y22.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twSrcClk><twPathDel><twSite>SLICE_X21Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (SLICE_X24Y24.AI), 4 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.485</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twTotPathDel>2.812</twTotPathDel><twClkSkew dest = "3.304" src = "3.558">0.254</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X35Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>1.777</twRouteDel><twTotDel>2.812</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.723</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twTotPathDel>2.621</twTotPathDel><twClkSkew dest = "3.304" src = "3.519">0.215</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X40Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twBEL></twPathDel><twLogDel>1.050</twLogDel><twRouteDel>1.571</twRouteDel><twTotDel>2.621</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.072</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twTotPathDel>2.229</twTotPathDel><twClkSkew dest = "3.304" src = "3.562">0.258</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X23Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twBEL></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>2.229</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (SLICE_X16Y28.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.538</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0</twDest><twTotPathDel>1.846</twTotPathDel><twClkSkew dest = "0.479" src = "0.524">0.045</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y22.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twSrcClk><twPathDel><twSite>SLICE_X21Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>0.972</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk200_signal PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_5 (SLICE_X39Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_4</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_5</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_4</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twSrcClk><twPathDel><twSite>SLICE_X39Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9 (SLICE_X35Y28.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_8</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_8</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twSrcClk><twPathDel><twSite>SLICE_X35Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_11 (SLICE_X35Y28.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_10</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_11</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_10</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twSrcClk><twPathDel><twSite>SLICE_X35Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="270"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk200_signal PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="271" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y71.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="272" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y45.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="273" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="u_DDR2_CORE/rst90"/></twPinLimitRpt></twConst><twConst anchorID="274" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk200_signal / 0.5 HIGH 50%;</twConstName><twItemCnt>8070</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2883</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.466</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13 (SLICE_X26Y27.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.267</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13</twDest><twTotPathDel>3.241</twTotPathDel><twClkSkew dest = "3.326" src = "3.619">0.293</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;13&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.708</twRouteDel><twTotDel>3.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.533</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13</twDest><twTotPathDel>2.975</twTotPathDel><twClkSkew dest = "3.326" src = "3.619">0.293</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;13&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.442</twRouteDel><twTotDel>2.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12 (SLICE_X26Y27.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.268</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twDest><twTotPathDel>3.243</twTotPathDel><twClkSkew dest = "3.326" src = "3.616">0.290</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;12&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.707</twRouteDel><twTotDel>3.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.351</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twDest><twTotPathDel>3.160</twTotPathDel><twClkSkew dest = "3.326" src = "3.616">0.290</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;12&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.624</twRouteDel><twTotDel>3.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3 (SLICE_X17Y27.DX), 2 paths
</twPathRptBanner><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.290</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3</twDest><twTotPathDel>3.149</twTotPathDel><twClkSkew dest = "3.318" src = "3.680">0.362</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y27.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.582</twRouteDel><twTotDel>3.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.447</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3</twDest><twTotPathDel>2.992</twTotPathDel><twClkSkew dest = "3.318" src = "3.680">0.362</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y27.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.425</twRouteDel><twTotDel>2.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk200_signal / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3 (SLICE_X26Y25.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew dest = "3.587" src = "3.294">-0.293</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X27Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0 (SLICE_X23Y26.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew dest = "3.563" src = "3.309">-0.254</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X21Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (SLICE_X23Y26.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.026</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew dest = "3.563" src = "3.309">-0.254</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X21Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="293"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk200_signal / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="294" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y63.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="295" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y62.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="296" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y60.C" clockNet="u_DDR2_CORE/clkdiv0"/></twPinLimitRpt></twConst><twConst anchorID="297" twConstType="OFFSETINDELAY" ><twConstHead uID="33"><twConstName UCFConstName="TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE &quot;lb_lclko_fb&quot;;" ScopeName="">TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.028</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ (SLICE_X18Y96.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="298"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>4.772</twSlack><twSrc BELType="PAD">lb_lresetn</twSrc><twDest BELType="FF">LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ</twDest><twClkDel>-0.425</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>LB_ILA0/U0/iTRIG_IN&lt;88&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_lresetn</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_lresetn</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>V7.PAD</twSrcSite><twPathDel><twSite>V7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.889</twDelInfo><twComp>lb_lresetn</twComp><twBEL>lb_lresetn</twBEL><twBEL>lb_lresetn_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y96.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">2.580</twDelInfo><twComp>lb_lresetn_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">-0.011</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;88&gt;</twComp><twBEL>LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ</twBEL></twPathDel><twLogDel>0.878</twLogDel><twRouteDel>2.580</twRouteDel><twTotDel>3.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[86].U_TQ</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>-0.425</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PLX_ARBITER/curState_FSM_FFd4 (SLICE_X16Y87.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="300"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.266</twSlack><twSrc BELType="PAD">lb_lhold</twSrc><twDest BELType="FF">PLX_ARBITER/curState_FSM_FFd4</twDest><twClkDel>-0.427</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>dsAck</twClkDest><twOff>8.800</twOff><twOffSrc>lb_lhold</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_lhold</twSrc><twDest BELType='FF'>PLX_ARBITER/curState_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>B26.PAD</twSrcSite><twPathDel><twSite>B26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>lb_lhold</twComp><twBEL>lb_lhold</twBEL><twBEL>lb_lhold_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>lb_lhold_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>PLX_ARBITER/curState_FSM_FFd5</twComp><twBEL>PLX_ARBITER/curState_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>PLX_ARBITER/curState_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">-0.012</twDelInfo><twComp>dsAck</twComp><twBEL>PLX_ARBITER/curState_FSM_FFd4</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>1.967</twRouteDel><twTotDel>2.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_ARBITER/curState_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>-0.427</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ (SLICE_X11Y90.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.455</twSlack><twSrc BELType="PAD">lb_lhold</twSrc><twDest BELType="FF">LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ</twDest><twClkDel>-0.426</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_lhold</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_lhold</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>B26.PAD</twSrcSite><twPathDel><twSite>B26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.913</twDelInfo><twComp>lb_lhold</twComp><twBEL>lb_lhold</twBEL><twBEL>lb_lhold_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.857</twDelInfo><twComp>lb_lhold_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.004</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ</twBEL></twPathDel><twLogDel>0.917</twLogDel><twRouteDel>1.857</twRouteDel><twTotDel>2.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.101</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>-0.426</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PLX_ARBITER/curState_FSM_FFd3 (SLICE_X15Y87.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="304"><twUnconstOffIn anchorID="305" twDataPathType="twDataPathMinDelay"><twOff>2.182</twOff><twSrc BELType="PAD">lb_lhold</twSrc><twDest BELType="FF">PLX_ARBITER/curState_FSM_FFd3</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_lhold</twSrc><twDest BELType='FF'>PLX_ARBITER/curState_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>B26.PAD</twSrcSite><twPathDel><twSite>B26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.875</twDelInfo><twComp>lb_lhold</twComp><twBEL>lb_lhold</twBEL><twBEL>lb_lhold_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.526</twDelInfo><twComp>lb_lhold_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y87.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>PLX_ARBITER/curState_FSM_FFd5</twComp><twBEL>PLX_ARBITER/curState_FSM_FFd3-In1</twBEL><twBEL>PLX_ARBITER/curState_FSM_FFd3</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>1.526</twRouteDel><twTotDel>2.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_ARBITER/curState_FSM_FFd3</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.351</twRouteDel><twTotDel>0.168</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ (SLICE_X11Y90.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="306"><twUnconstOffIn anchorID="307" twDataPathType="twDataPathMinDelay"><twOff>2.327</twOff><twSrc BELType="PAD">lb_lhold</twSrc><twDest BELType="FF">LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_lhold</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>B26.PAD</twSrcSite><twPathDel><twSite>B26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.875</twDelInfo><twComp>lb_lhold</twComp><twBEL>lb_lhold</twBEL><twBEL>lb_lhold_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.708</twDelInfo><twComp>lb_lhold_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>1.708</twRouteDel><twTotDel>2.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[82].U_TQ</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.366</twRouteDel><twTotDel>0.183</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PLX_ARBITER/curState_FSM_FFd4 (SLICE_X16Y87.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="308"><twUnconstOffIn anchorID="309" twDataPathType="twDataPathMinDelay"><twOff>2.514</twOff><twSrc BELType="PAD">lb_lhold</twSrc><twDest BELType="FF">PLX_ARBITER/curState_FSM_FFd4</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_lhold</twSrc><twDest BELType='FF'>PLX_ARBITER/curState_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>B26.PAD</twSrcSite><twPathDel><twSite>B26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>lb_lhold</twComp><twBEL>lb_lhold</twBEL><twBEL>lb_lhold_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>lb_lhold_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>PLX_ARBITER/curState_FSM_FFd5</twComp><twBEL>PLX_ARBITER/curState_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>PLX_ARBITER/curState_FSM_FFd4-In</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>dsAck</twComp><twBEL>PLX_ARBITER/curState_FSM_FFd4</twBEL></twPathDel><twLogDel>0.726</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>2.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_ARBITER/curState_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.349</twRouteDel><twTotDel>0.166</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="310" twConstType="OFFSETINDELAY" ><twConstHead uID="34"><twConstName UCFConstName="TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE &quot;lb_lclko_fb&quot;;" ScopeName="">TIMEGRP &quot;LB_IOPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;;</twConstName><twItemCnt>5619</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>605</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.744</twMinOff></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point OUTPUT_GPIO/user_Q_8 (SLICE_X14Y81.CE), 32 paths
</twPathRptBanner><twPathRpt anchorID="311"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.056</twSlack><twSrc BELType="PAD">lb_la&lt;18&gt;</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_8</twDest><twClkDel>-0.424</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_gpio_register&lt;11&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_la&lt;18&gt;</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;18&gt;</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>R8.PAD</twSrcSite><twPathDel><twSite>R8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>lb_la&lt;18&gt;</twComp><twBEL>lb_la&lt;18&gt;</twBEL><twBEL>lb_la_18_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>N122</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;30&gt;</twComp><twBEL>address_valid35</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>address_valid35</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;25&gt;12</twComp><twBEL>address_valid175</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>address_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_8</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>6.705</twRouteDel><twTotDel>8.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>-0.424</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="313"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.287</twSlack><twSrc BELType="PAD">lb_la&lt;28&gt;</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_8</twDest><twClkDel>-0.424</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_gpio_register&lt;11&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_la&lt;28&gt;</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;28&gt;</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>D20.PAD</twSrcSite><twPathDel><twSite>D20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>lb_la&lt;28&gt;</twComp><twBEL>lb_la&lt;28&gt;</twBEL><twBEL>lb_la_28_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>address_valid128</twComp><twBEL>address_valid128</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>address_valid128</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;25&gt;12</twComp><twBEL>address_valid175</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>address_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_8</twBEL></twPathDel><twLogDel>1.487</twLogDel><twRouteDel>6.457</twRouteDel><twTotDel>7.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>-0.424</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="315"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.349</twSlack><twSrc BELType="PAD">lb_la&lt;23&gt;</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_8</twDest><twClkDel>-0.424</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_gpio_register&lt;11&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_la&lt;23&gt;</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;23&gt;</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>K7.PAD</twSrcSite><twPathDel><twSite>K7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>lb_la&lt;23&gt;</twComp><twBEL>lb_la&lt;23&gt;</twBEL><twBEL>lb_la_23_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>address_valid137</twComp><twBEL>address_valid71</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>address_valid71</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;25&gt;12</twComp><twBEL>address_valid175</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>address_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_8</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>6.420</twRouteDel><twTotDel>7.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>-0.424</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point OUTPUT_GPIO/user_Q_9 (SLICE_X14Y81.CE), 32 paths
</twPathRptBanner><twPathRpt anchorID="317"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.056</twSlack><twSrc BELType="PAD">lb_la&lt;18&gt;</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_9</twDest><twClkDel>-0.424</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_gpio_register&lt;11&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_la&lt;18&gt;</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;18&gt;</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>R8.PAD</twSrcSite><twPathDel><twSite>R8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>lb_la&lt;18&gt;</twComp><twBEL>lb_la&lt;18&gt;</twBEL><twBEL>lb_la_18_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>N122</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;30&gt;</twComp><twBEL>address_valid35</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>address_valid35</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;25&gt;12</twComp><twBEL>address_valid175</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>address_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_9</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>6.705</twRouteDel><twTotDel>8.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>-0.424</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="319"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.287</twSlack><twSrc BELType="PAD">lb_la&lt;28&gt;</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_9</twDest><twClkDel>-0.424</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_gpio_register&lt;11&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_la&lt;28&gt;</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;28&gt;</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>D20.PAD</twSrcSite><twPathDel><twSite>D20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>lb_la&lt;28&gt;</twComp><twBEL>lb_la&lt;28&gt;</twBEL><twBEL>lb_la_28_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>address_valid128</twComp><twBEL>address_valid128</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>address_valid128</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;25&gt;12</twComp><twBEL>address_valid175</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>address_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_9</twBEL></twPathDel><twLogDel>1.487</twLogDel><twRouteDel>6.457</twRouteDel><twTotDel>7.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>-0.424</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="321"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.349</twSlack><twSrc BELType="PAD">lb_la&lt;23&gt;</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_9</twDest><twClkDel>-0.424</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_gpio_register&lt;11&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_la&lt;23&gt;</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;23&gt;</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>K7.PAD</twSrcSite><twPathDel><twSite>K7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>lb_la&lt;23&gt;</twComp><twBEL>lb_la&lt;23&gt;</twBEL><twBEL>lb_la_23_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>address_valid137</twComp><twBEL>address_valid71</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>address_valid71</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;25&gt;12</twComp><twBEL>address_valid175</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>address_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_9</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>6.420</twRouteDel><twTotDel>7.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>-0.424</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point OUTPUT_GPIO/user_Q_10 (SLICE_X14Y81.CE), 32 paths
</twPathRptBanner><twPathRpt anchorID="323"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.056</twSlack><twSrc BELType="PAD">lb_la&lt;18&gt;</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_10</twDest><twClkDel>-0.424</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_gpio_register&lt;11&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_la&lt;18&gt;</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;18&gt;</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>R8.PAD</twSrcSite><twPathDel><twSite>R8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>lb_la&lt;18&gt;</twComp><twBEL>lb_la&lt;18&gt;</twBEL><twBEL>lb_la_18_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>N122</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;30&gt;</twComp><twBEL>address_valid35</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>address_valid35</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;25&gt;12</twComp><twBEL>address_valid175</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>address_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_10</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>6.705</twRouteDel><twTotDel>8.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>-0.424</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="325"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.287</twSlack><twSrc BELType="PAD">lb_la&lt;28&gt;</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_10</twDest><twClkDel>-0.424</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_gpio_register&lt;11&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_la&lt;28&gt;</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;28&gt;</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>D20.PAD</twSrcSite><twPathDel><twSite>D20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>lb_la&lt;28&gt;</twComp><twBEL>lb_la&lt;28&gt;</twBEL><twBEL>lb_la_28_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>address_valid128</twComp><twBEL>address_valid128</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>address_valid128</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;25&gt;12</twComp><twBEL>address_valid175</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>address_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_10</twBEL></twPathDel><twLogDel>1.487</twLogDel><twRouteDel>6.457</twRouteDel><twTotDel>7.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>-0.424</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="327"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.349</twSlack><twSrc BELType="PAD">lb_la&lt;23&gt;</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_10</twDest><twClkDel>-0.424</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_gpio_register&lt;11&gt;</twClkDest><twOff>8.800</twOff><twOffSrc>lb_la&lt;23&gt;</twOffSrc><twOffDest>lb_lclko_fb</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;23&gt;</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>K7.PAD</twSrcSite><twPathDel><twSite>K7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>lb_la&lt;23&gt;</twComp><twBEL>lb_la&lt;23&gt;</twBEL><twBEL>lb_la_23_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>N117</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>address_valid137</twComp><twBEL>address_valid71</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>address_valid71</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;25&gt;12</twComp><twBEL>address_valid175</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>address_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>output_gpio_wren</twComp><twBEL>output_gpio_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_8_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.695</twDelInfo><twComp>OUTPUT_GPIO/user_Q_8_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>output_gpio_register&lt;11&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_10</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>6.420</twRouteDel><twTotDel>7.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>-0.424</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;LB_IOPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ (SLICE_X50Y97.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="329"><twUnconstOffIn anchorID="330" twDataPathType="twDataPathMinDelay"><twOff>1.193</twOff><twSrc BELType="PAD">lb_la&lt;21&gt;</twSrc><twDest BELType="FF">LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;21&gt;</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>F7.PAD</twSrcSite><twPathDel><twSite>F7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.828</twDelInfo><twComp>lb_la&lt;21&gt;</twComp><twBEL>lb_la&lt;21&gt;</twBEL><twBEL>lb_la_21_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.634</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;36&gt;</twComp><twBEL>LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.634</twRouteDel><twTotDel>1.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[35].U_TQ</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.379</twRouteDel><twTotDel>0.196</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ (SLICE_X50Y96.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="331"><twUnconstOffIn anchorID="332" twDataPathType="twDataPathMinDelay"><twOff>1.319</twOff><twSrc BELType="PAD">lb_la&lt;25&gt;</twSrc><twDest BELType="FF">LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;25&gt;</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>H7.PAD</twSrcSite><twPathDel><twSite>H7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.825</twDelInfo><twComp>lb_la&lt;25&gt;</twComp><twBEL>lb_la&lt;25&gt;</twBEL><twBEL>lb_la_25_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.760</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;40&gt;</twComp><twBEL>LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ</twBEL></twPathDel><twLogDel>0.607</twLogDel><twRouteDel>0.760</twRouteDel><twTotDel>1.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[39].U_TQ</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.376</twRouteDel><twTotDel>0.193</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ (SLICE_X46Y92.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="333"><twUnconstOffIn anchorID="334" twDataPathType="twDataPathMinDelay"><twOff>1.370</twOff><twSrc BELType="PAD">lb_la&lt;13&gt;</twSrc><twDest BELType="FF">LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>lb_la&lt;13&gt;</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>E6.PAD</twSrcSite><twPathDel><twSite>E6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.845</twDelInfo><twComp>lb_la&lt;13&gt;</twComp><twBEL>lb_la&lt;13&gt;</twBEL><twBEL>lb_la_13_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y92.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.765</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y92.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;28&gt;</twComp><twBEL>LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>1.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk50</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>LB_ILA0/U0/I_TQ0.G_TW[27].U_TQ</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.350</twRouteDel><twTotDel>0.167</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="335" twConstType="OFFSETOUTDELAY" ><twConstHead uID="35"><twConstName UCFConstName="TIMEGRP &quot;LB_OPAD&quot; OFFSET = OUT 10.8 ns AFTER &quot;lb_lclko_fb&quot;;" ScopeName="">TIMEGRP &quot;LB_OPAD&quot; OFFSET = OUT 10.8 ns AFTER COMP &quot;lb_lclko_fb&quot;;</twConstName><twItemCnt>25</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.530</twMinOff></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_lintin (B24.PAD), 21 paths
</twPathRptBanner><twPathRpt anchorID="336"><twConstOffOut anchorID="337" twDataPathType="twDataPathMaxDelay"><twSlack>3.270</twSlack><twSrc BELType="FF">P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_31</twSrc><twDest BELType="PAD">lb_lintin</twDest><twClkDel>0.109</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>input_gpio_interrupt_signal&lt;31&gt;</twClkDest><twDataDel>7.276</twDataDel><twDataSrc>input_gpio_interrupt_signal&lt;31&gt;</twDataSrc><twDataDest>lb_lintin</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_lintin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.292</twRouteDel><twTotDel>0.109</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_31</twSrc><twDest BELType='PAD'>lb_lintin</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X30Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>input_gpio_interrupt_signal&lt;31&gt;</twComp><twBEL>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>input_gpio_interrupt_signal&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lb_lintin_signal35</twComp><twBEL>lb_lintin_signal35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>lb_lintin_signal35</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>lb_lintin_signal155</twBEL></twPathDel><twPathDel><twSite>B24.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>lb_lintin_OBUF</twComp></twPathDel><twPathDel><twSite>B24.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.509</twDelInfo><twComp>lb_lintin</twComp><twBEL>lb_lintin_OBUF</twBEL><twBEL>lb_lintin</twBEL></twPathDel><twLogDel>3.147</twLogDel><twRouteDel>4.129</twRouteDel><twTotDel>7.276</twTotDel><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="338"><twConstOffOut anchorID="339" twDataPathType="twDataPathMaxDelay"><twSlack>3.413</twSlack><twSrc BELType="FF">P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_29</twSrc><twDest BELType="PAD">lb_lintin</twDest><twClkDel>0.158</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>input_gpio_interrupt_signal&lt;30&gt;</twClkDest><twDataDel>7.084</twDataDel><twDataSrc>input_gpio_interrupt_signal&lt;30&gt;</twDataSrc><twDataDest>lb_lintin</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_lintin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.341</twRouteDel><twTotDel>0.158</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_29</twSrc><twDest BELType='PAD'>lb_lintin</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>input_gpio_interrupt_signal&lt;30&gt;</twComp><twBEL>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>input_gpio_interrupt_signal&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lb_lintin_signal35</twComp><twBEL>lb_lintin_signal35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>lb_lintin_signal35</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>lb_lintin_signal155</twBEL></twPathDel><twPathDel><twSite>B24.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>lb_lintin_OBUF</twComp></twPathDel><twPathDel><twSite>B24.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.509</twDelInfo><twComp>lb_lintin</twComp><twBEL>lb_lintin_OBUF</twBEL><twBEL>lb_lintin</twBEL></twPathDel><twLogDel>3.147</twLogDel><twRouteDel>3.937</twRouteDel><twTotDel>7.084</twTotDel><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="340"><twConstOffOut anchorID="341" twDataPathType="twDataPathMaxDelay"><twSlack>3.529</twSlack><twSrc BELType="FF">P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_13</twSrc><twDest BELType="PAD">lb_lintin</twDest><twClkDel>0.154</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>input_gpio_interrupt_signal&lt;26&gt;</twClkDest><twDataDel>6.972</twDataDel><twDataSrc>input_gpio_interrupt_signal&lt;26&gt;</twDataSrc><twDataDest>lb_lintin</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_lintin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.337</twRouteDel><twTotDel>0.154</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_13</twSrc><twDest BELType='PAD'>lb_lintin</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X17Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>input_gpio_interrupt_signal&lt;26&gt;</twComp><twBEL>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>input_gpio_interrupt_signal&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lb_lintin_signal35</twComp><twBEL>lb_lintin_signal35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>lb_lintin_signal35</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>lb_lintin_signal155</twBEL></twPathDel><twPathDel><twSite>B24.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>lb_lintin_OBUF</twComp></twPathDel><twPathDel><twSite>B24.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.509</twDelInfo><twComp>lb_lintin</twComp><twBEL>lb_lintin_OBUF</twBEL><twBEL>lb_lintin</twBEL></twPathDel><twLogDel>3.147</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>6.972</twTotDel><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_ccsn (D23.PAD), 3 paths
</twPathRptBanner><twPathRpt anchorID="342"><twConstOffOut anchorID="343" twDataPathType="twDataPathMaxDelay"><twSlack>4.121</twSlack><twSrc BELType="FF">PLX_MASTER/cfgPending</twSrc><twDest BELType="PAD">lb_ccsn</twDest><twClkDel>0.191</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>dm_lw_rn</twClkDest><twDataDel>6.343</twDataDel><twDataSrc>dm_lw_rn</twDataSrc><twDataDest>lb_ccsn</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ccsn</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/cfgPending</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.695</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.374</twRouteDel><twTotDel>0.191</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/cfgPending</twSrc><twDest BELType='PAD'>lb_ccsn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dm_lw_rn</twComp><twBEL>PLX_MASTER/cfgPending</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>dm_lw_rn</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lb_ccsn_signal</twComp><twBEL>PLX_MASTER/ccsn1</twBEL></twPathDel><twPathDel><twSite>D23.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>lb_ccsn_signal</twComp></twPathDel><twPathDel><twSite>D23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>lb_ccsn</twComp><twBEL>lb_ccsn_OBUF</twBEL><twBEL>lb_ccsn</twBEL></twPathDel><twLogDel>3.030</twLogDel><twRouteDel>3.313</twRouteDel><twTotDel>6.343</twTotDel><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="344"><twConstOffOut anchorID="345" twDataPathType="twDataPathMaxDelay"><twSlack>4.569</twSlack><twSrc BELType="FF">PLX_MASTER/ctrlState_FSM_FFd6</twSrc><twDest BELType="PAD">lb_ccsn</twDest><twClkDel>0.167</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>PLX_MASTER/ctrlState_FSM_FFd8</twClkDest><twDataDel>5.919</twDataDel><twDataSrc>PLX_MASTER/ctrlState_FSM_FFd8</twDataSrc><twDataDest>lb_ccsn</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ccsn</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/ctrlState_FSM_FFd6</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.350</twRouteDel><twTotDel>0.167</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/ctrlState_FSM_FFd6</twSrc><twDest BELType='PAD'>lb_ccsn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PLX_MASTER/ctrlState_FSM_FFd8</twComp><twBEL>PLX_MASTER/ctrlState_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>PLX_MASTER/ctrlState_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lb_ccsn_signal</twComp><twBEL>PLX_MASTER/ccsn1</twBEL></twPathDel><twPathDel><twSite>D23.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>lb_ccsn_signal</twComp></twPathDel><twPathDel><twSite>D23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>lb_ccsn</twComp><twBEL>lb_ccsn_OBUF</twBEL><twBEL>lb_ccsn</twBEL></twPathDel><twLogDel>3.030</twLogDel><twRouteDel>2.889</twRouteDel><twTotDel>5.919</twTotDel><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="346"><twConstOffOut anchorID="347" twDataPathType="twDataPathMaxDelay"><twSlack>4.723</twSlack><twSrc BELType="FF">PLX_MASTER/ctrlState_FSM_FFd5</twSrc><twDest BELType="PAD">lb_ccsn</twDest><twClkDel>0.131</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>PLX_MASTER/ctrlState_FSM_FFd5</twClkDest><twDataDel>5.801</twDataDel><twDataSrc>PLX_MASTER/ctrlState_FSM_FFd5</twDataSrc><twDataDest>lb_ccsn</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ccsn</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/ctrlState_FSM_FFd5</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.314</twRouteDel><twTotDel>0.131</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/ctrlState_FSM_FFd5</twSrc><twDest BELType='PAD'>lb_ccsn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X27Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PLX_MASTER/ctrlState_FSM_FFd5</twComp><twBEL>PLX_MASTER/ctrlState_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>PLX_MASTER/ctrlState_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lb_ccsn_signal</twComp><twBEL>PLX_MASTER/ccsn1</twBEL></twPathDel><twPathDel><twSite>D23.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>lb_ccsn_signal</twComp></twPathDel><twPathDel><twSite>D23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>lb_ccsn</twComp><twBEL>lb_ccsn_OBUF</twBEL><twBEL>lb_ccsn</twBEL></twPathDel><twLogDel>3.030</twLogDel><twRouteDel>2.771</twRouteDel><twTotDel>5.801</twTotDel><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_lholda (A24.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="348"><twConstOffOut anchorID="349" twDataPathType="twDataPathMaxDelay"><twSlack>5.560</twSlack><twSrc BELType="FF">PLX_ARBITER/curState_FSM_FFd4</twSrc><twDest BELType="PAD">lb_lholda</twDest><twClkDel>0.166</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>dsAck</twClkDest><twDataDel>4.929</twDataDel><twDataSrc>dsAck</twDataSrc><twDataDest>lb_lholda</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_lholda</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_ARBITER/curState_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.349</twRouteDel><twTotDel>0.166</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_ARBITER/curState_FSM_FFd4</twSrc><twDest BELType='PAD'>lb_lholda</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X16Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>dsAck</twComp><twBEL>PLX_ARBITER/curState_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>A24.O</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>dsAck</twComp></twPathDel><twPathDel><twSite>A24.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.512</twDelInfo><twComp>lb_lholda</twComp><twBEL>lb_lholda_OBUF</twBEL><twBEL>lb_lholda</twBEL></twPathDel><twLogDel>2.983</twLogDel><twRouteDel>1.946</twRouteDel><twTotDel>4.929</twTotDel><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;LB_OPAD&quot; OFFSET = OUT 10.8 ns AFTER COMP &quot;lb_lclko_fb&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_lholda (A24.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="350"><twConstOffOut anchorID="351" twDataPathType="twDataPathMinDelay"><twSlack>3.956</twSlack><twSrc BELType="FF">PLX_ARBITER/curState_FSM_FFd4</twSrc><twDest BELType="PAD">lb_lholda</twDest><twClkDel>-0.427</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>dsAck</twClkDest><twDataDel>4.528</twDataDel><twDataSrc>dsAck</twDataSrc><twDataDest>lb_lholda</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_lholda</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_ARBITER/curState_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>-0.427</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_ARBITER/curState_FSM_FFd4</twSrc><twDest BELType='PAD'>lb_lholda</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X16Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>dsAck</twComp><twBEL>PLX_ARBITER/curState_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>A24.O</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.790</twDelInfo><twComp>dsAck</twComp></twPathDel><twPathDel><twSite>A24.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.305</twDelInfo><twComp>lb_lholda</twComp><twBEL>lb_lholda_OBUF</twBEL><twBEL>lb_lholda</twBEL></twPathDel><twLogDel>2.738</twLogDel><twRouteDel>1.790</twRouteDel><twTotDel>4.528</twTotDel><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_lintin (B24.PAD), 21 paths
</twPathRptBanner><twPathRpt anchorID="352"><twConstOffOut anchorID="353" twDataPathType="twDataPathMinDelay"><twSlack>4.772</twSlack><twSrc BELType="FF">P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_3</twSrc><twDest BELType="PAD">lb_lintin</twDest><twClkDel>-0.423</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>input_gpio_interrupt_signal&lt;3&gt;</twClkDest><twDataDel>5.340</twDataDel><twDataSrc>input_gpio_interrupt_signal&lt;3&gt;</twDataSrc><twDataDest>lb_lintin</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_lintin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.569</twRouteDel><twTotDel>-0.423</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_3</twSrc><twDest BELType='PAD'>lb_lintin</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X6Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>input_gpio_interrupt_signal&lt;3&gt;</twComp><twBEL>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>input_gpio_interrupt_signal&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>lb_lintin_signal155</twBEL></twPathDel><twPathDel><twSite>B24.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>lb_lintin_OBUF</twComp></twPathDel><twPathDel><twSite>B24.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>lb_lintin</twComp><twBEL>lb_lintin_OBUF</twBEL><twBEL>lb_lintin</twBEL></twPathDel><twLogDel>2.804</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>5.340</twTotDel><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="354"><twConstOffOut anchorID="355" twDataPathType="twDataPathMinDelay"><twSlack>4.712</twSlack><twSrc BELType="FF">P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_8</twSrc><twDest BELType="PAD">lb_lintin</twDest><twClkDel>-0.426</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>input_gpio_interrupt_signal&lt;11&gt;</twClkDest><twDataDel>5.283</twDataDel><twDataSrc>input_gpio_interrupt_signal&lt;11&gt;</twDataSrc><twDataDest>lb_lintin</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_lintin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.101</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>-0.426</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_8</twSrc><twDest BELType='PAD'>lb_lintin</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X10Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>input_gpio_interrupt_signal&lt;11&gt;</twComp><twBEL>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>input_gpio_interrupt_signal&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>lb_lintin_signal71</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>lb_lintin_signal71</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>lb_lintin_signal155</twBEL></twPathDel><twPathDel><twSite>B24.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>lb_lintin_OBUF</twComp></twPathDel><twPathDel><twSite>B24.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>lb_lintin</twComp><twBEL>lb_lintin_OBUF</twBEL><twBEL>lb_lintin</twBEL></twPathDel><twLogDel>2.910</twLogDel><twRouteDel>2.373</twRouteDel><twTotDel>5.283</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="356"><twConstOffOut anchorID="357" twDataPathType="twDataPathMinDelay"><twSlack>4.436</twSlack><twSrc BELType="FF">P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_4</twSrc><twDest BELType="PAD">lb_lintin</twDest><twClkDel>-0.425</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>input_gpio_interrupt_signal&lt;7&gt;</twClkDest><twDataDel>5.006</twDataDel><twDataSrc>input_gpio_interrupt_signal&lt;7&gt;</twDataSrc><twDataDest>lb_lintin</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_lintin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>-0.425</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_4</twSrc><twDest BELType='PAD'>lb_lintin</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X7Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>input_gpio_interrupt_signal&lt;7&gt;</twComp><twBEL>P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>input_gpio_interrupt_signal&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>lb_lintin_signal155</twBEL></twPathDel><twPathDel><twSite>B24.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>lb_lintin_OBUF</twComp></twPathDel><twPathDel><twSite>B24.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>lb_lintin</twComp><twBEL>lb_lintin_OBUF</twBEL><twBEL>lb_lintin</twBEL></twPathDel><twLogDel>2.804</twLogDel><twRouteDel>2.202</twRouteDel><twTotDel>5.006</twTotDel><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_ccsn (D23.PAD), 3 paths
</twPathRptBanner><twPathRpt anchorID="358"><twConstOffOut anchorID="359" twDataPathType="twDataPathMinDelay"><twSlack>5.261</twSlack><twSrc BELType="FF">PLX_MASTER/cfgPending</twSrc><twDest BELType="PAD">lb_ccsn</twDest><twClkDel>-0.425</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>dm_lw_rn</twClkDest><twDataDel>5.831</twDataDel><twDataSrc>dm_lw_rn</twDataSrc><twDataDest>lb_ccsn</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ccsn</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/cfgPending</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>-0.425</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/cfgPending</twSrc><twDest BELType='PAD'>lb_ccsn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>dm_lw_rn</twComp><twBEL>PLX_MASTER/cfgPending</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>dm_lw_rn</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>lb_ccsn_signal</twComp><twBEL>PLX_MASTER/ccsn1</twBEL></twPathDel><twPathDel><twSite>D23.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>lb_ccsn_signal</twComp></twPathDel><twPathDel><twSite>D23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>lb_ccsn</twComp><twBEL>lb_ccsn_OBUF</twBEL><twBEL>lb_ccsn</twBEL></twPathDel><twLogDel>2.784</twLogDel><twRouteDel>3.047</twRouteDel><twTotDel>5.831</twTotDel><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="360"><twConstOffOut anchorID="361" twDataPathType="twDataPathMinDelay"><twSlack>4.869</twSlack><twSrc BELType="FF">PLX_MASTER/ctrlState_FSM_FFd6</twSrc><twDest BELType="PAD">lb_ccsn</twDest><twClkDel>-0.427</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>PLX_MASTER/ctrlState_FSM_FFd8</twClkDest><twDataDel>5.441</twDataDel><twDataSrc>PLX_MASTER/ctrlState_FSM_FFd8</twDataSrc><twDataDest>lb_ccsn</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ccsn</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/ctrlState_FSM_FFd6</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>-0.427</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/ctrlState_FSM_FFd6</twSrc><twDest BELType='PAD'>lb_ccsn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>PLX_MASTER/ctrlState_FSM_FFd8</twComp><twBEL>PLX_MASTER/ctrlState_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>PLX_MASTER/ctrlState_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>lb_ccsn_signal</twComp><twBEL>PLX_MASTER/ccsn1</twBEL></twPathDel><twPathDel><twSite>D23.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>lb_ccsn_signal</twComp></twPathDel><twPathDel><twSite>D23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>lb_ccsn</twComp><twBEL>lb_ccsn_OBUF</twBEL><twBEL>lb_ccsn</twBEL></twPathDel><twLogDel>2.784</twLogDel><twRouteDel>2.657</twRouteDel><twTotDel>5.441</twTotDel><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="362"><twConstOffOut anchorID="363" twDataPathType="twDataPathMinDelay"><twSlack>4.759</twSlack><twSrc BELType="FF">PLX_MASTER/ctrlState_FSM_FFd5</twSrc><twDest BELType="PAD">lb_ccsn</twDest><twClkDel>-0.429</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>PLX_MASTER/ctrlState_FSM_FFd5</twClkDest><twDataDel>5.333</twDataDel><twDataSrc>PLX_MASTER/ctrlState_FSM_FFd5</twDataSrc><twDataDest>lb_ccsn</twDataDest><twOff>10.800</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ccsn</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/ctrlState_FSM_FFd5</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.563</twRouteDel><twTotDel>-0.429</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/ctrlState_FSM_FFd5</twSrc><twDest BELType='PAD'>lb_ccsn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X27Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>PLX_MASTER/ctrlState_FSM_FFd5</twComp><twBEL>PLX_MASTER/ctrlState_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>PLX_MASTER/ctrlState_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>lb_ccsn_signal</twComp><twBEL>PLX_MASTER/ccsn1</twBEL></twPathDel><twPathDel><twSite>D23.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>lb_ccsn_signal</twComp></twPathDel><twPathDel><twSite>D23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>lb_ccsn</twComp><twBEL>lb_ccsn_OBUF</twBEL><twBEL>lb_ccsn</twBEL></twPathDel><twLogDel>2.784</twLogDel><twRouteDel>2.549</twRouteDel><twTotDel>5.333</twTotDel><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="364" twConstType="OFFSETOUTDELAY" ><twConstHead uID="36"><twConstName UCFConstName="TIMEGRP &quot;LB_IOPAD&quot; OFFSET = OUT 11.9 ns AFTER &quot;lb_lclko_fb&quot;;" ScopeName="">TIMEGRP &quot;LB_IOPAD&quot; OFFSET = OUT 11.9 ns AFTER COMP &quot;lb_lclko_fb&quot;;</twConstName><twItemCnt>1273</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>70</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.234</twMinOff></twConstHead><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_ld&lt;9&gt; (B15.PAD), 38 paths
</twPathRptBanner><twPathRpt anchorID="365"><twConstOffOut anchorID="366" twDataPathType="twDataPathMaxDelay"><twSlack>1.666</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd4</twSrc><twDest BELType="PAD">lb_ld&lt;9&gt;</twDest><twClkDel>0.161</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>DDR2_Manager0/CurrentState_FSM_FFd15</twClkDest><twDataDel>9.928</twDataDel><twDataSrc>DDR2_Manager0/CurrentState_FSM_FFd15</twDataSrc><twDataDest>lb_ld&lt;9&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;9&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.344</twRouteDel><twTotDel>0.161</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd4</twSrc><twDest BELType='PAD'>lb_ld&lt;9&gt;</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X27Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd15</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>DDR2_Manager0/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr2_lb_ld&lt;9&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>ddr2_lb_ld&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;5&gt;26</twComp><twBEL>ld_out_signal&lt;9&gt;30</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ld_out_signal&lt;9&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;9&gt;</twComp><twBEL>ld_out_signal&lt;9&gt;82</twBEL></twPathDel><twPathDel><twSite>B15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ld_out_signal&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>B15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.507</twDelInfo><twComp>lb_ld&lt;9&gt;</twComp><twBEL>lb_ld_9_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;9&gt;</twBEL></twPathDel><twLogDel>3.333</twLogDel><twRouteDel>6.595</twRouteDel><twTotDel>9.928</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="367"><twConstOffOut anchorID="368" twDataPathType="twDataPathMaxDelay"><twSlack>1.906</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType="PAD">lb_ld&lt;9&gt;</twDest><twClkDel>0.148</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>DDR2_Manager0/CurrentState_FSM_FFd14</twClkDest><twDataDel>9.701</twDataDel><twDataSrc>DDR2_Manager0/CurrentState_FSM_FFd14</twDataSrc><twDataDest>lb_ld&lt;9&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;9&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd14</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.652</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.331</twRouteDel><twTotDel>0.148</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType='PAD'>lb_ld&lt;9&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X27Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>DDR2_Manager0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>DDR2_Manager0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr2_lb_ld&lt;9&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>ddr2_lb_ld&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;5&gt;26</twComp><twBEL>ld_out_signal&lt;9&gt;30</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ld_out_signal&lt;9&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;9&gt;</twComp><twBEL>ld_out_signal&lt;9&gt;82</twBEL></twPathDel><twPathDel><twSite>B15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ld_out_signal&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>B15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.507</twDelInfo><twComp>lb_ld&lt;9&gt;</twComp><twBEL>lb_ld_9_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;9&gt;</twBEL></twPathDel><twLogDel>3.427</twLogDel><twRouteDel>6.274</twRouteDel><twTotDel>9.701</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="369"><twConstOffOut anchorID="370" twDataPathType="twDataPathMaxDelay"><twSlack>1.930</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd9</twSrc><twDest BELType="PAD">lb_ld&lt;9&gt;</twDest><twClkDel>0.188</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>DDR2_Manager0/CurrentState_FSM_FFd12</twClkDest><twDataDel>9.637</twDataDel><twDataSrc>DDR2_Manager0/CurrentState_FSM_FFd12</twDataSrc><twDataDest>lb_ld&lt;9&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;9&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.371</twRouteDel><twTotDel>0.188</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd9</twSrc><twDest BELType='PAD'>lb_ld&lt;9&gt;</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd12</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>DDR2_Manager0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr2_lb_ld&lt;9&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>ddr2_lb_ld&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;5&gt;26</twComp><twBEL>ld_out_signal&lt;9&gt;30</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ld_out_signal&lt;9&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;9&gt;</twComp><twBEL>ld_out_signal&lt;9&gt;82</twBEL></twPathDel><twPathDel><twSite>B15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ld_out_signal&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>B15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.507</twDelInfo><twComp>lb_ld&lt;9&gt;</twComp><twBEL>lb_ld_9_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;9&gt;</twBEL></twPathDel><twLogDel>3.333</twLogDel><twRouteDel>6.304</twRouteDel><twTotDel>9.637</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_ld&lt;11&gt; (K8.PAD), 37 paths
</twPathRptBanner><twPathRpt anchorID="371"><twConstOffOut anchorID="372" twDataPathType="twDataPathMaxDelay"><twSlack>1.692</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType="PAD">lb_ld&lt;11&gt;</twDest><twClkDel>0.148</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>DDR2_Manager0/CurrentState_FSM_FFd14</twClkDest><twDataDel>9.915</twDataDel><twDataSrc>DDR2_Manager0/CurrentState_FSM_FFd14</twDataSrc><twDataDest>lb_ld&lt;11&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd14</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.652</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.331</twRouteDel><twTotDel>0.148</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType='PAD'>lb_ld&lt;11&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X27Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>DDR2_Manager0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>DDR2_Manager0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr2_lb_ld&lt;11&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>ddr2_lb_ld&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N344</twComp><twBEL>ld_out_signal&lt;11&gt;111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>N344</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N344</twComp><twBEL>ld_out_signal&lt;11&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ld_out_signal&lt;11&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;11&gt;</twComp><twBEL>ld_out_signal&lt;11&gt;181</twBEL></twPathDel><twPathDel><twSite>K8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>ld_out_signal&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>K8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.462</twDelInfo><twComp>lb_ld&lt;11&gt;</twComp><twBEL>lb_ld_11_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;11&gt;</twBEL></twPathDel><twLogDel>3.476</twLogDel><twRouteDel>6.439</twRouteDel><twTotDel>9.915</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="373"><twConstOffOut anchorID="374" twDataPathType="twDataPathMaxDelay"><twSlack>1.716</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd9</twSrc><twDest BELType="PAD">lb_ld&lt;11&gt;</twDest><twClkDel>0.188</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>DDR2_Manager0/CurrentState_FSM_FFd12</twClkDest><twDataDel>9.851</twDataDel><twDataSrc>DDR2_Manager0/CurrentState_FSM_FFd12</twDataSrc><twDataDest>lb_ld&lt;11&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.371</twRouteDel><twTotDel>0.188</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd9</twSrc><twDest BELType='PAD'>lb_ld&lt;11&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X26Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd12</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>DDR2_Manager0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr2_lb_ld&lt;11&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>ddr2_lb_ld&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N344</twComp><twBEL>ld_out_signal&lt;11&gt;111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>N344</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N344</twComp><twBEL>ld_out_signal&lt;11&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ld_out_signal&lt;11&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;11&gt;</twComp><twBEL>ld_out_signal&lt;11&gt;181</twBEL></twPathDel><twPathDel><twSite>K8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>ld_out_signal&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>K8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.462</twDelInfo><twComp>lb_ld&lt;11&gt;</twComp><twBEL>lb_ld_11_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;11&gt;</twBEL></twPathDel><twLogDel>3.382</twLogDel><twRouteDel>6.469</twRouteDel><twTotDel>9.851</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="375"><twConstOffOut anchorID="376" twDataPathType="twDataPathMaxDelay"><twSlack>1.740</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd11</twSrc><twDest BELType="PAD">lb_ld&lt;11&gt;</twDest><twClkDel>0.188</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>DDR2_Manager0/CurrentState_FSM_FFd12</twClkDest><twDataDel>9.827</twDataDel><twDataSrc>DDR2_Manager0/CurrentState_FSM_FFd12</twDataSrc><twDataDest>lb_ld&lt;11&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd11</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.371</twRouteDel><twTotDel>0.188</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd11</twSrc><twDest BELType='PAD'>lb_ld&lt;11&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X26Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd12</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D5</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>DDR2_Manager0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>DDR2_Manager0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr2_lb_ld&lt;11&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>ddr2_lb_ld&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N344</twComp><twBEL>ld_out_signal&lt;11&gt;111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>N344</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N344</twComp><twBEL>ld_out_signal&lt;11&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>ld_out_signal&lt;11&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;11&gt;</twComp><twBEL>ld_out_signal&lt;11&gt;181</twBEL></twPathDel><twPathDel><twSite>K8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>ld_out_signal&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>K8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.462</twDelInfo><twComp>lb_ld&lt;11&gt;</twComp><twBEL>lb_ld_11_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;11&gt;</twBEL></twPathDel><twLogDel>3.476</twLogDel><twRouteDel>6.351</twRouteDel><twTotDel>9.827</twTotDel><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_ld&lt;22&gt; (A8.PAD), 34 paths
</twPathRptBanner><twPathRpt anchorID="377"><twConstOffOut anchorID="378" twDataPathType="twDataPathMaxDelay"><twSlack>1.880</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType="PAD">lb_ld&lt;22&gt;</twDest><twClkDel>0.148</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>DDR2_Manager0/CurrentState_FSM_FFd14</twClkDest><twDataDel>9.727</twDataDel><twDataSrc>DDR2_Manager0/CurrentState_FSM_FFd14</twDataSrc><twDataDest>lb_ld&lt;22&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd14</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.652</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.331</twRouteDel><twTotDel>0.148</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd14</twSrc><twDest BELType='PAD'>lb_ld&lt;22&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X27Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>DDR2_Manager0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>DDR2_Manager0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr2_lb_ld&lt;22&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>ddr2_lb_ld&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;22&gt;19</twComp><twBEL>ld_out_signal&lt;22&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>ld_out_signal&lt;22&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;40&gt;</twComp><twBEL>ld_out_signal&lt;22&gt;71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N314</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;40&gt;</twComp><twBEL>ld_out_signal&lt;22&gt;71</twBEL></twPathDel><twPathDel><twSite>A8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>ld_out_signal&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>A8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.502</twDelInfo><twComp>lb_ld&lt;22&gt;</twComp><twBEL>lb_ld_22_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;22&gt;</twBEL></twPathDel><twLogDel>3.516</twLogDel><twRouteDel>6.211</twRouteDel><twTotDel>9.727</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="379"><twConstOffOut anchorID="380" twDataPathType="twDataPathMaxDelay"><twSlack>1.904</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd9</twSrc><twDest BELType="PAD">lb_ld&lt;22&gt;</twDest><twClkDel>0.188</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>DDR2_Manager0/CurrentState_FSM_FFd12</twClkDest><twDataDel>9.663</twDataDel><twDataSrc>DDR2_Manager0/CurrentState_FSM_FFd12</twDataSrc><twDataDest>lb_ld&lt;22&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.371</twRouteDel><twTotDel>0.188</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd9</twSrc><twDest BELType='PAD'>lb_ld&lt;22&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X26Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd12</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>DDR2_Manager0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr2_lb_ld&lt;22&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>ddr2_lb_ld&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;22&gt;19</twComp><twBEL>ld_out_signal&lt;22&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>ld_out_signal&lt;22&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;40&gt;</twComp><twBEL>ld_out_signal&lt;22&gt;71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N314</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;40&gt;</twComp><twBEL>ld_out_signal&lt;22&gt;71</twBEL></twPathDel><twPathDel><twSite>A8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>ld_out_signal&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>A8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.502</twDelInfo><twComp>lb_ld&lt;22&gt;</twComp><twBEL>lb_ld_22_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;22&gt;</twBEL></twPathDel><twLogDel>3.422</twLogDel><twRouteDel>6.241</twRouteDel><twTotDel>9.663</twTotDel><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="381"><twConstOffOut anchorID="382" twDataPathType="twDataPathMaxDelay"><twSlack>1.928</twSlack><twSrc BELType="FF">DDR2_Manager0/CurrentState_FSM_FFd11</twSrc><twDest BELType="PAD">lb_ld&lt;22&gt;</twDest><twClkDel>0.188</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>DDR2_Manager0/CurrentState_FSM_FFd12</twClkDest><twDataDel>9.639</twDataDel><twDataSrc>DDR2_Manager0/CurrentState_FSM_FFd12</twDataSrc><twDataDest>lb_ld&lt;22&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd11</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.333</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-4.183</twLogDel><twRouteDel>4.371</twRouteDel><twTotDel>0.188</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_Manager0/CurrentState_FSM_FFd11</twSrc><twDest BELType='PAD'>lb_ld&lt;22&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X26Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd12</twComp><twBEL>DDR2_Manager0/CurrentState_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D5</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>DDR2_Manager0/CurrentState_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>DDR2_Manager0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_Manager0/DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;39&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>DDR2_Manager0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr2_lb_ld&lt;22&gt;</twComp><twBEL>DDR2_Manager0/lb_ld_signal&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>ddr2_lb_ld&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ld_out_signal&lt;22&gt;19</twComp><twBEL>ld_out_signal&lt;22&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>ld_out_signal&lt;22&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;40&gt;</twComp><twBEL>ld_out_signal&lt;22&gt;71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N314</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>LB_ILA0/U0/iTRIG_IN&lt;40&gt;</twComp><twBEL>ld_out_signal&lt;22&gt;71</twBEL></twPathDel><twPathDel><twSite>A8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>ld_out_signal&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>A8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.502</twDelInfo><twComp>lb_ld&lt;22&gt;</twComp><twBEL>lb_ld_22_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;22&gt;</twBEL></twPathDel><twLogDel>3.516</twLogDel><twRouteDel>6.123</twRouteDel><twTotDel>9.639</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;LB_IOPAD&quot; OFFSET = OUT 11.9 ns AFTER COMP &quot;lb_lclko_fb&quot;;
</twPathRptBanner><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_ld&lt;21&gt; (A9.PAD), 34 paths
</twPathRptBanner><twPathRpt anchorID="383"><twConstOffOut anchorID="384" twDataPathType="twDataPathMinDelay"><twSlack>5.263</twSlack><twSrc BELType="FF">OUTPUT_DDR2_ADDR/user_Q_21</twSrc><twDest BELType="PAD">lb_ld&lt;21&gt;</twDest><twClkDel>-0.432</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>output_ddr2_addr_register&lt;23&gt;</twClkDest><twDataDel>5.840</twDataDel><twDataSrc>output_ddr2_addr_register&lt;23&gt;</twDataSrc><twDataDest>lb_ld&lt;21&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;21&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>OUTPUT_DDR2_ADDR/user_Q_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.560</twRouteDel><twTotDel>-0.432</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>OUTPUT_DDR2_ADDR/user_Q_21</twSrc><twDest BELType='PAD'>lb_ld&lt;21&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X33Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>output_ddr2_addr_register&lt;23&gt;</twComp><twBEL>OUTPUT_DDR2_ADDR/user_Q_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>output_ddr2_addr_register&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ld_out_signal&lt;18&gt;13</twComp><twBEL>ld_out_signal&lt;21&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>ld_out_signal&lt;21&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>N320</twComp><twBEL>ld_out_signal&lt;21&gt;74_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>N320</twComp><twBEL>ld_out_signal&lt;21&gt;74</twBEL></twPathDel><twPathDel><twSite>A9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ld_out_signal&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>A9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.298</twDelInfo><twComp>lb_ld&lt;21&gt;</twComp><twBEL>lb_ld_21_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;21&gt;</twBEL></twPathDel><twLogDel>2.973</twLogDel><twRouteDel>2.867</twRouteDel><twTotDel>5.840</twTotDel><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="385"><twConstOffOut anchorID="386" twDataPathType="twDataPathMinDelay"><twSlack>5.073</twSlack><twSrc BELType="FF">P_INPUT_GPIO_INTERRUPT_ENABLE/user_Q_21</twSrc><twDest BELType="PAD">lb_ld&lt;21&gt;</twDest><twClkDel>-0.431</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>input_gpio_interrupt_enable&lt;23&gt;</twClkDest><twDataDel>5.649</twDataDel><twDataSrc>input_gpio_interrupt_enable&lt;23&gt;</twDataSrc><twDataDest>lb_ld&lt;21&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;21&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>P_INPUT_GPIO_INTERRUPT_ENABLE/user_Q_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>-0.431</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>P_INPUT_GPIO_INTERRUPT_ENABLE/user_Q_21</twSrc><twDest BELType='PAD'>lb_ld&lt;21&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X33Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>input_gpio_interrupt_enable&lt;23&gt;</twComp><twBEL>P_INPUT_GPIO_INTERRUPT_ENABLE/user_Q_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>input_gpio_interrupt_enable&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>N320</twComp><twBEL>ld_out_signal&lt;21&gt;74_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>N320</twComp><twBEL>ld_out_signal&lt;21&gt;74</twBEL></twPathDel><twPathDel><twSite>A9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ld_out_signal&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>A9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.298</twDelInfo><twComp>lb_ld&lt;21&gt;</twComp><twBEL>lb_ld_21_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;21&gt;</twBEL></twPathDel><twLogDel>2.886</twLogDel><twRouteDel>2.763</twRouteDel><twTotDel>5.649</twTotDel><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="387"><twConstOffOut anchorID="388" twDataPathType="twDataPathMinDelay"><twSlack>3.685</twSlack><twSrc BELType="FF">u_CfgRom/dout_18</twSrc><twDest BELType="PAD">lb_ld&lt;21&gt;</twDest><twClkDel>-0.427</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>cfgRomDout&lt;18&gt;</twClkDest><twDataDel>4.257</twDataDel><twDataSrc>cfgRomDout&lt;18&gt;</twDataSrc><twDataDest>lb_ld&lt;21&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_ld&lt;21&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>u_CfgRom/dout_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>-0.427</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_CfgRom/dout_18</twSrc><twDest BELType='PAD'>lb_ld&lt;21&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X45Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>cfgRomDout&lt;18&gt;</twComp><twBEL>u_CfgRom/dout_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y95.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>cfgRomDout&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>N320</twComp><twBEL>ld_out_signal&lt;21&gt;74</twBEL></twPathDel><twPathDel><twSite>A9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ld_out_signal&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>A9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.298</twDelInfo><twComp>lb_ld&lt;21&gt;</twComp><twBEL>lb_ld_21_IOBUF/OBUFT</twBEL><twBEL>lb_ld&lt;21&gt;</twBEL></twPathDel><twLogDel>2.799</twLogDel><twRouteDel>1.458</twRouteDel><twTotDel>4.257</twTotDel><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_la&lt;6&gt; (D8.PAD), 4 paths
</twPathRptBanner><twPathRpt anchorID="389"><twConstOffOut anchorID="390" twDataPathType="twDataPathMinDelay"><twSlack>5.311</twSlack><twSrc BELType="FF">PLX_MASTER/cfgPending</twSrc><twDest BELType="PAD">lb_la&lt;6&gt;</twDest><twClkDel>-0.425</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>dm_lw_rn</twClkDest><twDataDel>5.881</twDataDel><twDataSrc>dm_lw_rn</twDataSrc><twDataDest>lb_la&lt;6&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_la&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/cfgPending</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>-0.425</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/cfgPending</twSrc><twDest BELType='PAD'>lb_la&lt;6&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>dm_lw_rn</twComp><twBEL>PLX_MASTER/cfgPending</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>dm_lw_rn</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>dm_la&lt;6&gt;</twComp><twBEL>PLX_MASTER/la&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>D8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>dm_la&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>D8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>lb_la&lt;6&gt;</twComp><twBEL>lb_la_6_IOBUF/OBUFT</twBEL><twBEL>lb_la&lt;6&gt;</twBEL></twPathDel><twLogDel>2.784</twLogDel><twRouteDel>3.097</twRouteDel><twTotDel>5.881</twTotDel><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="391"><twConstOffOut anchorID="392" twDataPathType="twDataPathMinDelay"><twSlack>4.267</twSlack><twSrc BELType="FF">PLX_MASTER/v_cnt0_6</twSrc><twDest BELType="PAD">lb_la&lt;6&gt;</twDest><twClkDel>-0.428</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>PLX_MASTER/v_cnt0&lt;9&gt;</twClkDest><twDataDel>4.840</twDataDel><twDataSrc>PLX_MASTER/v_cnt0&lt;9&gt;</twDataSrc><twDataDest>lb_la&lt;6&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_la&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/v_cnt0_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>-0.428</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/v_cnt0_6</twSrc><twDest BELType='PAD'>lb_la&lt;6&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X47Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>PLX_MASTER/v_cnt0&lt;9&gt;</twComp><twBEL>PLX_MASTER/v_cnt0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y89.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>PLX_MASTER/v_cnt0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>dm_la&lt;6&gt;</twComp><twBEL>PLX_MASTER/la&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>D8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>dm_la&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>D8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>lb_la&lt;6&gt;</twComp><twBEL>lb_la_6_IOBUF/OBUFT</twBEL><twBEL>lb_la&lt;6&gt;</twBEL></twPathDel><twLogDel>2.784</twLogDel><twRouteDel>2.056</twRouteDel><twTotDel>4.840</twTotDel><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="393"><twConstOffOut anchorID="394" twDataPathType="twDataPathMinDelay"><twSlack>3.775</twSlack><twSrc BELType="FF">u_CfgRom/dout_42</twSrc><twDest BELType="PAD">lb_la&lt;6&gt;</twDest><twClkDel>-0.429</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>cfgRomDout&lt;42&gt;</twClkDest><twDataDel>4.349</twDataDel><twDataSrc>cfgRomDout&lt;42&gt;</twDataSrc><twDataDest>lb_la&lt;6&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_la&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>u_CfgRom/dout_42</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.563</twRouteDel><twTotDel>-0.429</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_CfgRom/dout_42</twSrc><twDest BELType='PAD'>lb_la&lt;6&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X44Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cfgRomDout&lt;42&gt;</twComp><twBEL>u_CfgRom/dout_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cfgRomDout&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>dm_la&lt;6&gt;</twComp><twBEL>PLX_MASTER/la&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>D8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>dm_la&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>D8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>lb_la&lt;6&gt;</twComp><twBEL>lb_la_6_IOBUF/OBUFT</twBEL><twBEL>lb_la&lt;6&gt;</twBEL></twPathDel><twLogDel>2.803</twLogDel><twRouteDel>1.546</twRouteDel><twTotDel>4.349</twTotDel><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_la&lt;8&gt; (D6.PAD), 4 paths
</twPathRptBanner><twPathRpt anchorID="395"><twConstOffOut anchorID="396" twDataPathType="twDataPathMinDelay"><twSlack>5.566</twSlack><twSrc BELType="FF">PLX_MASTER/cfgPending</twSrc><twDest BELType="PAD">lb_la&lt;8&gt;</twDest><twClkDel>-0.425</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>dm_lw_rn</twClkDest><twDataDel>6.136</twDataDel><twDataSrc>dm_lw_rn</twDataSrc><twDataDest>lb_la&lt;8&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_la&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/cfgPending</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>-0.425</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/cfgPending</twSrc><twDest BELType='PAD'>lb_la&lt;8&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X26Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>dm_lw_rn</twComp><twBEL>PLX_MASTER/cfgPending</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>dm_lw_rn</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>dm_la&lt;8&gt;</twComp><twBEL>PLX_MASTER/la&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>D6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>dm_la&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>D6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.280</twDelInfo><twComp>lb_la&lt;8&gt;</twComp><twBEL>lb_la_8_IOBUF/OBUFT</twBEL><twBEL>lb_la&lt;8&gt;</twBEL></twPathDel><twLogDel>2.781</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>6.136</twTotDel><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="397"><twConstOffOut anchorID="398" twDataPathType="twDataPathMinDelay"><twSlack>4.564</twSlack><twSrc BELType="FF">PLX_MASTER/v_cnt0_8</twSrc><twDest BELType="PAD">lb_la&lt;8&gt;</twDest><twClkDel>-0.428</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>PLX_MASTER/v_cnt0&lt;9&gt;</twClkDest><twDataDel>5.137</twDataDel><twDataSrc>PLX_MASTER/v_cnt0&lt;9&gt;</twDataSrc><twDataDest>lb_la&lt;8&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_la&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>PLX_MASTER/v_cnt0_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>-0.428</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>PLX_MASTER/v_cnt0_8</twSrc><twDest BELType='PAD'>lb_la&lt;8&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X47Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>PLX_MASTER/v_cnt0&lt;9&gt;</twComp><twBEL>PLX_MASTER/v_cnt0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>PLX_MASTER/v_cnt0&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>dm_la&lt;8&gt;</twComp><twBEL>PLX_MASTER/la&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>D6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>dm_la&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>D6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.280</twDelInfo><twComp>lb_la&lt;8&gt;</twComp><twBEL>lb_la_8_IOBUF/OBUFT</twBEL><twBEL>lb_la&lt;8&gt;</twBEL></twPathDel><twLogDel>2.781</twLogDel><twRouteDel>2.356</twRouteDel><twTotDel>5.137</twTotDel><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="399"><twConstOffOut anchorID="400" twDataPathType="twDataPathMinDelay"><twSlack>3.781</twSlack><twSrc BELType="FF">u_CfgRom/dout_44</twSrc><twDest BELType="PAD">lb_la&lt;8&gt;</twDest><twClkDel>-0.428</twClkDel><twClkSrc>lb_lclko_fb</twClkSrc><twClkDest>cfgRomDout&lt;44&gt;</twClkDest><twDataDel>4.354</twDataDel><twDataSrc>cfgRomDout&lt;44&gt;</twDataSrc><twDataDest>lb_la&lt;8&gt;</twDataDest><twOff>11.900</twOff><twOffSrc>lb_lclko_fb</twOffSrc><twOffDest>lb_la&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lb_lclko_fb</twSrc><twDest BELType='FF'>u_CfgRom/dout_44</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y21.PAD</twSrcSite><twPathDel><twSite>Y21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>lb_lclko_fb</twComp><twBEL>lb_lclko_fb</twBEL><twBEL>CLK_CONTROL/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>CLK_CONTROL/lb_lclko_fb_buffered</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.086</twDelInfo><twComp>CLK_CONTROL/DCM_ADV_INST</twComp><twBEL>CLK_CONTROL/DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>CLK_CONTROL/clk50_internal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CLK_CONTROL/BUFG4</twComp><twBEL>CLK_CONTROL/BUFG4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>1448</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>clk50</twComp></twPathDel><twLogDel>-2.992</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>-0.428</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_CfgRom/dout_44</twSrc><twDest BELType='PAD'>lb_la&lt;8&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X45Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>cfgRomDout&lt;44&gt;</twComp><twBEL>u_CfgRom/dout_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>cfgRomDout&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>dm_la&lt;8&gt;</twComp><twBEL>PLX_MASTER/la&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>D6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>dm_la&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>D6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.280</twDelInfo><twComp>lb_la&lt;8&gt;</twComp><twBEL>lb_la_8_IOBUF/OBUFT</twBEL><twBEL>lb_la&lt;8&gt;</twBEL></twPathDel><twLogDel>2.781</twLogDel><twRouteDel>1.573</twRouteDel><twTotDel>4.354</twTotDel><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="9" anchorID="401"><twConstRollup name="TS_clk100M_SE" fullName="TS_clk100M_SE = PERIOD TIMEGRP &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.334" actualRollup="9.602" errors="0" errorRollup="0" items="14" itemsRollup="11145"/><twConstRollup name="TS_CLK_CONTROL_ddr2_clk200_signal" fullName="TS_CLK_CONTROL_ddr2_clk200_signal = PERIOD TIMEGRP         &quot;CLK_CONTROL_ddr2_clk200_signal&quot; TS_clk100M_SE / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.801" errors="0" errorRollup="0" items="24" itemsRollup="11121"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk200_signal HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.801" actualRollup="N/A" errors="0" errorRollup="0" items="2692" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk200_signal PHASE 1.25 ns HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.353" actualRollup="N/A" errors="0" errorRollup="0" items="359" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk200_signal / 0.5 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="7.466" actualRollup="N/A" errors="0" errorRollup="0" items="8070" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="12" anchorID="402"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="2.550" errors="0" errorRollup="0" items="0" itemsRollup="456"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="5.440" actualRollup="N/A" errors="0" errorRollup="0" items="208" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_SEL_MUX" fullName="TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="2.421" actualRollup="N/A" errors="0" errorRollup="0" items="64" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="5.649" actualRollup="N/A" errors="0" errorRollup="0" items="145" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="4.463" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="3.920" actualRollup="N/A" errors="0" errorRollup="0" items="25" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="1.859" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="1.877" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.550" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE         1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5         HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.999" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="13" anchorID="403"><twConstRollup name="TS_SYS_CLK_200" fullName="TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="2.550" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0&quot; TS_SYS_CLK_200 HIGH         50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.550" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0&quot; TS_SYS_CLK_200         PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot; TS_SYS_CLK_200 /         0.5 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.999" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="404">0</twUnmetConstCnt><twDataSheet anchorID="405" twNameLen="15"><twSUH2ClkList anchorID="406" twDestWidth="10" twPhaseWidth="5"><twDest>lb_lclko_fb</twDest><twSUH2Clk ><twSrc>lb_adsn</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.595</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_blastn</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.719</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.388</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_eotn</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.877</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.608</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.554</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.868</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.620</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.286</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.266</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.002</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.247</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.133</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.193</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;8&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.191</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;9&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.619</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.403</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;10&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.552</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;11&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.132</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;12&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.293</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;13&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.362</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.080</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;14&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.183</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.278</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;15&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.981</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;16&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.373</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;17&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.121</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.141</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;18&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.838</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;19&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.480</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.197</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;20&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.207</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;21&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.619</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.903</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;22&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.287</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.117</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;23&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.438</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;24&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.375</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;25&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.010</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;26&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.138</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.689</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;27&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.279</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;28&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.513</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.431</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;29&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.129</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.356</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;30&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.266</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.354</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_la&lt;31&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.099</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_lben&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.040</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.458</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_lben&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.448</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_lben&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.642</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_lben&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.195</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.002</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.118</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.688</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.175</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.132</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.357</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.174</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.168</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.520</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;8&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.578</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.840</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;9&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.693</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;10&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.801</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;11&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;12&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;13&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.626</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.967</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;14&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.896</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.852</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;15&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.823</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;16&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.009</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.132</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;17&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.349</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.277</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;18&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.524</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.927</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;19&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.482</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;20&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.056</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;21&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.307</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.792</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;22&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.177</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.695</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;23&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.790</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.230</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;24&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.748</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.487</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;25&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.923</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;26&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.945</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.162</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;27&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.014</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.114</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;28&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.161</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.426</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;29&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.174</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;30&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.162</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.257</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_ld&lt;31&gt;</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.845</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_lhold</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.534</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.892</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_lresetn</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.028</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.648</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_lw_rn</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.684</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lb_readyn</twSrc><twSUHTime twInternalClk ="clk50" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.047</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.052</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="407" twDestWidth="10" twPhaseWidth="5"><twSrc>lb_lclko_fb</twSrc><twClk2Out  twOutPad = "lb_adsn" twMinTime = "4.142" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_blastn" twMinTime = "3.949" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.313" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ccsn" twMinTime = "4.759" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;2&gt;" twMinTime = "4.084" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;3&gt;" twMinTime = "4.016" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.302" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;4&gt;" twMinTime = "3.890" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.198" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;5&gt;" twMinTime = "4.137" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.222" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;6&gt;" twMinTime = "3.775" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.184" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;7&gt;" twMinTime = "4.171" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.252" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;8&gt;" twMinTime = "3.781" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.045" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;9&gt;" twMinTime = "4.097" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.188" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;10&gt;" twMinTime = "4.498" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.017" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;11&gt;" twMinTime = "4.749" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.681" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;12&gt;" twMinTime = "4.375" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.281" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;13&gt;" twMinTime = "4.079" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.042" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;14&gt;" twMinTime = "4.517" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;15&gt;" twMinTime = "4.873" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;16&gt;" twMinTime = "5.620" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;17&gt;" twMinTime = "5.871" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.783" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;18&gt;" twMinTime = "5.415" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.601" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;19&gt;" twMinTime = "4.520" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;20&gt;" twMinTime = "3.981" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.342" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;21&gt;" twMinTime = "4.080" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.337" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;22&gt;" twMinTime = "5.178" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;23&gt;" twMinTime = "4.502" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.813" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;24&gt;" twMinTime = "4.008" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.475" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;25&gt;" twMinTime = "4.127" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.475" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;26&gt;" twMinTime = "5.387" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.124" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;27&gt;" twMinTime = "5.285" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.958" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;28&gt;" twMinTime = "3.902" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.039" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;29&gt;" twMinTime = "4.126" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.151" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;30&gt;" twMinTime = "4.104" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.230" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_la&lt;31&gt;" twMinTime = "4.079" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.154" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_lben&lt;0&gt;" twMinTime = "4.126" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.189" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_lben&lt;1&gt;" twMinTime = "4.480" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.025" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_lben&lt;2&gt;" twMinTime = "4.324" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.214" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_lben&lt;3&gt;" twMinTime = "4.574" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.438" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;0&gt;" twMinTime = "4.179" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;1&gt;" twMinTime = "4.973" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.921" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;2&gt;" twMinTime = "4.130" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;3&gt;" twMinTime = "4.441" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.783" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;4&gt;" twMinTime = "4.327" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.527" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;5&gt;" twMinTime = "4.923" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.234" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;6&gt;" twMinTime = "4.431" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.272" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;7&gt;" twMinTime = "4.304" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.163" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;8&gt;" twMinTime = "4.808" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.882" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;9&gt;" twMinTime = "4.856" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.234" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;10&gt;" twMinTime = "4.232" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.877" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;11&gt;" twMinTime = "5.557" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.208" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;12&gt;" twMinTime = "4.681" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;13&gt;" twMinTime = "4.983" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.261" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;14&gt;" twMinTime = "4.682" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.896" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;15&gt;" twMinTime = "4.545" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.309" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;16&gt;" twMinTime = "4.442" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.435" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;17&gt;" twMinTime = "4.823" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;18&gt;" twMinTime = "4.497" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.900" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;19&gt;" twMinTime = "4.237" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.477" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;20&gt;" twMinTime = "5.082" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.106" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;21&gt;" twMinTime = "3.685" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.570" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;22&gt;" twMinTime = "4.882" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.020" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;23&gt;" twMinTime = "4.227" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.499" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;24&gt;" twMinTime = "3.846" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.620" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;25&gt;" twMinTime = "4.375" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.108" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;26&gt;" twMinTime = "4.388" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;27&gt;" twMinTime = "4.031" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.201" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;28&gt;" twMinTime = "4.370" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;29&gt;" twMinTime = "4.627" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;30&gt;" twMinTime = "3.922" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_ld&lt;31&gt;" twMinTime = "4.232" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.178" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_lholda" twMinTime = "3.956" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.240" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_lintin" twMinTime = "4.436" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.530" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_lw_rn" twMinTime = "4.989" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lb_readyn" twMinTime = "4.402" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.105" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk50" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="408" twDestWidth="13"><twDest>ddr2_dqs&lt;0&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>2.016</twFallRise><twFallFall>2.040</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>2.016</twFallRise><twFallFall>2.040</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.682</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.682</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="409" twDestWidth="13"><twDest>ddr2_dqs&lt;1&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.762</twFallRise><twFallFall>1.786</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.762</twFallRise><twFallFall>1.786</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.435</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.435</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="410" twDestWidth="13"><twDest>ddr2_dqs&lt;2&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.924</twFallRise><twFallFall>1.948</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.924</twFallRise><twFallFall>1.948</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="411" twDestWidth="13"><twDest>ddr2_dqs&lt;3&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.998</twFallRise><twFallFall>2.022</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.998</twFallRise><twFallFall>2.022</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="412" twDestWidth="13"><twDest>ddr2_dqs_n&lt;0&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>2.016</twFallRise><twFallFall>2.040</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>2.016</twFallRise><twFallFall>2.040</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.682</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.682</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="413" twDestWidth="13"><twDest>ddr2_dqs_n&lt;1&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.762</twFallRise><twFallFall>1.786</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.762</twFallRise><twFallFall>1.786</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.435</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.435</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="414" twDestWidth="13"><twDest>ddr2_dqs_n&lt;2&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.924</twFallRise><twFallFall>1.948</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.924</twFallRise><twFallFall>1.948</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="415" twDestWidth="13"><twDest>ddr2_dqs_n&lt;3&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.998</twFallRise><twFallFall>2.022</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.998</twFallRise><twFallFall>2.022</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="416" twDestWidth="11"><twDest>lb_lclko_fb</twDest><twClk2SU><twSrc>lb_lclko_fb</twSrc><twRiseRise>7.258</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="417" twDestWidth="8"><twDest>mainclkn</twDest><twClk2SU><twSrc>mainclkn</twSrc><twRiseRise>6.617</twRiseRise><twFallRise>2.090</twFallRise><twRiseFall>4.113</twRiseFall><twFallFall>2.795</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseRise>6.617</twRiseRise><twFallRise>2.090</twFallRise><twRiseFall>4.113</twRiseFall><twFallFall>2.795</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="418" twDestWidth="8"><twDest>mainclkp</twDest><twClk2SU><twSrc>mainclkn</twSrc><twRiseRise>6.617</twRiseRise><twFallRise>2.090</twFallRise><twRiseFall>4.113</twRiseFall><twFallFall>2.795</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseRise>6.617</twRiseRise><twFallRise>2.090</twFallRise><twRiseFall>4.113</twRiseFall><twFallFall>2.795</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="419" twDestWidth="9" twMinSlack="3.270" twMaxSlack="5.560" twRelSkew="2.290" ><twConstName>TIMEGRP &quot;LB_OPAD&quot; OFFSET = OUT 10.8 ns AFTER COMP &quot;lb_lclko_fb&quot;;</twConstName><twOffOutTblRow twOutPad = "lb_ccsn" twSlack = "6.679" twMaxDelayCrnr="f" twMinDelay = "4.759" twMinDelayCrnr="f" twRelSkew = "1.439" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_lholda" twSlack = "5.240" twMaxDelayCrnr="f" twMinDelay = "3.956" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_lintin" twSlack = "7.530" twMaxDelayCrnr="f" twMinDelay = "4.436" twMinDelayCrnr="f" twRelSkew = "2.290" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="420" twDestWidth="10" twMinSlack="1.666" twMaxSlack="6.050" twRelSkew="4.384" ><twConstName>TIMEGRP &quot;LB_IOPAD&quot; OFFSET = OUT 11.9 ns AFTER COMP &quot;lb_lclko_fb&quot;;</twConstName><twOffOutTblRow twOutPad = "lb_adsn" twSlack = "5.850" twMaxDelayCrnr="f" twMinDelay = "4.142" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_blastn" twSlack = "7.313" twMaxDelayCrnr="f" twMinDelay = "3.949" twMinDelayCrnr="f" twRelSkew = "1.463" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;2&gt;" twSlack = "7.134" twMaxDelayCrnr="f" twMinDelay = "4.084" twMinDelayCrnr="f" twRelSkew = "1.284" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;3&gt;" twSlack = "7.302" twMaxDelayCrnr="f" twMinDelay = "4.016" twMinDelayCrnr="f" twRelSkew = "1.452" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;4&gt;" twSlack = "7.198" twMaxDelayCrnr="f" twMinDelay = "3.890" twMinDelayCrnr="f" twRelSkew = "1.348" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;5&gt;" twSlack = "7.222" twMaxDelayCrnr="f" twMinDelay = "4.137" twMinDelayCrnr="f" twRelSkew = "1.372" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;6&gt;" twSlack = "7.184" twMaxDelayCrnr="f" twMinDelay = "3.775" twMinDelayCrnr="f" twRelSkew = "1.334" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;7&gt;" twSlack = "7.252" twMaxDelayCrnr="f" twMinDelay = "4.171" twMinDelayCrnr="f" twRelSkew = "1.402" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;8&gt;" twSlack = "7.045" twMaxDelayCrnr="f" twMinDelay = "3.781" twMinDelayCrnr="f" twRelSkew = "1.195" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;9&gt;" twSlack = "7.188" twMaxDelayCrnr="f" twMinDelay = "4.097" twMinDelayCrnr="f" twRelSkew = "1.338" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;10&gt;" twSlack = "7.017" twMaxDelayCrnr="f" twMinDelay = "4.498" twMinDelayCrnr="f" twRelSkew = "1.167" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;11&gt;" twSlack = "7.681" twMaxDelayCrnr="f" twMinDelay = "4.749" twMinDelayCrnr="f" twRelSkew = "1.831" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;12&gt;" twSlack = "7.281" twMaxDelayCrnr="f" twMinDelay = "4.375" twMinDelayCrnr="f" twRelSkew = "1.431" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;13&gt;" twSlack = "7.042" twMaxDelayCrnr="f" twMinDelay = "4.079" twMinDelayCrnr="f" twRelSkew = "1.192" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;14&gt;" twSlack = "7.077" twMaxDelayCrnr="f" twMinDelay = "4.517" twMinDelayCrnr="f" twRelSkew = "1.227" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;15&gt;" twSlack = "8.152" twMaxDelayCrnr="f" twMinDelay = "4.873" twMinDelayCrnr="f" twRelSkew = "2.302" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;16&gt;" twSlack = "9.345" twMaxDelayCrnr="f" twMinDelay = "5.620" twMinDelayCrnr="f" twRelSkew = "3.495" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;17&gt;" twSlack = "8.783" twMaxDelayCrnr="f" twMinDelay = "5.871" twMinDelayCrnr="f" twRelSkew = "2.933" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;18&gt;" twSlack = "8.601" twMaxDelayCrnr="f" twMinDelay = "5.415" twMinDelayCrnr="f" twRelSkew = "2.751" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;19&gt;" twSlack = "7.157" twMaxDelayCrnr="f" twMinDelay = "4.520" twMinDelayCrnr="f" twRelSkew = "1.307" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;20&gt;" twSlack = "7.342" twMaxDelayCrnr="f" twMinDelay = "3.981" twMinDelayCrnr="f" twRelSkew = "1.492" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;21&gt;" twSlack = "7.337" twMaxDelayCrnr="f" twMinDelay = "4.080" twMinDelayCrnr="f" twRelSkew = "1.487" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;22&gt;" twSlack = "8.086" twMaxDelayCrnr="f" twMinDelay = "5.178" twMinDelayCrnr="f" twRelSkew = "2.236" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;23&gt;" twSlack = "7.813" twMaxDelayCrnr="f" twMinDelay = "4.502" twMinDelayCrnr="f" twRelSkew = "1.963" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;24&gt;" twSlack = "7.475" twMaxDelayCrnr="f" twMinDelay = "4.008" twMinDelayCrnr="f" twRelSkew = "1.625" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;25&gt;" twSlack = "7.475" twMaxDelayCrnr="f" twMinDelay = "4.127" twMinDelayCrnr="f" twRelSkew = "1.625" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;26&gt;" twSlack = "8.124" twMaxDelayCrnr="f" twMinDelay = "5.387" twMinDelayCrnr="f" twRelSkew = "2.274" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;27&gt;" twSlack = "8.958" twMaxDelayCrnr="f" twMinDelay = "5.285" twMinDelayCrnr="f" twRelSkew = "3.108" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;28&gt;" twSlack = "7.039" twMaxDelayCrnr="f" twMinDelay = "3.902" twMinDelayCrnr="f" twRelSkew = "1.189" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;29&gt;" twSlack = "7.151" twMaxDelayCrnr="f" twMinDelay = "4.126" twMinDelayCrnr="f" twRelSkew = "1.301" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;30&gt;" twSlack = "7.230" twMaxDelayCrnr="f" twMinDelay = "4.104" twMinDelayCrnr="f" twRelSkew = "1.380" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_la&lt;31&gt;" twSlack = "7.154" twMaxDelayCrnr="f" twMinDelay = "4.079" twMinDelayCrnr="f" twRelSkew = "1.304" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_lben&lt;0&gt;" twSlack = "7.189" twMaxDelayCrnr="f" twMinDelay = "4.126" twMinDelayCrnr="f" twRelSkew = "1.339" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_lben&lt;1&gt;" twSlack = "7.025" twMaxDelayCrnr="f" twMinDelay = "4.480" twMinDelayCrnr="f" twRelSkew = "1.175" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_lben&lt;2&gt;" twSlack = "7.214" twMaxDelayCrnr="f" twMinDelay = "4.324" twMinDelayCrnr="f" twRelSkew = "1.364" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_lben&lt;3&gt;" twSlack = "7.438" twMaxDelayCrnr="f" twMinDelay = "4.574" twMinDelayCrnr="f" twRelSkew = "1.588" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;0&gt;" twSlack = "9.233" twMaxDelayCrnr="f" twMinDelay = "4.179" twMinDelayCrnr="f" twRelSkew = "3.383" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;1&gt;" twSlack = "8.921" twMaxDelayCrnr="f" twMinDelay = "4.973" twMinDelayCrnr="f" twRelSkew = "3.071" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;2&gt;" twSlack = "9.755" twMaxDelayCrnr="f" twMinDelay = "4.130" twMinDelayCrnr="f" twRelSkew = "3.905" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;3&gt;" twSlack = "9.783" twMaxDelayCrnr="f" twMinDelay = "4.441" twMinDelayCrnr="f" twRelSkew = "3.933" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;4&gt;" twSlack = "9.527" twMaxDelayCrnr="f" twMinDelay = "4.327" twMinDelayCrnr="f" twRelSkew = "3.677" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;5&gt;" twSlack = "9.234" twMaxDelayCrnr="f" twMinDelay = "4.923" twMinDelayCrnr="f" twRelSkew = "3.384" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;6&gt;" twSlack = "9.272" twMaxDelayCrnr="f" twMinDelay = "4.431" twMinDelayCrnr="f" twRelSkew = "3.422" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;7&gt;" twSlack = "9.163" twMaxDelayCrnr="f" twMinDelay = "4.304" twMinDelayCrnr="f" twRelSkew = "3.313" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;8&gt;" twSlack = "8.882" twMaxDelayCrnr="f" twMinDelay = "4.808" twMinDelayCrnr="f" twRelSkew = "3.032" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;9&gt;" twSlack = "10.234" twMaxDelayCrnr="f" twMinDelay = "4.856" twMinDelayCrnr="f" twRelSkew = "4.384" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;10&gt;" twSlack = "9.877" twMaxDelayCrnr="f" twMinDelay = "4.232" twMinDelayCrnr="f" twRelSkew = "4.027" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;11&gt;" twSlack = "10.208" twMaxDelayCrnr="f" twMinDelay = "5.557" twMinDelayCrnr="f" twRelSkew = "4.358" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;12&gt;" twSlack = "9.381" twMaxDelayCrnr="f" twMinDelay = "4.681" twMinDelayCrnr="f" twRelSkew = "3.531" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;13&gt;" twSlack = "9.261" twMaxDelayCrnr="f" twMinDelay = "4.983" twMinDelayCrnr="f" twRelSkew = "3.411" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;14&gt;" twSlack = "8.896" twMaxDelayCrnr="f" twMinDelay = "4.682" twMinDelayCrnr="f" twRelSkew = "3.046" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;15&gt;" twSlack = "9.309" twMaxDelayCrnr="f" twMinDelay = "4.545" twMinDelayCrnr="f" twRelSkew = "3.459" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;16&gt;" twSlack = "9.435" twMaxDelayCrnr="f" twMinDelay = "4.442" twMinDelayCrnr="f" twRelSkew = "3.585" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;17&gt;" twSlack = "9.542" twMaxDelayCrnr="f" twMinDelay = "4.823" twMinDelayCrnr="f" twRelSkew = "3.692" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;18&gt;" twSlack = "9.900" twMaxDelayCrnr="f" twMinDelay = "4.497" twMinDelayCrnr="f" twRelSkew = "4.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;19&gt;" twSlack = "9.477" twMaxDelayCrnr="f" twMinDelay = "4.237" twMinDelayCrnr="f" twRelSkew = "3.627" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;20&gt;" twSlack = "9.106" twMaxDelayCrnr="f" twMinDelay = "5.082" twMinDelayCrnr="f" twRelSkew = "3.256" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;21&gt;" twSlack = "9.570" twMaxDelayCrnr="f" twMinDelay = "3.685" twMinDelayCrnr="f" twRelSkew = "3.720" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;22&gt;" twSlack = "10.020" twMaxDelayCrnr="f" twMinDelay = "4.882" twMinDelayCrnr="f" twRelSkew = "4.170" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;23&gt;" twSlack = "9.499" twMaxDelayCrnr="f" twMinDelay = "4.227" twMinDelayCrnr="f" twRelSkew = "3.649" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;24&gt;" twSlack = "9.620" twMaxDelayCrnr="f" twMinDelay = "3.846" twMinDelayCrnr="f" twRelSkew = "3.770" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;25&gt;" twSlack = "9.108" twMaxDelayCrnr="f" twMinDelay = "4.375" twMinDelayCrnr="f" twRelSkew = "3.258" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;26&gt;" twSlack = "9.150" twMaxDelayCrnr="f" twMinDelay = "4.388" twMinDelayCrnr="f" twRelSkew = "3.300" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;27&gt;" twSlack = "9.201" twMaxDelayCrnr="f" twMinDelay = "4.031" twMinDelayCrnr="f" twRelSkew = "3.351" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;28&gt;" twSlack = "9.731" twMaxDelayCrnr="f" twMinDelay = "4.370" twMinDelayCrnr="f" twRelSkew = "3.881" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;29&gt;" twSlack = "9.563" twMaxDelayCrnr="f" twMinDelay = "4.627" twMinDelayCrnr="f" twRelSkew = "3.713" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;30&gt;" twSlack = "9.803" twMaxDelayCrnr="f" twMinDelay = "3.922" twMinDelayCrnr="f" twRelSkew = "3.953" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_ld&lt;31&gt;" twSlack = "9.178" twMaxDelayCrnr="f" twMinDelay = "4.232" twMinDelayCrnr="f" twRelSkew = "3.328" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_lw_rn" twSlack = "7.053" twMaxDelayCrnr="f" twMinDelay = "4.989" twMinDelayCrnr="f" twRelSkew = "1.203" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lb_readyn" twSlack = "8.105" twMaxDelayCrnr="f" twMinDelay = "4.402" twMinDelayCrnr="f" twRelSkew = "2.255" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="421"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>38016</twPathCnt><twNetCnt>8</twNetCnt><twConnCnt>18912</twConnCnt></twConstCov><twStats anchorID="422"><twMinPer>7.466</twMinPer><twFootnote number="1" /><twMaxFreq>133.941</twMaxFreq><twMaxFromToDel>5.649</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel><twMinInBeforeClk>8.744</twMinInBeforeClk><twMinOutAfterClk>10.234</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Feb 01 15:59:54 2015 </twTimestamp></twFoot><twClientInfo anchorID="423"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 476 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
