{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79961,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79989,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000390917,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000149191,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.67721e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000149191,
	"finish__design__instance__count__class:buffer": 7,
	"finish__design__instance__area__class:buffer": 41.2896,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 14,
	"finish__design__instance__area__class:timing_repair_buffer": 70.0672,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 7.5072,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 30.0288,
	"finish__design__instance__count__class:sequential_cell": 22,
	"finish__design__instance__area__class:sequential_cell": 555.533,
	"finish__design__instance__count__class:multi_input_combinational_cell": 81,
	"finish__design__instance__area__class:multi_input_combinational_cell": 591.818,
	"finish__design__instance__count": 130,
	"finish__design__instance__area": 1318.76,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.14474,
	"finish__clock__skew__setup": 0.00244418,
	"finish__clock__skew__hold": 0.00244418,
	"finish__timing__drv__max_slew_limit": 0.682452,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.860121,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000492982,
	"finish__power__switching__total": 0.000264335,
	"finish__power__leakage__total": 5.62372e-10,
	"finish__power__total": 0.000757317,
	"finish__design__io": 13,
	"finish__design__die__area": 3187.17,
	"finish__design__core__area": 2781.42,
	"finish__design__instance__count": 161,
	"finish__design__instance__area": 1357.55,
	"finish__design__instance__count__stdcell": 161,
	"finish__design__instance__area__stdcell": 1357.55,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.488079,
	"finish__design__instance__utilization__stdcell": 0.488079,
	"finish__design__rows": 19,
	"finish__design__rows:unithd": 19,
	"finish__design__sites": 2223,
	"finish__design__sites:unithd": 2223,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}