{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622549006757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622549006766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 14:03:26 2021 " "Processing started: Tue Jun 01 14:03:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622549006766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549006766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaRiscV -c SistemaRiscV " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaRiscV -c SistemaRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549006767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622549007902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622549007903 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "FINAL_SYSTEM_QSYS.qsys " "Elaborating Platform Designer system entity \"FINAL_SYSTEM_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549018972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:44 Progress: Loading TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys " "2021.06.01.14:03:44 Progress: Loading TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549024158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:44 Progress: Reading input file " "2021.06.01.14:03:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549024778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:44 Progress: Adding AvalonMasterUART_0 \[AvalonMasterUART 4.3\] " "2021.06.01.14:03:44 Progress: Adding AvalonMasterUART_0 \[AvalonMasterUART 4.3\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549024920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Parameterizing module AvalonMasterUART_0 " "2021.06.01.14:03:46 Progress: Parameterizing module AvalonMasterUART_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Adding EXTERNAL_MEM \[altera_avalon_onchip_memory2 17.1\] " "2021.06.01.14:03:46 Progress: Adding EXTERNAL_MEM \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Parameterizing module EXTERNAL_MEM " "2021.06.01.14:03:46 Progress: Parameterizing module EXTERNAL_MEM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Adding INSTRUCCION_MEM \[altera_avalon_onchip_memory2 17.1\] " "2021.06.01.14:03:46 Progress: Adding INSTRUCCION_MEM \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Parameterizing module INSTRUCCION_MEM " "2021.06.01.14:03:46 Progress: Parameterizing module INSTRUCCION_MEM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Adding RISC_V_AVALON_0 \[RISC_V_AVALON 4.0\] " "2021.06.01.14:03:46 Progress: Adding RISC_V_AVALON_0 \[RISC_V_AVALON 4.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Parameterizing module RISC_V_AVALON_0 " "2021.06.01.14:03:46 Progress: Parameterizing module RISC_V_AVALON_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Adding avalon_displays7seg_0 \[avalon_displays7seg 1.0\] " "2021.06.01.14:03:46 Progress: Adding avalon_displays7seg_0 \[avalon_displays7seg 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Parameterizing module avalon_displays7seg_0 " "2021.06.01.14:03:46 Progress: Parameterizing module avalon_displays7seg_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:46 Progress: Adding clk_0 \[clock_source 17.1\] " "2021.06.01.14:03:46 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549026938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:47 Progress: Parameterizing module clk_0 " "2021.06.01.14:03:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549027137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:47 Progress: Building connections " "2021.06.01.14:03:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549027137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:47 Progress: Parameterizing connections " "2021.06.01.14:03:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549027227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:47 Progress: Validating " "2021.06.01.14:03:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549027229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.01.14:03:47 Progress: Done reading input file " "2021.06.01.14:03:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549027428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINAL_SYSTEM_QSYS: Generating FINAL_SYSTEM_QSYS \"FINAL_SYSTEM_QSYS\" for QUARTUS_SYNTH " "FINAL_SYSTEM_QSYS: Generating FINAL_SYSTEM_QSYS \"FINAL_SYSTEM_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549028800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549029538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide. " "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549029538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549029538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has address signal 32 bit wide, but the slave is 6 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has address signal 32 bit wide, but the slave is 6 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549032078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549032079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549032079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549032079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FINAL_SYSTEM_QSYS: \"No matching role found for AvalonMasterUART_0:avalon_master:BEGINTRANSFER (flush)\" " "FINAL_SYSTEM_QSYS: \"No matching role found for AvalonMasterUART_0:avalon_master:BEGINTRANSFER (flush)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034005 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)\" " "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034006 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)\" " "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonMasterUART_0: \"FINAL_SYSTEM_QSYS\" instantiated AvalonMasterUART \"AvalonMasterUART_0\" " "AvalonMasterUART_0: \"FINAL_SYSTEM_QSYS\" instantiated AvalonMasterUART \"AvalonMasterUART_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM' " "EXTERNAL_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_EXTERNAL_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8779_1394990589585812824.dir/0003_EXTERNAL_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8779_1394990589585812824.dir/0003_EXTERNAL_MEM_gen//FINAL_SYSTEM_QSYS_EXTERNAL_MEM_component_configuration.pl  --do_build_sim=0  \] " "EXTERNAL_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_EXTERNAL_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8779_1394990589585812824.dir/0003_EXTERNAL_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8779_1394990589585812824.dir/0003_EXTERNAL_MEM_gen//FINAL_SYSTEM_QSYS_EXTERNAL_MEM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM' " "EXTERNAL_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"EXTERNAL_MEM\" " "EXTERNAL_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"EXTERNAL_MEM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM' " "INSTRUCCION_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_INSTRUCCION_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8779_1394990589585812824.dir/0004_INSTRUCCION_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8779_1394990589585812824.dir/0004_INSTRUCCION_MEM_gen//FINAL_SYSTEM_QSYS_INSTRUCCION_MEM_component_configuration.pl  --do_build_sim=0  \] " "INSTRUCCION_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_INSTRUCCION_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8779_1394990589585812824.dir/0004_INSTRUCCION_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8779_1394990589585812824.dir/0004_INSTRUCCION_MEM_gen//FINAL_SYSTEM_QSYS_INSTRUCCION_MEM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM' " "INSTRUCCION_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"INSTRUCCION_MEM\" " "INSTRUCCION_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"INSTRUCCION_MEM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RISC_V_AVALON_0: \"FINAL_SYSTEM_QSYS\" instantiated RISC_V_AVALON \"RISC_V_AVALON_0\" " "RISC_V_AVALON_0: \"FINAL_SYSTEM_QSYS\" instantiated RISC_V_AVALON \"RISC_V_AVALON_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_mm_master.sv " "Reusing file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_mm_master.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_displays7seg_0: \"FINAL_SYSTEM_QSYS\" instantiated avalon_displays7seg \"avalon_displays7seg_0\" " "Avalon_displays7seg_0: \"FINAL_SYSTEM_QSYS\" instantiated avalon_displays7seg \"avalon_displays7seg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_slave_MM_interface.v " "Reusing file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_slave_MM_interface.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549034725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549035586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549037230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549037577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549038480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"FINAL_SYSTEM_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"FINAL_SYSTEM_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonMasterUART_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"AvalonMasterUART_0_avalon_master_translator\" " "AvalonMasterUART_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"AvalonMasterUART_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RISC_V_AVALON_0_debug_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RISC_V_AVALON_0_debug_translator\" " "RISC_V_AVALON_0_debug_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RISC_V_AVALON_0_debug_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RISC_V_AVALON_0_master_external_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"RISC_V_AVALON_0_master_external_agent\" " "RISC_V_AVALON_0_master_external_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"RISC_V_AVALON_0_master_external_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_displays7seg_0_avalon_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"avalon_displays7seg_0_avalon_slave_agent\" " "Avalon_displays7seg_0_avalon_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"avalon_displays7seg_0_avalon_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_displays7seg_0_avalon_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"avalon_displays7seg_0_avalon_slave_agent_rsp_fifo\" " "Avalon_displays7seg_0_avalon_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"avalon_displays7seg_0_avalon_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/FINAL_SYSTEM_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/FINAL_SYSTEM_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINAL_SYSTEM_QSYS: Done \"FINAL_SYSTEM_QSYS\" with 23 modules, 56 files " "FINAL_SYSTEM_QSYS: Done \"FINAL_SYSTEM_QSYS\" with 23 modules, 56 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549039910 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "FINAL_SYSTEM_QSYS.qsys " "Finished elaborating Platform Designer system entity \"FINAL_SYSTEM_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549040800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys_risc.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys_risc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_QSYS_RISC " "Found entity 1: top_QSYS_RISC" {  } { { "top_QSYS_RISC.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/top_QSYS_RISC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/final_system_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/final_system_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS " "Found entity 1: FINAL_SYSTEM_QSYS" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "db/ip/final_system_qsys/submodules/alu.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "db/ip/final_system_qsys/submodules/alucontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/alucontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_EXTERNAL_MEM " "Found entity 1: FINAL_SYSTEM_QSYS_EXTERNAL_MEM" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_INSTRUCCION_MEM " "Found entity 1: FINAL_SYSTEM_QSYS_INSTRUCCION_MEM" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_0 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_0" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_system_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_system_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041099 ""} { "Info" "ISGN_ENTITY_NAME" "2 FINAL_SYSTEM_QSYS_mm_interconnect_1_router " "Found entity 2: FINAL_SYSTEM_QSYS_mm_interconnect_1_router" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_system_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_system_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041106 ""} { "Info" "ISGN_ENTITY_NAME" "2 FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001 " "Found entity 2: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_2 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_2" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/funit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/funit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FUnit " "Found entity 1: FUnit" {  } { { "db/ip/final_system_qsys/submodules/funit.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/funit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/hazarddet.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/hazarddet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDet " "Found entity 1: HazardDet" {  } { { "db/ip/final_system_qsys/submodules/hazarddet.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/hazarddet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "db/ip/final_system_qsys/submodules/immgen.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/immgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041142 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX db/ip/final_system_qsys/submodules/mux.sv " "Entity \"MUX\" obtained from \"db/ip/final_system_qsys/submodules/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "db/ip/final_system_qsys/submodules/mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1622549041149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "db/ip/final_system_qsys/submodules/mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "db/ip/final_system_qsys/submodules/mux3.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/mux9b.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux9b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX9b " "Found entity 1: MUX9b" {  } { { "db/ip/final_system_qsys/submodules/mux9b.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/mux9b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041161 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.sv(56) " "Verilog HDL information at uart.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622549041165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "db/ip/final_system_qsys/submodules/adder.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041189 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_UART " "Found entity 1: avalon_UART" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_displays7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_displays7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_displays7seg " "Found entity 1: avalon_displays7seg" {  } { { "db/ip/final_system_qsys/submodules/avalon_displays7seg.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_displays7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_mm_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_mm_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_master " "Found entity 1: avalon_mm_master" {  } { { "db/ip/final_system_qsys/submodules/avalon_mm_master.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_mm_master.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_slave_MM_interface " "Found entity 1: avalon_slave_MM_interface" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "db/ip/final_system_qsys/submodules/control.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/controlenables.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/controlenables.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlEnables " "Found entity 1: controlEnables" {  } { { "db/ip/final_system_qsys/submodules/controlenables.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/controlenables.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debugmode.sv(62) " "Verilog HDL information at debugmode.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/debugmode.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622549041283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "debug DEBUG debugmode.sv(19) " "Verilog HDL Declaration information at debugmode.sv(19): object \"debug\" differs only in case from object \"DEBUG\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/debugmode.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/debugmode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/debugmode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debugMode " "Found entity 1: debugMode" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/debugmode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "db/ip/final_system_qsys/submodules/hex7seg.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041294 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interconexlogic.sv(29) " "Verilog HDL information at interconexlogic.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/interconexlogic.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622549041298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readExt READEXT interconexlogic.sv(22) " "Verilog HDL Declaration information at interconexlogic.sv(22): object \"readExt\" differs only in case from object \"READEXT\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/interconexlogic.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readInstr READINSTR interconexlogic.sv(22) " "Verilog HDL Declaration information at interconexlogic.sv(22): object \"readInstr\" differs only in case from object \"READINSTR\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/interconexlogic.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/interconexlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/interconexlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexLogic " "Found entity 1: interconexLogic" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/interconexlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/memorycontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/memorycontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryControl " "Found entity 1: memoryControl" {  } { { "db/ip/final_system_qsys/submodules/memorycontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/memorycontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Done DONE readcontrol.sv(4) " "Verilog HDL Declaration information at readcontrol.sv(4): object \"Done\" differs only in case from object \"DONE\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/readcontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/readcontrol.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/readcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/readcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 readControl " "Found entity 1: readControl" {  } { { "db/ip/final_system_qsys/submodules/readcontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/readcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041319 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regex_mem.sv(28) " "Verilog HDL information at regex_mem.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/regex_mem.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regex_mem.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622549041324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regEX_MEM " "Found entity 1: regEX_MEM" {  } { { "db/ip/final_system_qsys/submodules/regex_mem.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regid_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regid_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regID_EX " "Found entity 1: regID_EX" {  } { { "db/ip/final_system_qsys/submodules/regid_ex.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regid_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regif_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regif_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regIF_ID " "Found entity 1: regIF_ID" {  } { { "db/ip/final_system_qsys/submodules/regif_id.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regif_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regmem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regmem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regMEM_WB " "Found entity 1: regMEM_WB" {  } { { "db/ip/final_system_qsys/submodules/regmem_wb.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regmem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "db/ip/final_system_qsys/submodules/regpc.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regpc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "db/ip/final_system_qsys/submodules/registers.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg1 REG1 top.sv(35) " "Verilog HDL Declaration information at top.sv(35): object \"Reg1\" differs only in case from object \"REG1\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg2 REG2 top.sv(35) " "Verilog HDL Declaration information at top.sv(35): object \"Reg2\" differs only in case from object \"REG2\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622549041371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/top_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/top_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_Avalon " "Found entity 1: top_Avalon" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top_avalon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549041395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549041395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_QSYS_RISC " "Elaborating entity \"top_QSYS_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622549041748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS FINAL_SYSTEM_QSYS:u0 " "Elaborating entity \"FINAL_SYSTEM_QSYS\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\"" {  } { { "top_QSYS_RISC.sv" "u0" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/top_QSYS_RISC.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549041761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_UART FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0 " "Elaborating entity \"avalon_UART\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "avalonmasteruart_0" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549041788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART " "Elaborating entity \"UART\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\"" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "UART" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549041809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.sv(89) " "Verilog HDL assignment warning at uart.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041811 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.sv(171) " "Verilog HDL assignment warning at uart.sv(171): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041812 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_rx:UART_RX_INST " "Elaborating entity \"uart_rx\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_rx:UART_RX_INST\"" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "UART_RX_INST" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549041835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(75) " "Verilog HDL assignment warning at uart_rx.sv(75): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041836 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(86) " "Verilog HDL assignment warning at uart_rx.sv(86): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041836 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(97) " "Verilog HDL assignment warning at uart_rx.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041837 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(115) " "Verilog HDL assignment warning at uart_rx.sv(115): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041837 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_tx:UART_TX_INST " "Elaborating entity \"uart_tx\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_tx:UART_TX_INST\"" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "UART_TX_INST" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549041857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(62) " "Verilog HDL assignment warning at uart_tx.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041858 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(81) " "Verilog HDL assignment warning at uart_tx.sv(81): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041859 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(91) " "Verilog HDL assignment warning at uart_tx.sv(91): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041859 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(111) " "Verilog HDL assignment warning at uart_tx.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622549041859 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mm_master FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|avalon_mm_master:masterUART " "Elaborating entity \"avalon_mm_master\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|avalon_mm_master:masterUART\"" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "masterUART" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549041880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_EXTERNAL_MEM FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem " "Elaborating entity \"FINAL_SYSTEM_QSYS_EXTERNAL_MEM\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "external_mem" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549041900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "the_altsyncram" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex " "Parameter \"init_file\" = \"FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64 " "Parameter \"maximum_depth\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042060 ""}  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622549042060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5mh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5mh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5mh1 " "Found entity 1: altsyncram_5mh1" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549042141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549042141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5mh1 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated " "Elaborating entity \"altsyncram_5mh1\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_INSTRUCCION_MEM FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem " "Elaborating entity \"FINAL_SYSTEM_QSYS_INSTRUCCION_MEM\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "instruccion_mem" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "the_altsyncram" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64 " "Parameter \"maximum_depth\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622549042589 ""}  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622549042589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13d1 " "Found entity 1: altsyncram_13d1" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549042666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549042666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13d1 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated " "Elaborating entity \"altsyncram_13d1\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_Avalon FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0 " "Elaborating entity \"top_Avalon\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "risc_v_avalon_0" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC " "Elaborating entity \"top\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\"" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "top_RISC" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top_avalon.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regIF_ID FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regIF_ID:IF_ID " "Elaborating entity \"regIF_ID\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regIF_ID:IF_ID\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "IF_ID" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regID_EX FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX " "Elaborating entity \"regID_EX\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ID_EX" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regEX_MEM FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regEX_MEM:EX_MEM " "Elaborating entity \"regEX_MEM\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regEX_MEM:EX_MEM\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "EX_MEM" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMEM_WB FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regMEM_WB:MEM_WB " "Elaborating entity \"regMEM_WB\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regMEM_WB:MEM_WB\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "MEM_WB" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regPC:PC_a " "Elaborating entity \"regPC\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regPC:PC_a\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "PC_a" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALU:ALU\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ALU" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|registers:Registers " "Elaborating entity \"registers\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|registers:Registers\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "Registers" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549042917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ImmGen:ImmGen " "Elaborating entity \"ImmGen\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ImmGen:ImmGen\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ImmGen" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|adder:Add " "Elaborating entity \"adder\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|adder:Add\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "Add" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX:MUXAddSum " "Elaborating entity \"MUX\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX:MUXAddSum\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "MUXAddSum" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALUControl:ALUControl\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ALUControl" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|control:conrtol " "Elaborating entity \"control\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|control:conrtol\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "conrtol" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FUnit FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|FUnit:FUnit " "Elaborating entity \"FUnit\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|FUnit:FUnit\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "FUnit" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX3:Mux_reg1 " "Elaborating entity \"MUX3\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX3:Mux_reg1\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "Mux_reg1" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDet FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|HazardDet:HazardDet " "Elaborating entity \"HazardDet\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|HazardDet:HazardDet\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "HazardDet" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX9b FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX9b:MuxContr " "Elaborating entity \"MUX9b\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX9b:MuxContr\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "MuxContr" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlEnables FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|controlEnables:CtrEnable " "Elaborating entity \"controlEnables\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|controlEnables:CtrEnable\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "CtrEnable" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryControl FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|controlEnables:CtrEnable\|memoryControl:controlInstr " "Elaborating entity \"memoryControl\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|controlEnables:CtrEnable\|memoryControl:controlInstr\"" {  } { { "db/ip/final_system_qsys/submodules/controlenables.sv" "controlInstr" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/controlenables.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readControl FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|readControl:RdControl " "Elaborating entity \"readControl\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|readControl:RdControl\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "RdControl" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugMode FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug " "Elaborating entity \"debugMode\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\"" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "SystemDebug" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top_avalon.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_slave_MM_interface FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug " "Elaborating entity \"avalon_slave_MM_interface\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\"" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "slave_debug" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/debugmode.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexLogic FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|interconexLogic:connectLogic " "Elaborating entity \"interconexLogic\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|interconexLogic:connectLogic\"" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "connectLogic" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top_avalon.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_displays7seg FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0 " "Elaborating entity \"avalon_displays7seg\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "avalon_displays7seg_0" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0\|hex7seg:dec0 " "Elaborating entity \"hex7seg\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0\|hex7seg:dec0\"" {  } { { "db/ip/final_system_qsys/submodules/avalon_displays7seg.v" "dec0" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_displays7seg.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_0 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_0\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "mm_interconnect_0" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" "avalonmasteruart_0_avalon_master_translator" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" "risc_v_avalon_0_debug_translator" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "mm_interconnect_1" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:external_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:external_mem_s1_translator\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "external_mem_s1_translator" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "risc_v_avalon_0_master_external_agent" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "avalon_displays7seg_0_avalon_slave_agent" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "avalon_displays7seg_0_avalon_slave_agent_rsp_fifo" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "router" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "router_001" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_2 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_2\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "mm_interconnect_2" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "rst_controller" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "rst_controller_001" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549043909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_igp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_igp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_igp " "Found entity 1: sld_ela_trigger_igp" {  } { { "db/sld_ela_trigger_igp.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_ela_trigger_igp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549046261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549046261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_70b7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_70b7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_70b7 " "Found entity 1: sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_70b7" {  } { { "db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_70b7.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_70b7.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549046395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549046395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_b741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_b741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_b741 " "Found entity 1: sld_ela_trigger_flow_sel_b741" {  } { { "db/sld_ela_trigger_flow_sel_b741.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_ela_trigger_flow_sel_b741.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549046854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549046854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_sistemariscv_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_sistemariscv_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_SistemaRiscV_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_SistemaRiscV_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_sistemariscv_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_reserved_sistemariscv_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549046992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549046992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6i24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6i24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6i24 " "Found entity 1: altsyncram_6i24" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549048000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549048000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549048236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549048236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aqb " "Found entity 1: mux_aqb" {  } { { "db/mux_aqb.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/mux_aqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549048339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549048339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/mux_qsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549048803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549048803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549049037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549049037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ii " "Found entity 1: cntr_7ii" {  } { { "db/cntr_7ii.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_7ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549049418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549049418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549049506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549049506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_gbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549049697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549049697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_dgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549049977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549049977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549050073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549050073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549050256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549050256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549050346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549050346 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549051205 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1622549051376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.01.14:04:16 Progress: Loading sld393bf71e/alt_sld_fab_wrapper_hw.tcl " "2021.06.01.14:04:16 Progress: Loading sld393bf71e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549056476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549059111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549059229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549061345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549061436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549061531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549061645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549061650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549061651 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1622549062354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld393bf71e/alt_sld_fab.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549062607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549062607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549062703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549062703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549062723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549062723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549062811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549062811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549062911 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549062911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549062911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549062994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549062994 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622549069964 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/final_system_qsys/submodules/hazarddet.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/hazarddet.sv" 10 -1 0 } } { "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622549070140 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622549070140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549072222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622549076330 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622549076484 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622549076484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549076867 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622549077802 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622549077802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549077944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/output_files/SistemaRiscV.map.smsg " "Generated suppressed messages file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/output_files/SistemaRiscV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549078863 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 143 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 143 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1622549081700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622549081878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549081878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7104 " "Implemented 7104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622549082551 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622549082551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6539 " "Implemented 6539 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622549082551 ""} { "Info" "ICUT_CUT_TM_RAMS" "500 " "Implemented 500 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1622549082551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622549082551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622549082602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 01 14:04:42 2021 " "Processing ended: Tue Jun 01 14:04:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622549082602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622549082602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622549082602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549082602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1622549084153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622549084161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 14:04:43 2021 " "Processing started: Tue Jun 01 14:04:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622549084161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622549084161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SistemaRiscV -c SistemaRiscV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SistemaRiscV -c SistemaRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622549084161 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1622549084373 ""}
{ "Info" "0" "" "Project  = SistemaRiscV" {  } {  } 0 0 "Project  = SistemaRiscV" 0 0 "Fitter" 0 0 1622549084374 ""}
{ "Info" "0" "" "Revision = SistemaRiscV" {  } {  } 0 0 "Revision = SistemaRiscV" 0 0 "Fitter" 0 0 1622549084374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1622549084598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1622549084599 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SistemaRiscV EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SistemaRiscV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622549084699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622549084760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622549084760 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622549085226 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622549085244 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622549085896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622549085896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622549085896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622549085896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622549085896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622549085896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622549085896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622549085896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622549085896 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622549085896 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 24599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622549085913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 24601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622549085913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 24603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622549085913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 24605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622549085913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 24607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622549085913 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622549085913 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622549085920 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1622549086917 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1622549088877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1622549088877 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1622549088877 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1622549088877 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1622549088918 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[0\] CLK " "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1622549088967 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1622549088967 "|top_QSYS_RISC|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1622549089039 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1622549089039 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1622549089039 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1622549089040 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622549089040 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622549089040 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622549089040 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1622549089040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622549089828 ""}  } { { "top_QSYS_RISC.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/top_QSYS_RISC.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 24588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622549089828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622549089828 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 7860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622549089828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[0\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[0\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[10\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[10\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[11\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[11\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[12\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[12\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[13\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[13\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[14\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[14\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[15\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[15\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[16\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[16\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[17\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[17\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[18\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[18\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1622549089828 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622549089828 ""}  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622549089828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622549089829 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 11016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089829 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 11030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089829 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 8547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622549089829 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622549089829 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" { { 0 { 0 ""} 0 10359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622549089829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622549090818 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622549090827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622549090828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622549090840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622549090858 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622549090877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622549090877 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622549090887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622549091182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1622549091192 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622549091192 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622549092299 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1622549092316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622549095366 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "432 M9K " "Selected device has 432 RAM location(s) of type M9K.  However, the current design needs more than 432 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[0\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[3\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[2\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[1\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[4\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[21\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[20\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[23\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[22\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[17\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[16\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[19\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[18\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[9\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[8\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[11\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[10\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[13\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[12\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[15\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[14\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[7\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[6\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[5\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[29\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[28\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[31\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[30\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[25\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[24\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[27\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[26\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[0\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[10\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[11\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[12\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[13\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[14\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[15\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[16\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[17\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[18\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[19\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[1\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[20\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[21\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[22\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[23\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[24\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[25\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[26\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[27\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[28\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[29\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[2\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[30\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[31\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[3\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[4\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[5\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[6\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[7\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[8\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[9\] " "Node \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf" 34 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3426 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3457 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3488 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3519 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3550 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3581 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3612 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3643 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3674 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3705 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3736 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3767 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3798 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3829 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3860 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3891 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3922 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3953 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3984 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4015 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4046 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4077 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4108 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4139 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4170 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4201 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4232 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4263 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4294 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4325 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4356 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4387 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4418 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4449 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4480 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4511 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4542 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4573 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4604 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4635 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4666 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4697 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4728 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4759 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4790 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4821 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4852 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4883 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4914 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4945 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 4976 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5007 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5038 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5069 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5100 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5131 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5162 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5193 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5224 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5255 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5286 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5317 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5348 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5379 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5410 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5441 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5472 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5503 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5534 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5565 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5596 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5627 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5658 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5689 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5720 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a184 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5751 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a185 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5782 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a186 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5813 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a187 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5844 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a188 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5875 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a189 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5906 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a190 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5937 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a191 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5968 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a192 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 5999 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a193 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6030 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a194 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6061 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a195 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6092 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a196 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6123 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a197 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6154 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a198 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6185 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a199 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6216 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a200 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6247 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a201 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6278 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a202 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6309 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a203 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6340 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a204 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6371 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a205 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6402 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a206 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6433 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a207 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6464 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a208 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6495 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a209 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6526 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a210 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6557 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a211 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6588 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a212 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6619 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a213 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6650 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a214 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6681 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a215 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6712 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a216 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6743 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a217 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6774 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a218 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6805 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a219 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6836 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a220 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6867 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a221 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6898 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a222 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6929 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a223 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6960 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a224 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 6991 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a225 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7022 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a226 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7053 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a227 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7084 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a228 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7115 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a229 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7146 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a230 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7177 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a231 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7208 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a232 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7239 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a233 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7270 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a234 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7301 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a235 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7332 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a236 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7363 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a237 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7394 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a238 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7425 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a239 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7456 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a240 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7487 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a241 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7518 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a242 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7549 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a243 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7580 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a244 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7611 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a245 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7642 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a246 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7673 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a247 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7704 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a248 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7735 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a249 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7766 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a250 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7797 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a251 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7828 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a252 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7859 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a253 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7890 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a254 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7921 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a255 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7952 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a256 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 7983 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a257 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8014 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a258 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8045 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a259 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8076 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a260 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8107 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a261 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8138 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a262 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8169 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a263 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8200 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a264 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8231 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a265 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8262 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a266 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8293 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a267 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8324 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a268 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8355 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a269 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8386 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a270 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8417 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a271 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8448 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a272 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8479 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a273 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8510 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a274 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8541 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a275 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8572 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a276 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8603 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a277 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8634 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a278 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8665 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a279 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8696 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a280 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8727 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a281 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8758 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a282 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8789 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a283 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8820 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a284 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8851 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a285 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8882 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a286 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8913 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a287 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8944 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a288 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 8975 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a289 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9006 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a290 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9037 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a291 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9068 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a292 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9099 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a293 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9130 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a294 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9161 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a295 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9192 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a296 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9223 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a297 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9254 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a298 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9285 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a299 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9316 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a300 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9347 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a301 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9378 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a302 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9409 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a303 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9440 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a304 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9471 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a305 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9502 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a306 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9533 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a307 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9564 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a308 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9595 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a309 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9626 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a310 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9657 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a311 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9688 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a312 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9719 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a313 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9750 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a314 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9781 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a315 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9812 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a316 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9843 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a317 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9874 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a318 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9905 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a319 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9936 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a320 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9967 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a321 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 9998 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a322 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10029 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a323 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10060 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a324 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10091 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a325 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10122 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a326 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10153 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a0 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 47 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a1 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 78 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a2 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 109 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a3 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 140 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a4 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 171 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a5 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 202 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a6 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 233 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a7 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 264 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a8 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 295 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a9 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 326 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a10 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 357 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a11 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 388 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a12 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 419 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a13 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 450 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a14 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 481 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a15 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 512 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a16 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 543 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a17 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 574 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a18 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 605 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a19 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 636 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a20 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 667 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a21 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 698 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a22 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 729 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a23 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 760 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a24 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 791 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a25 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 822 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a26 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 853 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a27 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 884 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a28 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 915 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a29 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 946 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a30 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 977 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a31 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1008 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a32 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1039 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a33 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1070 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a34 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1101 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a35 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1132 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a36 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1163 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a37 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1194 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a38 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1225 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a39 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1256 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a40 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1287 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a41 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1318 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a42 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1349 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a43 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1380 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a44 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1411 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a45 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1442 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a46 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1473 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a47 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1504 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a48 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1535 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a49 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1566 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a50 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1597 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a51 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1628 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a52 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1659 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a53 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1690 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a54 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1721 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a55 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1752 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a56 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1783 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a57 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1814 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a58 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1845 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a59 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1876 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a60 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1907 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a61 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1938 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a62 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 1969 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a63 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2000 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a64 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2031 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a65 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2062 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a66 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2093 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a67 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2124 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a68 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2155 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a69 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2186 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a70 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2217 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a71 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2248 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a72 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2279 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a73 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2310 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a74 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2341 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a75 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2372 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a76 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2403 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a77 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2434 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a78 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2465 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a79 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2496 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a80 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2527 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a81 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2558 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a82 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2589 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a83 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2620 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a84 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2651 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a85 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2682 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a86 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2713 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a87 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2744 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a88 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2775 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a89 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2806 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a90 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2837 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a91 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2868 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a92 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2899 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a93 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2930 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a94 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2961 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a95 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 2992 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a96 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3023 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a97 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3054 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a98 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3085 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a99 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3116 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3147 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3178 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3209 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3240 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3271 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3302 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3333 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3364 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 3395 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a327 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10184 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a328 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10215 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a329 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10246 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a330 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10277 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a331 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10308 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a332 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10339 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a333 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10370 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a334 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10401 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a335 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10432 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a336 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10463 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a337 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10494 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a338 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10525 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a339 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10556 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a340 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10587 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a341 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10618 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a342 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10649 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a343 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10680 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a344 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10711 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a345 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10742 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a346 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10773 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a347 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10804 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a348 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10835 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a349 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10866 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a350 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10897 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a351 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10928 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a352 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10959 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a353 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 10990 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a354 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11021 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a355 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11052 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a356 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11083 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a357 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11114 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a358 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11145 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a359 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11176 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a360 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11207 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a361 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11238 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a362 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11269 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a363 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11300 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a364 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11331 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a365 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11362 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a366 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11393 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a367 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11424 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a368 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11455 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a369 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11486 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a370 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11517 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a371 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11548 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a372 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11579 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a373 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11610 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a374 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11641 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a375 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11672 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a376 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11703 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a377 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11734 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a378 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11765 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a379 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11796 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a380 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11827 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a381 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11858 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a382 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11889 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a383 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11920 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a384 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11951 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a385 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 11982 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a386 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12013 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a387 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12044 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a388 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12075 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a389 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12106 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a390 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12137 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a391 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12168 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a392 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12199 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a393 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12230 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a394 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12261 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a395 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12292 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a396 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12323 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a397 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12354 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a398 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12385 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a399 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12416 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a400 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12447 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a401 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12478 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a402 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12509 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a403 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12540 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a404 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12571 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a405 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12602 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a406 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12633 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a407 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12664 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a408 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12695 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a409 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12726 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a410 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12757 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a411 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12788 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a412 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12819 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a413 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12850 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a414 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12881 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a415 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12912 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a416 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12943 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a417 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 12974 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a418 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13005 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a419 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13036 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a420 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13067 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a421 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13098 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a422 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13129 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a423 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13160 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a424 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13191 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a425 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13222 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a426 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13253 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a427 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13284 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a428 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13315 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a429 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13346 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a430 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13377 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a431 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13408 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a432 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13439 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a433 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13470 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a434 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13501 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a435 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_6i24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_6i24.tdf" 13532 2 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6i24:auto_generated\|ram_block1a435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549095531 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1622549095531 ""}  } { { "c:/intelfpga_lite/17.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1622549095531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622549095568 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1622549095568 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1622549102099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/output_files/SistemaRiscV.fit.smsg " "Generated suppressed messages file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/output_files/SistemaRiscV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622549102465 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5510 " "Peak virtual memory: 5510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622549102628 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 01 14:05:02 2021 " "Processing ended: Tue Jun 01 14:05:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622549102628 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622549102628 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622549102628 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622549102628 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622549103352 ""}
