<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
main.tsi -timegroups -s 2 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf xem6010.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - hi_in&lt;0&gt; does not clock data to hi_out&lt;1&gt;</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X30Y4.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.430</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>1.365</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y4.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y4.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.755</twRouteDel><twTotDel>1.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X31Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.466</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>1.322</twTotPathDel><twClkSkew dest = "0.119" src = "0.126">0.007</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y4.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y4.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.683</twRouteDel><twTotDel>1.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X30Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.876</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>1.099</twTotPathDel><twClkSkew dest = "0.306" src = "0.126">-0.180</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y3.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y4.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X30Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew dest = "0.117" src = "0.000">-0.117</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y3.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X30Y4.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.582</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y4.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X31Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.652</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>0.652</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y4.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="20"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="22" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.830" period="20.830" constraintValue="20.830" deviceLimit="4.000" freqLimit="250.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="24" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>25977</twItemCnt><twErrCntSetup>39</twErrCntSetup><twErrCntEndPt>39</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>349</twEndPtCnt><twPathErrCnt>22610</twPathErrCnt><twMinPer>438.700</twMinPer></twConstHead><twPathRptBanner iPaths="2825" iCriticalPaths="2822" sType="EndPoint">Paths for end point WS2812controller/GRB_reg_7 (SLICE_X35Y90.D5), 2825 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.449</twSlack><twSrc BELType="FF">DAC_register_8_7</twSrc><twDest BELType="FF">WS2812controller/GRB_reg_7</twDest><twTotPathDel>8.399</twTotPathDel><twClkSkew dest = "2.347" src = "14.689">12.342</twClkSkew><twDelConst>0.477</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_7</twSrc><twDest BELType='FF'>WS2812controller/GRB_reg_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="59.523">dataclk</twSrcClk><twPathDel><twSite>SLICE_X20Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_register_8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>DAC_register_8&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;6&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_8&lt;12&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_thresh_8&lt;11&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output161</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>DAC_output_8/HPF_output&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y80.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twComp><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lut&lt;4&gt;</twBEL><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>DAC_output_8/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_out&lt;7&gt;</twComp><twBEL>Mmux_TTL_out&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>TTL_out_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WS2812controller/GRB_reg&lt;1&gt;</twComp><twBEL>WS2812controller/Mmux__n0136251</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>WS2812controller/Mmux__n013625</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>WS2812controller/GRB_reg&lt;1&gt;</twComp><twBEL>WS2812controller/Mmux__n0136252</twBEL><twBEL>WS2812controller/GRB_reg_7</twBEL></twPathDel><twLogDel>3.222</twLogDel><twRouteDel>5.177</twRouteDel><twTotDel>8.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.436</twSlack><twSrc BELType="FF">DAC_register_8_7</twSrc><twDest BELType="FF">WS2812controller/GRB_reg_7</twDest><twTotPathDel>8.386</twTotPathDel><twClkSkew dest = "2.347" src = "14.689">12.342</twClkSkew><twDelConst>0.477</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_7</twSrc><twDest BELType='FF'>WS2812controller/GRB_reg_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="59.523">dataclk</twSrcClk><twPathDel><twSite>SLICE_X20Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_register_8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>DAC_register_8&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;6&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_8&lt;12&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_thresh_8&lt;11&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output161</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>DAC_output_8/HPF_output&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y80.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twComp><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lutdi4</twBEL><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>DAC_output_8/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_out&lt;7&gt;</twComp><twBEL>Mmux_TTL_out&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>TTL_out_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WS2812controller/GRB_reg&lt;1&gt;</twComp><twBEL>WS2812controller/Mmux__n0136251</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>WS2812controller/Mmux__n013625</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>WS2812controller/GRB_reg&lt;1&gt;</twComp><twBEL>WS2812controller/Mmux__n0136252</twBEL><twBEL>WS2812controller/GRB_reg_7</twBEL></twPathDel><twLogDel>3.209</twLogDel><twRouteDel>5.177</twRouteDel><twTotDel>8.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.390</twSlack><twSrc BELType="FF">DAC_register_8_7</twSrc><twDest BELType="FF">WS2812controller/GRB_reg_7</twDest><twTotPathDel>8.340</twTotPathDel><twClkSkew dest = "2.347" src = "14.689">12.342</twClkSkew><twDelConst>0.477</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_7</twSrc><twDest BELType='FF'>WS2812controller/GRB_reg_7</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="59.523">dataclk</twSrcClk><twPathDel><twSite>SLICE_X20Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_register_8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>DAC_register_8&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;6&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_8&lt;12&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;6&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output91</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>DAC_output_8/HPF_output&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;3&gt;</twComp><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lut&lt;1&gt;</twBEL><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twComp><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp><twBEL>DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>DAC_output_8/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_out&lt;7&gt;</twComp><twBEL>Mmux_TTL_out&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>TTL_out_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WS2812controller/GRB_reg&lt;1&gt;</twComp><twBEL>WS2812controller/Mmux__n0136251</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>WS2812controller/Mmux__n013625</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>WS2812controller/GRB_reg&lt;1&gt;</twComp><twBEL>WS2812controller/Mmux__n0136252</twBEL><twBEL>WS2812controller/GRB_reg_7</twBEL></twPathDel><twLogDel>3.377</twLogDel><twRouteDel>4.963</twRouteDel><twTotDel>8.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2821" iCriticalPaths="2821" sType="EndPoint">Paths for end point WS2812controller/GRB_reg_4 (SLICE_X53Y71.B6), 2821 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.302</twSlack><twSrc BELType="FF">DAC_register_5_0</twSrc><twDest BELType="FF">WS2812controller/GRB_reg_4</twDest><twTotPathDel>8.268</twTotPathDel><twClkSkew dest = "2.366" src = "14.692">12.326</twClkSkew><twDelConst>0.477</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_5_0</twSrc><twDest BELType='FF'>WS2812controller/GRB_reg_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X56Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="59.523">dataclk</twSrcClk><twPathDel><twSite>SLICE_X56Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_5&lt;0&gt;</twComp><twBEL>DAC_register_5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>DAC_register_5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_register_5&lt;2&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_lut&lt;2&gt;</twBEL><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_5&lt;0&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_5&lt;7&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_5&lt;6&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_5/n0206&lt;17&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>DAC_output_5/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_5/HPF_output&lt;2&gt;</twComp><twBEL>DAC_output_5/Mmux_HPF_output91</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>DAC_output_5/HPF_output&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lut&lt;1&gt;</twBEL><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_out&lt;4&gt;</twComp><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>DAC_output_5/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_out&lt;4&gt;</twComp><twBEL>Mmux_TTL_out&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>TTL_out_4_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>WS2812controller/GRB_reg&lt;4&gt;</twComp><twBEL>WS2812controller/Mmux__n0136221</twBEL><twBEL>WS2812controller/GRB_reg_4</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>4.932</twRouteDel><twTotDel>8.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.265</twSlack><twSrc BELType="FF">DAC_register_5_0</twSrc><twDest BELType="FF">WS2812controller/GRB_reg_4</twDest><twTotPathDel>8.231</twTotPathDel><twClkSkew dest = "2.366" src = "14.692">12.326</twClkSkew><twDelConst>0.477</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_5_0</twSrc><twDest BELType='FF'>WS2812controller/GRB_reg_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X56Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="59.523">dataclk</twSrcClk><twPathDel><twSite>SLICE_X56Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_5&lt;0&gt;</twComp><twBEL>DAC_register_5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>DAC_register_5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_register_5&lt;2&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_lut&lt;2&gt;</twBEL><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_5&lt;0&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_5&lt;7&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_5&lt;6&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_5/n0206&lt;17&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>DAC_output_5/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_5/HPF_output&lt;2&gt;</twComp><twBEL>DAC_output_5/Mmux_HPF_output91</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>DAC_output_5/HPF_output&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lutdi1</twBEL><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_out&lt;4&gt;</twComp><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>DAC_output_5/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_out&lt;4&gt;</twComp><twBEL>Mmux_TTL_out&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>TTL_out_4_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>WS2812controller/GRB_reg&lt;4&gt;</twComp><twBEL>WS2812controller/Mmux__n0136221</twBEL><twBEL>WS2812controller/GRB_reg_4</twBEL></twPathDel><twLogDel>3.299</twLogDel><twRouteDel>4.932</twRouteDel><twTotDel>8.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.216</twSlack><twSrc BELType="FF">DAC_register_5_0</twSrc><twDest BELType="FF">WS2812controller/GRB_reg_4</twDest><twTotPathDel>8.182</twTotPathDel><twClkSkew dest = "2.366" src = "14.692">12.326</twClkSkew><twDelConst>0.477</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_5_0</twSrc><twDest BELType='FF'>WS2812controller/GRB_reg_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X56Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="59.523">dataclk</twSrcClk><twPathDel><twSite>SLICE_X56Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_5&lt;0&gt;</twComp><twBEL>DAC_register_5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>DAC_register_5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_register_5&lt;2&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_lut&lt;2&gt;</twBEL><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_5&lt;0&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_5&lt;7&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_5&lt;6&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_5/n0206&lt;17&gt;</twComp><twBEL>DAC_output_5/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>DAC_output_5/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_5/HPF_output&lt;7&gt;</twComp><twBEL>DAC_output_5/Mmux_HPF_output141</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>DAC_output_5/HPF_output&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lutdi3</twBEL><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_out&lt;4&gt;</twComp><twBEL>DAC_output_5/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>DAC_output_5/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_out&lt;4&gt;</twComp><twBEL>Mmux_TTL_out&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>TTL_out_4_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>WS2812controller/GRB_reg&lt;4&gt;</twComp><twBEL>WS2812controller/Mmux__n0136221</twBEL><twBEL>WS2812controller/GRB_reg_4</twBEL></twPathDel><twLogDel>3.223</twLogDel><twRouteDel>4.959</twRouteDel><twTotDel>8.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2821" iCriticalPaths="2821" sType="EndPoint">Paths for end point WS2812controller/GRB_reg_3 (SLICE_X25Y66.D6), 2821 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.013</twSlack><twSrc BELType="FF">DAC_register_4_4</twSrc><twDest BELType="FF">WS2812controller/GRB_reg_3</twDest><twTotPathDel>7.992</twTotPathDel><twClkSkew dest = "2.400" src = "14.713">12.313</twClkSkew><twDelConst>0.477</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_4_4</twSrc><twDest BELType='FF'>WS2812controller/GRB_reg_3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X14Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="59.523">dataclk</twSrcClk><twPathDel><twSite>SLICE_X14Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp><twBEL>DAC_register_4_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_register_4&lt;0&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_lut&lt;6&gt;</twBEL><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_4&lt;7&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>data_stream_TTL_out&lt;3&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>DAC_output_4/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/HPF_output&lt;2&gt;</twComp><twBEL>DAC_output_4/Mmux_HPF_output91</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>DAC_output_4/HPF_output&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp><twBEL>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lut&lt;1&gt;</twBEL><twBEL>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp><twBEL>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>data_stream_TTL_out&lt;3&gt;</twComp><twBEL>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_output_4/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>data_stream_TTL_out&lt;3&gt;</twComp><twBEL>Mmux_TTL_out&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>TTL_out_3_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>WS2812controller/GRB_reg&lt;3&gt;</twComp><twBEL>WS2812controller/Mmux__n0136211</twBEL><twBEL>WS2812controller/GRB_reg_3</twBEL></twPathDel><twLogDel>3.234</twLogDel><twRouteDel>4.758</twRouteDel><twTotDel>7.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-19.976</twSlack><twSrc BELType="FF">DAC_register_4_4</twSrc><twDest BELType="FF">WS2812controller/GRB_reg_3</twDest><twTotPathDel>7.955</twTotPathDel><twClkSkew dest = "2.400" src = "14.713">12.313</twClkSkew><twDelConst>0.477</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_4_4</twSrc><twDest BELType='FF'>WS2812controller/GRB_reg_3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X14Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="59.523">dataclk</twSrcClk><twPathDel><twSite>SLICE_X14Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp><twBEL>DAC_register_4_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_register_4&lt;0&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_lut&lt;6&gt;</twBEL><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_4&lt;7&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>data_stream_TTL_out&lt;3&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>DAC_output_4/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/HPF_output&lt;2&gt;</twComp><twBEL>DAC_output_4/Mmux_HPF_output91</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>DAC_output_4/HPF_output&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp><twBEL>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lutdi1</twBEL><twBEL>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp><twBEL>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>data_stream_TTL_out&lt;3&gt;</twComp><twBEL>DAC_output_4/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_output_4/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>data_stream_TTL_out&lt;3&gt;</twComp><twBEL>Mmux_TTL_out&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>TTL_out_3_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>WS2812controller/GRB_reg&lt;3&gt;</twComp><twBEL>WS2812controller/Mmux__n0136211</twBEL><twBEL>WS2812controller/GRB_reg_3</twBEL></twPathDel><twLogDel>3.197</twLogDel><twRouteDel>4.758</twRouteDel><twTotDel>7.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-19.928</twSlack><twSrc BELType="FF">DAC_register_4_4</twSrc><twDest BELType="FF">WS2812controller/GRB_reg_3</twDest><twTotPathDel>7.907</twTotPathDel><twClkSkew dest = "2.400" src = "14.713">12.313</twClkSkew><twDelConst>0.477</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_4_4</twSrc><twDest BELType='FF'>WS2812controller/GRB_reg_3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X14Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="59.523">dataclk</twSrcClk><twPathDel><twSite>SLICE_X14Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp><twBEL>DAC_register_4_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_register_4&lt;0&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_lut&lt;6&gt;</twBEL><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_4&lt;7&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>data_stream_TTL_out&lt;3&gt;</twComp><twBEL>DAC_output_4/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>DAC_output_4/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_thresh_4&lt;3&gt;</twComp><twBEL>DAC_output_4/Mmux_HPF_output111</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>DAC_output_4/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;3&gt;</twComp><twBEL>DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lutdi2</twBEL><twBEL>DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DAC_register_4&lt;3&gt;</twComp><twBEL>DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_thresh_4&lt;11&gt;</twComp><twBEL>DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>DAC_output_4/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>data_stream_TTL_out&lt;3&gt;</twComp><twBEL>Mmux_TTL_out&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>TTL_out_3_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>WS2812controller/GRB_reg&lt;3&gt;</twComp><twBEL>WS2812controller/Mmux__n0136211</twBEL><twBEL>WS2812controller/GRB_reg_3</twBEL></twPathDel><twLogDel>3.138</twLogDel><twRouteDel>4.769</twRouteDel><twTotDel>7.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point WS2812controller/led_bit (SLICE_X40Y88.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">WS2812controller/led_bit</twSrc><twDest BELType="FF">WS2812controller/led_bit</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>WS2812controller/led_bit</twSrc><twDest BELType='FF'>WS2812controller/led_bit</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X40Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>WS2812controller/led_bit</twComp><twBEL>WS2812controller/led_bit</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>WS2812controller/led_bit</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>WS2812controller/led_bit</twComp><twBEL>WS2812controller/led_bit_rstpot</twBEL><twBEL>WS2812controller/led_bit</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point WS2812controller/LED_reset (SLICE_X39Y91.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">WS2812controller/LED_reset</twSrc><twDest BELType="FF">WS2812controller/LED_reset</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>WS2812controller/LED_reset</twSrc><twDest BELType='FF'>WS2812controller/LED_reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X39Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>WS2812controller/LED_reset</twComp><twBEL>WS2812controller/LED_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>WS2812controller/LED_reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>WS2812controller/LED_reset</twComp><twBEL>WS2812controller/LED_reset_rstpot</twBEL><twBEL>WS2812controller/LED_reset</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point WS2812controller/GRB_state_0 (SLICE_X29Y93.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">WS2812controller/GRB_state_0</twSrc><twDest BELType="FF">WS2812controller/GRB_state_0</twDest><twTotPathDel>0.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>WS2812controller/GRB_state_0</twSrc><twDest BELType='FF'>WS2812controller/GRB_state_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>WS2812controller/GRB_state&lt;3&gt;</twComp><twBEL>WS2812controller/GRB_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>WS2812controller/GRB_state&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>WS2812controller/GRB_state&lt;3&gt;</twComp><twBEL>WS2812controller/Mcount_GRB_state_xor&lt;0&gt;11_INV_0</twBEL><twBEL>WS2812controller/GRB_state_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.048</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="51" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="52" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twConstName><twItemCnt>42975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7750</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.343</twMinPer></twConstHead><twPathRptBanner iPaths="48" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[3].fdreout0 (OLOGIC_X20Y2.D1), 48 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.487</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[3].fdreout0</twDest><twTotPathDel>16.735</twTotPathDel><twClkSkew dest = "1.170" src = "0.643">-0.527</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.746</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>poa0/ok2&lt;16&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.337</twDelInfo><twComp>host/core0/core0/hi_busy_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp><twBEL>wireOR/ok2&lt;88&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ok2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.044</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twLogDel>2.635</twLogDel><twRouteDel>14.100</twRouteDel><twTotDel>16.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.983</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_7</twSrc><twDest BELType="FF">host/delays[3].fdreout0</twDest><twTotPathDel>16.242</twTotPathDel><twClkSkew dest = "1.170" src = "0.640">-0.530</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_7</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.777</twDelInfo><twComp>ok1&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.337</twDelInfo><twComp>host/core0/core0/hi_busy_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp><twBEL>wireOR/ok2&lt;88&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ok2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.044</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twLogDel>2.380</twLogDel><twRouteDel>13.862</twRouteDel><twTotDel>16.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.106</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_4</twSrc><twDest BELType="FF">host/delays[3].fdreout0</twDest><twTotPathDel>16.116</twTotPathDel><twClkSkew dest = "1.170" src = "0.643">-0.527</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_4</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">3.651</twDelInfo><twComp>ok1&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.337</twDelInfo><twComp>host/core0/core0/hi_busy_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp><twBEL>wireOR/ok2&lt;88&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ok2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.044</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twLogDel>2.380</twLogDel><twRouteDel>13.736</twRouteDel><twTotDel>16.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[15].fdreout0 (OLOGIC_X25Y1.D1), 30 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.704</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[15].fdreout0</twDest><twTotPathDel>16.518</twTotPathDel><twClkSkew dest = "1.170" src = "0.643">-0.527</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[15].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.746</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>poa0/ok2&lt;16&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.142</twDelInfo><twComp>host/core0/core0/hi_busy_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;91&gt;4</twComp><twBEL>wireOR/ok2&lt;100&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>ok2&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>wireOR/ok2&lt;91&gt;4</twComp><twBEL>host/core0/core0/Mmux_hi_dataout171</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.118</twDelInfo><twComp>host/okCH&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout0</twBEL></twPathDel><twLogDel>2.713</twLogDel><twRouteDel>13.805</twRouteDel><twTotDel>16.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.200</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_7</twSrc><twDest BELType="FF">host/delays[15].fdreout0</twDest><twTotPathDel>16.025</twTotPathDel><twClkSkew dest = "1.170" src = "0.640">-0.530</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_7</twSrc><twDest BELType='FF'>host/delays[15].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.777</twDelInfo><twComp>ok1&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.142</twDelInfo><twComp>host/core0/core0/hi_busy_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;91&gt;4</twComp><twBEL>wireOR/ok2&lt;100&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>ok2&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>wireOR/ok2&lt;91&gt;4</twComp><twBEL>host/core0/core0/Mmux_hi_dataout171</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.118</twDelInfo><twComp>host/okCH&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout0</twBEL></twPathDel><twLogDel>2.458</twLogDel><twRouteDel>13.567</twRouteDel><twTotDel>16.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.323</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_4</twSrc><twDest BELType="FF">host/delays[15].fdreout0</twDest><twTotPathDel>15.899</twTotPathDel><twClkSkew dest = "1.170" src = "0.643">-0.527</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_4</twSrc><twDest BELType='FF'>host/delays[15].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">3.651</twDelInfo><twComp>ok1&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.142</twDelInfo><twComp>host/core0/core0/hi_busy_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;91&gt;4</twComp><twBEL>wireOR/ok2&lt;100&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>ok2&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>wireOR/ok2&lt;91&gt;4</twComp><twBEL>host/core0/core0/Mmux_hi_dataout171</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.118</twDelInfo><twComp>host/okCH&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout0</twBEL></twPathDel><twLogDel>2.458</twLogDel><twRouteDel>13.441</twRouteDel><twTotDel>15.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[13].fdreout0 (OLOGIC_X21Y2.D1), 30 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.783</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[13].fdreout0</twDest><twTotPathDel>16.438</twTotPathDel><twClkSkew dest = "1.169" src = "0.643">-0.526</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[13].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X21Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.746</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>poa0/ok2&lt;16&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.369</twDelInfo><twComp>host/core0/core0/hi_busy_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;16&gt;</twComp><twBEL>wireOR/ok2&lt;98&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ok2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;16&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X21Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.013</twDelInfo><twComp>host/okCH&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X21Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;13&gt;</twComp><twBEL>host/delays[13].fdreout0</twBEL></twPathDel><twLogDel>2.635</twLogDel><twRouteDel>13.803</twRouteDel><twTotDel>16.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.279</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_7</twSrc><twDest BELType="FF">host/delays[13].fdreout0</twDest><twTotPathDel>15.945</twTotPathDel><twClkSkew dest = "1.169" src = "0.640">-0.529</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_7</twSrc><twDest BELType='FF'>host/delays[13].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.777</twDelInfo><twComp>ok1&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.369</twDelInfo><twComp>host/core0/core0/hi_busy_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;16&gt;</twComp><twBEL>wireOR/ok2&lt;98&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ok2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;16&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X21Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.013</twDelInfo><twComp>host/okCH&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X21Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;13&gt;</twComp><twBEL>host/delays[13].fdreout0</twBEL></twPathDel><twLogDel>2.380</twLogDel><twRouteDel>13.565</twRouteDel><twTotDel>15.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.402</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_4</twSrc><twDest BELType="FF">host/delays[13].fdreout0</twDest><twTotPathDel>15.819</twTotPathDel><twClkSkew dest = "1.169" src = "0.643">-0.526</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_4</twSrc><twDest BELType='FF'>host/delays[13].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">3.651</twDelInfo><twComp>ok1&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.369</twDelInfo><twComp>host/core0/core0/hi_busy_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;16&gt;</twComp><twBEL>wireOR/ok2&lt;98&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ok2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;16&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X21Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.013</twDelInfo><twComp>host/okCH&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X21Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;13&gt;</twComp><twBEL>host/delays[13].fdreout0</twBEL></twPathDel><twLogDel>2.380</twLogDel><twRouteDel>13.439</twRouteDel><twTotDel>15.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/c0/t_count_12 (SLICE_X14Y4.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">host/core0/core0/a0/c0/baud_en</twSrc><twDest BELType="FF">host/core0/core0/a0/c0/t_count_12</twDest><twTotPathDel>0.267</twTotPathDel><twClkSkew dest = "0.073" src = "0.068">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/c0/baud_en</twSrc><twDest BELType='FF'>host/core0/core0/a0/c0/t_count_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X13Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/core0/core0/a0/c0/baud_en</twComp><twBEL>host/core0/core0/a0/c0/baud_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y4.CE</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>host/core0/core0/a0/c0/baud_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y4.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>host/core0/core0/a0/c0/t_count&lt;12&gt;</twComp><twBEL>host/core0/core0/a0/c0/t_count_12</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y20.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/address_loop[0].pc_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.267</twTotPathDel><twClkSkew dest = "0.066" src = "0.063">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/address_loop[0].pc_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_PC0</twComp><twBEL>host/core0/core0/a0/pc0/address_loop[0].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>host/core0/core0/a0/pico_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.133</twRouteDel><twTotDel>0.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y20.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/address_loop[1].pc_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.066" src = "0.063">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/address_loop[1].pc_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_PC0</twComp><twBEL>host/core0/core0/a0/pc0/address_loop[1].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y20.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>host/core0/core0/a0/pico_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y20.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="79" type="MINPERIOD" name="Tdcmper_PSCLK" slack="14.840" period="20.830" constraintValue="20.830" deviceLimit="5.990" freqLimit="166.945" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X1Y38.CLKA" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X3Y46.CLKA" clockNet="ok1&lt;24&gt;"/></twPinLimitRpt></twConst><twConst anchorID="82" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;</twConstName><twItemCnt>13623</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1298</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.760</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (SLICE_X5Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twTotPathDel>5.155</twTotPathDel><twClkSkew dest = "1.996" src = "2.458">0.462</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X12Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">3.314</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>4.177</twRouteDel><twTotDel>5.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.494</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twTotPathDel>6.081</twTotPathDel><twClkSkew dest = "0.589" src = "0.671">0.082</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">3.314</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>5.149</twRouteDel><twTotDel>6.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1 (SLICE_X23Y99.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.294</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twDest><twTotPathDel>4.389</twTotPathDel><twClkSkew dest = "2.004" src = "2.458">0.454</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X12Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1_rstpot</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>3.305</twRouteDel><twTotDel>4.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.268</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twDest><twTotPathDel>5.315</twTotPathDel><twClkSkew dest = "0.597" src = "0.671">0.074</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1_rstpot</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>4.277</twRouteDel><twTotDel>5.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH (SLICE_X23Y99.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.403</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH</twDest><twTotPathDel>4.280</twTotPathDel><twClkSkew dest = "2.004" src = "2.458">0.454</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X12Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_rstpot</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>3.305</twRouteDel><twTotDel>4.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.377</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH</twDest><twTotPathDel>5.206</twTotPathDel><twClkSkew dest = "0.597" src = "0.671">0.074</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_rstpot</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH</twBEL></twPathDel><twLogDel>0.929</twLogDel><twRouteDel>4.277</twRouteDel><twTotDel>5.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE (SLICE_X16Y84.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_rstpot</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>81.9</twPctLog><twPctRoute>18.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4 (SLICE_X12Y98.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux1131</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4 (SLICE_X4Y87.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y87.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_rstpot</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X34Y84.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="105" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="106"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="107" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="108" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /         1.5625 HIGH 50%;</twConstName><twItemCnt>4315</twItemCnt><twErrCntSetup>9</twErrCntSetup><twErrCntEndPt>9</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2048</twEndPtCnt><twPathErrCnt>9</twPathErrCnt><twMinPer>3919.360</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X7Y78.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.228</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twDest><twTotPathDel>1.665</twTotPathDel><twClkSkew dest = "4.527" src = "14.711">10.184</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X6Y78.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;8&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twBEL></twPathDel><twLogDel>0.840</twLogDel><twRouteDel>0.825</twRouteDel><twTotDel>1.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6 (SLICE_X7Y78.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.180</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "4.527" src = "14.711">10.184</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X6Y78.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;6&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6</twBEL></twPathDel><twLogDel>0.840</twLogDel><twRouteDel>0.777</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (SLICE_X7Y78.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.089</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twDest><twTotPathDel>1.526</twTotPathDel><twClkSkew dest = "4.527" src = "14.711">10.184</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X6Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>0.737</twRouteDel><twTotDel>1.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /
        1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29 (SLICE_X2Y69.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.072" src = "0.068">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y69.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr&lt;29&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28 (SLICE_X2Y69.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28</twDest><twTotPathDel>0.262</twTotPathDel><twClkSkew dest = "0.072" src = "0.068">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y69.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr&lt;29&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_27 (SLICE_X2Y69.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_27</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.072" src = "0.068">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y69.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr&lt;29&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_27</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="124"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /
        1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y24.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="127" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y28.CLKB" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="128" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;</twConstName><twItemCnt>10903622</twItemCnt><twErrCntSetup>73</twErrCntSetup><twErrCntEndPt>74</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7447</twEndPtCnt><twPathErrCnt>9522446</twPathErrCnt><twMinPer>17.939</twMinPer></twConstHead><twPathRptBanner iPaths="1767147" iCriticalPaths="1712604" sType="EndPoint">Paths for end point DAC_output_1/DAC_DIN (SLICE_X33Y101.A5), 1767147 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.035</twSlack><twSrc BELType="FF">DAC_register_1_1</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>17.869</twTotPathDel><twClkSkew dest = "0.588" src = "0.623">0.035</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_1_1</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X26Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_1&lt;0&gt;</twComp><twBEL>DAC_register_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>DAC_register_1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y101.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y102.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>DAC_register_1&lt;0&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>DAC_output_1/n0206&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/HPF_output&lt;7&gt;</twComp><twBEL>DAC_output_1/Mmux_multiplier_in151</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y105.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y106.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y107.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y108.B2</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_663_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y106.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y106.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_681_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_731_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_723_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_753_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;13&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;13&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>DAC_output_1/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>DAC_output_1/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o14</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>4.953</twLogDel><twRouteDel>12.916</twRouteDel><twTotDel>17.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.995</twSlack><twSrc BELType="FF">DAC_register_1_0</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>17.829</twTotPathDel><twClkSkew dest = "0.588" src = "0.623">0.035</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_1_0</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X26Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_1&lt;0&gt;</twComp><twBEL>DAC_register_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>DAC_register_1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y101.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y102.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>DAC_register_1&lt;0&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>DAC_output_1/n0206&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/HPF_output&lt;7&gt;</twComp><twBEL>DAC_output_1/Mmux_multiplier_in151</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y105.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y106.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y107.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y108.B2</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_663_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y106.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y106.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_681_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_731_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_723_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_753_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;13&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;13&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>DAC_output_1/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>DAC_output_1/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o14</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>4.961</twLogDel><twRouteDel>12.868</twRouteDel><twTotDel>17.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.957</twSlack><twSrc BELType="FF">DAC_register_1_3</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>17.793</twTotPathDel><twClkSkew dest = "0.588" src = "0.621">0.033</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_1_3</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X27Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X27Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_register_1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y102.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>DAC_register_1&lt;0&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_lut&lt;5&gt;</twBEL><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>DAC_output_1/n0206&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/HPF_output&lt;7&gt;</twComp><twBEL>DAC_output_1/Mmux_multiplier_in151</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y105.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y106.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y107.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y108.B2</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_663_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y106.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y106.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_681_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_731_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_723_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_753_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;13&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;13&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>DAC_output_1/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>DAC_output_1/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o14</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>5.120</twLogDel><twRouteDel>12.673</twRouteDel><twTotDel>17.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1767147" iCriticalPaths="1621449" sType="EndPoint">Paths for end point DAC_output_2/DAC_DIN (SLICE_X37Y97.A5), 1767147 paths
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.923</twSlack><twSrc BELType="FF">DAC_register_2_1</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>16.769</twTotPathDel><twClkSkew dest = "0.594" src = "0.617">0.023</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_2_1</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X42Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X42Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_2&lt;0&gt;</twComp><twBEL>DAC_register_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>DAC_register_2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_2&lt;0&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_register_2&lt;3&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>DAC_output_2/n0206&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/HPF_output&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_multiplier_in21</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y95.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_lut&lt;8&gt;</twBEL><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_689_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed61</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_668_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_745_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_738_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_708_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;13&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;13&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>DAC_output_2/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>DAC_output_2/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>4.899</twLogDel><twRouteDel>11.870</twRouteDel><twTotDel>16.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.920</twSlack><twSrc BELType="FF">DAC_register_2_1</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>16.766</twTotPathDel><twClkSkew dest = "0.594" src = "0.617">0.023</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_2_1</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X42Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X42Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_2&lt;0&gt;</twComp><twBEL>DAC_register_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>DAC_register_2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_2&lt;0&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_register_2&lt;3&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>DAC_output_2/n0206&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/HPF_output&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_multiplier_in21</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y95.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_lut&lt;8&gt;</twBEL><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>DAC_output_2/subtract_result&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_689_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed61</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_668_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_745_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_738_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_708_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;13&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;13&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>DAC_output_2/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>DAC_output_2/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>4.899</twLogDel><twRouteDel>11.867</twRouteDel><twTotDel>16.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.916</twSlack><twSrc BELType="FF">DAC_register_2_7</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>16.763</twTotPathDel><twClkSkew dest = "0.594" src = "0.616">0.022</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_2_7</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X45Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X45Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp><twBEL>DAC_register_2_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>DAC_register_2&lt;3&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>DAC_output_2/n0206&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/HPF_output&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_multiplier_in21</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y95.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_lut&lt;8&gt;</twBEL><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_689_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed61</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_668_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_745_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_738_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_708_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;13&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;13&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>DAC_output_2/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>DAC_output_2/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>4.965</twLogDel><twRouteDel>11.798</twRouteDel><twTotDel>16.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1104332" iCriticalPaths="1018758" sType="EndPoint">Paths for end point DAC_output_8/DAC_DIN (SLICE_X29Y81.A5), 1104332 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.776</twSlack><twSrc BELType="FF">DAC_register_8_7</twSrc><twDest BELType="FF">DAC_output_8/DAC_DIN</twDest><twTotPathDel>16.628</twTotPathDel><twClkSkew dest = "0.299" src = "0.316">0.017</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_7</twSrc><twDest BELType='FF'>DAC_output_8/DAC_DIN</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X20Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_register_8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>DAC_register_8&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;6&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_8&lt;12&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_8&lt;11&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output151</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y82.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>DAC_output_8/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y82.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y83.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;15&gt;</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y85.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o72</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_731_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_722_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_707_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;14&gt;_3</twBEL><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;14&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>DAC_output_8/DAC_input_scaled&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aux_cmd_B&lt;7&gt;</twComp><twBEL>DAC_output_8/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aux_cmd_B&lt;7&gt;</twComp><twBEL>DAC_output_8/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>DAC_output_8/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_8/DAC_DIN</twBEL></twPathDel><twLogDel>5.061</twLogDel><twRouteDel>11.567</twRouteDel><twTotDel>16.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.773</twSlack><twSrc BELType="FF">DAC_register_8_7</twSrc><twDest BELType="FF">DAC_output_8/DAC_DIN</twDest><twTotPathDel>16.625</twTotPathDel><twClkSkew dest = "0.299" src = "0.316">0.017</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_7</twSrc><twDest BELType='FF'>DAC_output_8/DAC_DIN</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X20Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_register_8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>DAC_register_8&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y81.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>DAC_output_8/n0206&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_8&lt;11&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output151</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y82.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>DAC_output_8/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y82.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y83.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;15&gt;</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y85.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o72</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_731_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_722_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_707_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;14&gt;_3</twBEL><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;14&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>DAC_output_8/DAC_input_scaled&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aux_cmd_B&lt;7&gt;</twComp><twBEL>DAC_output_8/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aux_cmd_B&lt;7&gt;</twComp><twBEL>DAC_output_8/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>DAC_output_8/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_8/DAC_DIN</twBEL></twPathDel><twLogDel>4.858</twLogDel><twRouteDel>11.767</twRouteDel><twTotDel>16.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.726</twSlack><twSrc BELType="FF">DAC_register_8_7</twSrc><twDest BELType="FF">DAC_output_8/DAC_DIN</twDest><twTotPathDel>16.578</twTotPathDel><twClkSkew dest = "0.299" src = "0.316">0.017</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_7</twSrc><twDest BELType='FF'>DAC_output_8/DAC_DIN</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X20Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_register_8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>DAC_register_8&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_register_8&lt;0&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;6&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_8&lt;12&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_8&lt;11&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output151</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y82.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>DAC_output_8/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y82.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y83.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;15&gt;</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_708_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_759_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_753_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y80.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_708_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;13&gt;_3</twBEL><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;13&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.370</twDelInfo><twComp>DAC_output_8/DAC_input_scaled&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aux_cmd_B&lt;7&gt;</twComp><twBEL>DAC_output_8/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>aux_cmd_B&lt;7&gt;</twComp><twBEL>DAC_output_8/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>DAC_output_8/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_8/DAC_DIN</twBEL></twPathDel><twLogDel>5.248</twLogDel><twRouteDel>11.330</twRouteDel><twTotDel>16.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (SLICE_X1Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.042</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8</twDest><twTotPathDel>1.191</twTotPathDel><twClkSkew dest = "14.701" src = "4.517">-10.184</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;8&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;8&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8</twBEL></twPathDel><twLogDel>0.495</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>1.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6 (SLICE_X4Y64.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X4Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;6&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X4Y65.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X4Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y65.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;2&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="153"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="154" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X1Y38.CLKB" clockNet="dataclk"/><twPinLimit anchorID="155" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y46.CLKB" clockNet="dataclk"/><twPinLimit anchorID="156" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" logResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y32.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="157" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="158" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.527</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstOffOut anchorID="160" twDataPathType="twDataPathMaxDelay"><twSlack>3.403</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>1.607</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>6.645</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>7.118</twRouteDel><twTotDel>1.607</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.398</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>3.247</twLogDel><twRouteDel>3.398</twRouteDel><twTotDel>6.645</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstOffOut anchorID="162" twDataPathType="twDataPathMinDelay"><twSlack>4.152</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>1.096</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>3.331</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>1.096</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>1.630</twLogDel><twRouteDel>1.701</twRouteDel><twTotDel>3.331</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="163" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.858</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X5Y40.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstOffIn anchorID="165" twDataPathType="twDataPathMaxDelay"><twSlack>4.472</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_5</twDest><twClkDel>1.306</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp232.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.096</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">3.561</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_5</twBEL></twPathDel><twLogDel>2.232</twLogDel><twRouteDel>7.657</twRouteDel><twTotDel>9.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.058</twRouteDel><twTotDel>1.306</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_2 (SLICE_X5Y40.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstOffIn anchorID="167" twDataPathType="twDataPathMaxDelay"><twSlack>4.487</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_2</twDest><twClkDel>1.306</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp232.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.096</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">3.561</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.334</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_2</twBEL></twPathDel><twLogDel>2.217</twLogDel><twRouteDel>7.657</twRouteDel><twTotDel>9.874</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.058</twRouteDel><twTotDel>1.306</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_3 (SLICE_X5Y40.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffIn anchorID="169" twDataPathType="twDataPathMaxDelay"><twSlack>4.497</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_3</twDest><twClkDel>1.306</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp232.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.096</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">3.561</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_3</twBEL></twPathDel><twLogDel>2.207</twLogDel><twRouteDel>7.657</twRouteDel><twTotDel>9.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.058</twRouteDel><twTotDel>1.306</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_reset (SLICE_X23Y13.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstOffIn anchorID="171" twDataPathType="twDataPathMinDelay"><twSlack>9.050</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_reset</twDest><twClkDel>1.171</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_reset</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp232.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.078</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11</twBEL><twBEL>host/core0/core0/ti_reset</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>2.996</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_reset</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.171</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/block_size_3 (SLICE_X22Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffIn anchorID="173" twDataPathType="twDataPathMinDelay"><twSlack>9.062</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/block_size_3</twDest><twClkDel>1.171</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/block_size&lt;3&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp232.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/block_size&lt;3&gt;</twComp><twBEL>host/core0/core0/state__n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>host/core0/core0/block_size&lt;3&gt;</twComp><twBEL>host/core0/core0/block_size_3</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>2.197</twRouteDel><twTotDel>3.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.171</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/block_size_2 (SLICE_X22Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstOffIn anchorID="175" twDataPathType="twDataPathMinDelay"><twSlack>9.066</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/block_size_2</twDest><twClkDel>1.171</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/block_size&lt;3&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp232.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/block_size&lt;3&gt;</twComp><twBEL>host/core0/core0/state__n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.104</twDelInfo><twComp>host/core0/core0/block_size&lt;3&gt;</twComp><twBEL>host/core0/core0/block_size_2</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>2.197</twRouteDel><twTotDel>3.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.171</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="176" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.766</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_13 (SLICE_X19Y16.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstOffIn anchorID="178" twDataPathType="twDataPathMaxDelay"><twSlack>4.564</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_13</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp232.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.835</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.379</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;13&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_13</twBEL></twPathDel><twLogDel>2.780</twLogDel><twRouteDel>7.034</twRouteDel><twTotDel>9.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_15 (SLICE_X23Y17.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstOffIn anchorID="180" twDataPathType="twDataPathMaxDelay"><twSlack>4.817</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_15</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;16&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp232.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.835</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.126</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;15&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_15</twBEL></twPathDel><twLogDel>2.780</twLogDel><twRouteDel>6.781</twRouteDel><twTotDel>9.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_11 (SLICE_X19Y16.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstOffIn anchorID="182" twDataPathType="twDataPathMaxDelay"><twSlack>4.857</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_11</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp232.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.835</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.086</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;11&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_11</twBEL></twPathDel><twLogDel>2.780</twLogDel><twRouteDel>6.741</twRouteDel><twTotDel>9.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_wireupdate (SLICE_X23Y13.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstOffIn anchorID="184" twDataPathType="twDataPathMinDelay"><twSlack>8.885</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_wireupdate</twDest><twClkDel>1.171</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp232.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11</twBEL><twBEL>host/core0/core0/ti_wireupdate</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>2.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.171</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_reset (SLICE_X23Y13.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstOffIn anchorID="186" twDataPathType="twDataPathMinDelay"><twSlack>8.980</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_reset</twDest><twClkDel>1.171</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_reset</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp232.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.008</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11</twBEL><twBEL>host/core0/core0/ti_reset</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>2.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_reset</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.171</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_4 (SLICE_X10Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstOffIn anchorID="188" twDataPathType="twDataPathMinDelay"><twSlack>8.992</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_4</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp232.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;7&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_4</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.898</twRouteDel><twTotDel>2.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="189" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.764</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_13 (SLICE_X19Y16.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstOffIn anchorID="191" twDataPathType="twDataPathMaxDelay"><twSlack>4.566</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_13</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp232.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.833</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.379</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;13&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_13</twBEL></twPathDel><twLogDel>2.780</twLogDel><twRouteDel>7.032</twRouteDel><twTotDel>9.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_15 (SLICE_X23Y17.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstOffIn anchorID="193" twDataPathType="twDataPathMaxDelay"><twSlack>4.819</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_15</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;16&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp232.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.833</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.126</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;15&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_15</twBEL></twPathDel><twLogDel>2.780</twLogDel><twRouteDel>6.779</twRouteDel><twTotDel>9.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_11 (SLICE_X19Y16.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMaxDelay"><twSlack>4.859</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_11</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp232.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.833</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.086</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;11&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_11</twBEL></twPathDel><twLogDel>2.780</twLogDel><twRouteDel>6.739</twRouteDel><twTotDel>9.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_4 (SLICE_X10Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn anchorID="197" twDataPathType="twDataPathMinDelay"><twSlack>8.975</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_4</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp232.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;7&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_4</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>2.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_7 (SLICE_X10Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn anchorID="199" twDataPathType="twDataPathMinDelay"><twSlack>8.984</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_7</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp232.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;7&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_7</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>2.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_6 (SLICE_X10Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn anchorID="201" twDataPathType="twDataPathMinDelay"><twSlack>8.985</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_6</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp232.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;7&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_6</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>2.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="202" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.146</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_13 (SLICE_X19Y16.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstOffIn anchorID="204" twDataPathType="twDataPathMaxDelay"><twSlack>4.184</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_13</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp232.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.215</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.379</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;13&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_13</twBEL></twPathDel><twLogDel>2.780</twLogDel><twRouteDel>7.414</twRouteDel><twTotDel>10.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_15 (SLICE_X23Y17.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstOffIn anchorID="206" twDataPathType="twDataPathMaxDelay"><twSlack>4.437</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_15</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;16&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp232.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.215</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.126</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;15&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_15</twBEL></twPathDel><twLogDel>2.780</twLogDel><twRouteDel>7.161</twRouteDel><twTotDel>9.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_11 (SLICE_X19Y16.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstOffIn anchorID="208" twDataPathType="twDataPathMaxDelay"><twSlack>4.477</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_11</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp232.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.215</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N2</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.086</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;11&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_11</twBEL></twPathDel><twLogDel>2.780</twLogDel><twRouteDel>7.121</twRouteDel><twTotDel>9.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X21Y16.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstOffIn anchorID="210" twDataPathType="twDataPathMinDelay"><twSlack>9.066</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd2</twDest><twClkDel>1.145</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp232.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.008</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd12</twComp><twBEL>host/core0/core0/state_FSM_FFd2_rstpot</twBEL><twBEL>host/core0/core0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>2.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.971</twRouteDel><twTotDel>1.145</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/block_size_3 (SLICE_X22Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstOffIn anchorID="212" twDataPathType="twDataPathMinDelay"><twSlack>9.126</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/block_size_3</twDest><twClkDel>1.171</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/block_size&lt;3&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp232.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.106</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/block_size&lt;3&gt;</twComp><twBEL>host/core0/core0/state__n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>host/core0/core0/block_size&lt;3&gt;</twComp><twBEL>host/core0/core0/block_size_3</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>2.261</twRouteDel><twTotDel>3.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.171</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_4 (SLICE_X10Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstOffIn anchorID="214" twDataPathType="twDataPathMinDelay"><twSlack>9.127</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_4</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp232.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;7&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_4</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.033</twRouteDel><twTotDel>3.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="215" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.482</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X22Y14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstOffIn anchorID="217" twDataPathType="twDataPathMaxDelay"><twSlack>8.648</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp232.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.757</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.428</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>2.244</twLogDel><twRouteDel>4.315</twRouteDel><twTotDel>6.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.104</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstOffIn anchorID="219" twDataPathType="twDataPathMaxDelay"><twSlack>8.711</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp232.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>2.362</twLogDel><twRouteDel>4.134</twRouteDel><twTotDel>6.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.104</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X23Y14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstOffIn anchorID="221" twDataPathType="twDataPathMaxDelay"><twSlack>8.769</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp232.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>2.304</twLogDel><twRouteDel>4.134</twRouteDel><twTotDel>6.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.104</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X23Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstOffIn anchorID="223" twDataPathType="twDataPathMinDelay"><twSlack>7.990</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.173</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp232.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.788</twLogDel><twRouteDel>1.950</twRouteDel><twTotDel>2.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>1.173</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X23Y14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstOffIn anchorID="225" twDataPathType="twDataPathMinDelay"><twSlack>8.066</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp232.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>1.978</twRouteDel><twTotDel>2.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstOffIn anchorID="227" twDataPathType="twDataPathMinDelay"><twSlack>8.070</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp232.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.127</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.978</twRouteDel><twTotDel>2.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="228" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.802</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X20Y15.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstOffIn anchorID="230" twDataPathType="twDataPathMaxDelay"><twSlack>8.328</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>1.353</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp232.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.287</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.339</twLogDel><twRouteDel>4.541</twRouteDel><twTotDel>6.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.353</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X23Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstOffIn anchorID="232" twDataPathType="twDataPathMaxDelay"><twSlack>9.365</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.353</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp232.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.212</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.701</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>3.913</twRouteDel><twTotDel>5.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.353</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X23Y14.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstOffIn anchorID="234" twDataPathType="twDataPathMaxDelay"><twSlack>9.733</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp232.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.287</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>1.925</twLogDel><twRouteDel>3.549</twRouteDel><twTotDel>5.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.104</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y14.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstOffIn anchorID="236" twDataPathType="twDataPathMinDelay"><twSlack>7.758</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp232.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.527</twRouteDel><twTotDel>2.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X22Y14.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstOffIn anchorID="238" twDataPathType="twDataPathMinDelay"><twSlack>7.790</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp232.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.960</twLogDel><twRouteDel>1.577</twRouteDel><twTotDel>2.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X23Y14.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstOffIn anchorID="240" twDataPathType="twDataPathMinDelay"><twSlack>7.895</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp232.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.664</twRouteDel><twTotDel>2.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="241" twConstType="OFFSETINDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.479</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X20Y15.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twConstOffIn anchorID="243" twDataPathType="twDataPathMaxDelay"><twSlack>6.651</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>1.353</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp232.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.964</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.339</twLogDel><twRouteDel>6.218</twRouteDel><twTotDel>8.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.353</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X23Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twConstOffIn anchorID="245" twDataPathType="twDataPathMaxDelay"><twSlack>7.681</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.353</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp232.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.896</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.701</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>5.597</twRouteDel><twTotDel>7.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.353</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X23Y14.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twConstOffIn anchorID="247" twDataPathType="twDataPathMaxDelay"><twSlack>8.056</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp232.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.964</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>1.925</twLogDel><twRouteDel>5.226</twRouteDel><twTotDel>7.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.104</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y14.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twConstOffIn anchorID="249" twDataPathType="twDataPathMinDelay"><twSlack>8.860</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp232.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.629</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.629</twRouteDel><twTotDel>3.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X22Y14.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="250"><twConstOffIn anchorID="251" twDataPathType="twDataPathMinDelay"><twSlack>8.886</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp232.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.960</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X23Y14.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="252"><twConstOffIn anchorID="253" twDataPathType="twDataPathMinDelay"><twSlack>8.991</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp232.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="254" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>16</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.720</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="255"><twConstOffIn anchorID="256" twDataPathType="twDataPathMaxDelay"><twSlack>4.110</twSlack><twSrc BELType="PAD">hi_inout&lt;5&gt;</twSrc><twDest BELType="FF">host/delays[5].fdrein0</twDest><twClkDel>1.886</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;5&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;5&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>V15.PAD</twSrcSite><twPathDel><twSite>V15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>hi_inout&lt;5&gt;</twBEL><twBEL>host/delays[5].iobf0/IBUF</twBEL><twBEL>ProtoComp228.IMUX.5</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[5].iodelay_inst</twComp><twBEL>host/delays[5].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;5&gt;</twComp><twBEL>ProtoComp304.D2OFFBYP_SRC.5</twBEL><twBEL>host/delays[5].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>1.886</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="257"><twConstOffIn anchorID="258" twDataPathType="twDataPathMaxDelay"><twSlack>4.110</twSlack><twSrc BELType="PAD">hi_inout&lt;15&gt;</twSrc><twDest BELType="FF">host/delays[15].fdrein0</twDest><twClkDel>1.886</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;15&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;15&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;15&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>hi_inout&lt;15&gt;</twBEL><twBEL>host/delays[15].iobf0/IBUF</twBEL><twBEL>ProtoComp228.IMUX.16</twBEL></twPathDel><twPathDel><twSite>IODELAY_X25Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X25Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[15].iodelay_inst</twComp><twBEL>host/delays[15].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;15&gt;</twComp><twBEL>ProtoComp304.D2OFFBYP_SRC.15</twBEL><twBEL>host/delays[15].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>1.886</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="259"><twConstOffIn anchorID="260" twDataPathType="twDataPathMaxDelay"><twSlack>4.132</twSlack><twSrc BELType="PAD">hi_inout&lt;6&gt;</twSrc><twDest BELType="FF">host/delays[6].fdrein0</twDest><twClkDel>1.908</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;6&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;6&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB2.PAD</twSrcSite><twPathDel><twSite>AB2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;6&gt;</twComp><twBEL>hi_inout&lt;6&gt;</twBEL><twBEL>host/delays[6].iobf0/IBUF</twBEL><twBEL>ProtoComp228.IMUX.6</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[6].iodelay_inst</twComp><twBEL>host/delays[6].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;6&gt;</twComp><twBEL>ProtoComp304.D2OFFBYP_SRC.6</twBEL><twBEL>host/delays[6].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>6.660</twRouteDel><twTotDel>1.908</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="261"><twConstOffIn anchorID="262" twDataPathType="twDataPathMinDelay"><twSlack>0.470</twSlack><twSrc BELType="PAD">hi_inout&lt;8&gt;</twSrc><twDest BELType="FF">host/delays[8].fdrein0</twDest><twClkDel>1.430</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;8&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;8&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;8&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y7.PAD</twSrcSite><twPathDel><twSite>Y7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>hi_inout&lt;8&gt;</twBEL><twBEL>host/delays[8].iobf0/IBUF</twBEL><twBEL>ProtoComp228.IMUX.8</twBEL></twPathDel><twPathDel><twSite>IODELAY_X8Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X8Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[8].iodelay_inst</twComp><twBEL>host/delays[8].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;8&gt;</twComp><twBEL>ProtoComp304.D2OFFBYP_SRC.8</twBEL><twBEL>host/delays[8].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>1.430</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="263"><twConstOffIn anchorID="264" twDataPathType="twDataPathMinDelay"><twSlack>0.490</twSlack><twSrc BELType="PAD">hi_inout&lt;2&gt;</twSrc><twDest BELType="FF">host/delays[2].fdrein0</twDest><twClkDel>1.410</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;2&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y13.PAD</twSrcSite><twPathDel><twSite>Y13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>hi_inout&lt;2&gt;</twBEL><twBEL>host/delays[2].iobf0/IBUF</twBEL><twBEL>ProtoComp228.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X14Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X14Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[2].iodelay_inst</twComp><twBEL>host/delays[2].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;2&gt;</twComp><twBEL>ProtoComp304.D2OFFBYP_SRC.2</twBEL><twBEL>host/delays[2].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>3.236</twRouteDel><twTotDel>1.410</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="265"><twConstOffIn anchorID="266" twDataPathType="twDataPathMinDelay"><twSlack>0.490</twSlack><twSrc BELType="PAD">hi_inout&lt;3&gt;</twSrc><twDest BELType="FF">host/delays[3].fdrein0</twDest><twClkDel>1.408</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;3&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB18.PAD</twSrcSite><twPathDel><twSite>AB18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>hi_inout&lt;3&gt;</twBEL><twBEL>host/delays[3].iobf0/IBUF</twBEL><twBEL>ProtoComp228.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y2.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>host/iobf0_hi_datain&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y2.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[3].iodelay_inst</twComp><twBEL>host/delays[3].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;3&gt;</twComp><twBEL>ProtoComp304.D2OFFBYP_SRC.3</twBEL><twBEL>host/delays[3].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>2.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>1.408</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="267" twConstType="OFFSETOUTDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.779</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;8&gt; (Y7.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="268"><twConstOffOut anchorID="269" twDataPathType="twDataPathMaxDelay"><twSlack>4.851</twSlack><twSrc BELType="FF">host/delays[8].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>2.264</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>2.264</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="270"><twConstOffOut anchorID="271" twDataPathType="twDataPathMaxDelay"><twSlack>5.232</twSlack><twSrc BELType="FF">host/delays[8].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>2.264</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>2.264</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y7.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;2&gt; (Y13.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="272"><twConstOffOut anchorID="273" twDataPathType="twDataPathMaxDelay"><twSlack>4.872</twSlack><twSrc BELType="FF">host/delays[2].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>2.243</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">2.382</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>7.754</twRouteDel><twTotDel>2.243</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="274"><twConstOffOut anchorID="275" twDataPathType="twDataPathMaxDelay"><twSlack>5.253</twSlack><twSrc BELType="FF">host/delays[2].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>2.243</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">2.382</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>7.754</twRouteDel><twTotDel>2.243</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y13.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;3&gt; (AB18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstOffOut anchorID="277" twDataPathType="twDataPathMaxDelay"><twSlack>4.873</twSlack><twSrc BELType="FF">host/delays[3].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>2.242</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>7.753</twRouteDel><twTotDel>2.242</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="278"><twConstOffOut anchorID="279" twDataPathType="twDataPathMaxDelay"><twSlack>5.254</twSlack><twSrc BELType="FF">host/delays[3].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>2.242</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>7.753</twRouteDel><twTotDel>2.242</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB18.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="280"><twConstOffOut anchorID="281" twDataPathType="twDataPathMinDelay"><twSlack>3.052</twSlack><twSrc BELType="FF">host/delays[15].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="282"><twConstOffOut anchorID="283" twDataPathType="twDataPathMinDelay"><twSlack>2.944</twSlack><twSrc BELType="FF">host/delays[15].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout1</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;5&gt; (V15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="284"><twConstOffOut anchorID="285" twDataPathType="twDataPathMinDelay"><twSlack>3.053</twSlack><twSrc BELType="FF">host/delays[5].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>1.328</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.328</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout0</twBEL></twPathDel><twPathDel><twSite>V15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="286"><twConstOffOut anchorID="287" twDataPathType="twDataPathMinDelay"><twSlack>2.945</twSlack><twSrc BELType="FF">host/delays[5].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>1.328</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.328</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout1</twBEL></twPathDel><twPathDel><twSite>V15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;6&gt; (AB2.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="288"><twConstOffOut anchorID="289" twDataPathType="twDataPathMinDelay"><twSlack>3.075</twSlack><twSrc BELType="FF">host/delays[6].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;6&gt;</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;6&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;6&gt;</twDataSrc><twDataDest>hi_inout&lt;6&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>1.350</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[6].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X1Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;6&gt;</twComp><twBEL>host/delays[6].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB2.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>AB2.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;6&gt;</twComp><twBEL>host/delays[6].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;6&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="290"><twConstOffOut anchorID="291" twDataPathType="twDataPathMinDelay"><twSlack>2.967</twSlack><twSrc BELType="FF">host/delays[6].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;6&gt;</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;6&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;6&gt;</twDataSrc><twDataDest>hi_inout&lt;6&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp232.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>557</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>1.350</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[6].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X1Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;6&gt;</twComp><twBEL>host/delays[6].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB2.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>AB2.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;6&gt;</twComp><twBEL>host/delays[6].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;6&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="292"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;" type="origin" depth="0" requirement="20.830" prefType="period" actual="16.000" actualRollup="16.343" errors="0" errorRollup="0" items="3" itemsRollup="42975"/><twConstRollup name="TS_host_dcm_clk0" fullName="TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;" type="child" depth="1" requirement="20.830" prefType="period" actual="16.343" actualRollup="N/A" errors="0" errorRollup="0" items="42975" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="293"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="438.700" actualRollup="6124.000" errors="39" errorRollup="83" items="25977" itemsRollup="10921560"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="11.760" actualRollup="N/A" errors="0" errorRollup="0" items="13623" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /         1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="3919.360" actualRollup="N/A" errors="9" errorRollup="0" items="4315" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i" fullName="TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="17.939" actualRollup="N/A" errors="74" errorRollup="0" items="10903622" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="294">3</twUnmetConstCnt><twDataSheet anchorID="295" twNameLen="15"><twSUH2ClkList anchorID="296" twDestWidth="12" twPhaseWidth="7"><twDest>hi_in&lt;0&gt;</twDest><twSUH2Clk ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.802</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.482</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.290</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.146</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.764</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.475</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.766</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.858</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.492</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.549</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.470</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.492</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.549</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="297" twDestWidth="12" twPhaseWidth="7"><twSrc>hi_in&lt;0&gt;</twSrc><twClk2Out  twOutPad = "hi_inout&lt;0&gt;" twMinTime = "2.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.730" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;1&gt;" twMinTime = "2.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.730" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;2&gt;" twMinTime = "2.996" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;3&gt;" twMinTime = "2.995" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.757" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;4&gt;" twMinTime = "2.995" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.757" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;5&gt;" twMinTime = "2.945" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;6&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;7&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;8&gt;" twMinTime = "3.017" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;9&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;10&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;11&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;12&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;13&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;14&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;15&gt;" twMinTime = "2.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_out&lt;0&gt;" twMinTime = "4.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.527" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="298" twDestWidth="7"><twDest>clk1_in</twDest><twClk2SU><twSrc>clk1_in</twSrc><twRiseRise>20.926</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="299" twDestWidth="8"><twDest>hi_in&lt;0&gt;</twDest><twClk2SU><twSrc>hi_in&lt;0&gt;</twSrc><twRiseRise>16.343</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="300" twDestWidth="8" twWorstWindow="7.308" twWorstSetup="8.858" twWorstHold="-1.550" twWorstSetupSlack="4.472" twWorstHoldSlack="9.050" ><twConstName>COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.472" twHoldSlack = "9.050" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.858</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.550</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="301" twDestWidth="8" twWorstWindow="7.381" twWorstSetup="8.766" twWorstHold="-1.385" twWorstSetupSlack="4.564" twWorstHoldSlack="8.885" ><twConstName>COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.564" twHoldSlack = "8.885" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.766</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.385</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="302" twDestWidth="8" twWorstWindow="7.289" twWorstSetup="8.764" twWorstHold="-1.475" twWorstSetupSlack="4.566" twWorstHoldSlack="8.975" ><twConstName>COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.566" twHoldSlack = "8.975" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.764</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.475</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="303" twDestWidth="8" twWorstWindow="7.580" twWorstSetup="9.146" twWorstHold="-1.566" twWorstSetupSlack="4.184" twWorstHoldSlack="9.066" ><twConstName>COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.184" twHoldSlack = "9.066" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.146</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.566</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="304" twDestWidth="8" twWorstWindow="4.192" twWorstSetup="5.482" twWorstHold="-1.290" twWorstSetupSlack="8.648" twWorstHoldSlack="7.990" ><twConstName>COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "8.648" twHoldSlack = "7.990" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.482</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.290</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="305" twDestWidth="8" twWorstWindow="4.744" twWorstSetup="5.802" twWorstHold="-1.058" twWorstSetupSlack="8.328" twWorstHoldSlack="7.758" ><twConstName>COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "8.328" twHoldSlack = "7.758" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.802</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.058</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="306" twDestWidth="8" twWorstWindow="5.319" twWorstSetup="7.479" twWorstHold="-2.160" twWorstSetupSlack="6.651" twWorstHoldSlack="8.860" ><twConstName>COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.651" twHoldSlack = "8.860" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.160</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="307" twDestWidth="12" twWorstWindow="5.250" twWorstSetup="5.720" twWorstHold="-0.470" twWorstSetupSlack="4.110" twWorstHoldSlack="0.470" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.133" twHoldSlack = "0.526" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.526</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.133" twHoldSlack = "0.526" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.526</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.169" twHoldSlack = "0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.169" twHoldSlack = "0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.167" twHoldSlack = "0.492" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.492</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.110" twHoldSlack = "0.549" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.549</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.189" twHoldSlack = "0.470" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.470</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.169" twHoldSlack = "0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.167" twHoldSlack = "0.492" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.492</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.110" twHoldSlack = "0.549" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.549</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="308" twDestWidth="9" twMinSlack="3.403" twMaxSlack="3.403" twRelSkew="0.000" ><twConstName>COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_out&lt;0&gt;" twSlack = "8.527" twMaxDelayCrnr="f" twMinDelay = "4.152" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="309" twDestWidth="12" twMinSlack="4.851" twMaxSlack="4.924" twRelSkew="0.073" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_inout&lt;0&gt;" twSlack = "6.730" twMaxDelayCrnr="f" twMinDelay = "2.968" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;1&gt;" twSlack = "6.730" twMaxDelayCrnr="f" twMinDelay = "2.968" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;2&gt;" twSlack = "6.758" twMaxDelayCrnr="f" twMinDelay = "2.996" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;3&gt;" twSlack = "6.757" twMaxDelayCrnr="f" twMinDelay = "2.995" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;4&gt;" twSlack = "6.757" twMaxDelayCrnr="f" twMinDelay = "2.995" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;5&gt;" twSlack = "6.707" twMaxDelayCrnr="f" twMinDelay = "2.945" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;6&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;7&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;8&gt;" twSlack = "6.779" twMaxDelayCrnr="f" twMinDelay = "3.017" twMinDelayCrnr="t" twRelSkew = "0.073" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;9&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;10&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;11&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;12&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;13&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;14&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;15&gt;" twSlack = "6.706" twMaxDelayCrnr="f" twMinDelay = "2.944" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet><twTimeGrp anchorID="310"><twTimeGrpName>variable_freq_clk_generator_inst_clkout_i</twTimeGrpName><twBlockList><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_10</twBlockName><twBlockName>TTL_out_user_10_1</twBlockName><twBlockName>TTL_out_user_11_1</twBlockName><twBlockName>TTL_out_user_12_1</twBlockName><twBlockName>TTL_out_user_13_1</twBlockName><twBlockName>TTL_out_user_14_1</twBlockName><twBlockName>TTL_out_user_15_1</twBlockName><twBlockName>TTL_out_user_8_1</twBlockName><twBlockName>TTL_out_user_9_1</twBlockName><twBlockName>variable_freq_clk_generator_inst/BUFG_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twBlockName><twBlockName>loop_aux_cmd_index_1_8</twBlockName><twBlockName>loop_aux_cmd_index_1_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1</twBlockName><twBlockName>aux_cmd_bank_1_B_0</twBlockName><twBlockName>aux_cmd_bank_1_B_1</twBlockName><twBlockName>aux_cmd_bank_1_B_2</twBlockName><twBlockName>aux_cmd_bank_1_B_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3</twBlockName><twBlockName>aux_cmd_bank_1_A_2</twBlockName><twBlockName>aux_cmd_bank_1_A_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_10</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_7</twBlockName><twBlockName>max_aux_cmd_index_1_0</twBlockName><twBlockName>max_aux_cmd_index_1_1</twBlockName><twBlockName>max_aux_cmd_index_1_2</twBlockName><twBlockName>max_aux_cmd_index_1_3</twBlockName><twBlockName>aux_cmd_bank_1_A_0</twBlockName><twBlockName>aux_cmd_bank_1_A_1</twBlockName><twBlockName>aux_cmd_bank_1_C_0</twBlockName><twBlockName>aux_cmd_bank_1_C_1</twBlockName><twBlockName>aux_cmd_bank_1_C_2</twBlockName><twBlockName>aux_cmd_bank_1_C_3</twBlockName><twBlockName>max_aux_cmd_index_1_4</twBlockName><twBlockName>max_aux_cmd_index_1_5</twBlockName><twBlockName>max_aux_cmd_index_1_6</twBlockName><twBlockName>max_aux_cmd_index_1_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twBlockName><twBlockName>aux_cmd_bank_1_D_0</twBlockName><twBlockName>aux_cmd_bank_1_D_1</twBlockName><twBlockName>aux_cmd_bank_1_D_2</twBlockName><twBlockName>aux_cmd_bank_1_D_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_10</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_10</twBlockName><twBlockName>aux_cmd_bank_3_C_0</twBlockName><twBlockName>aux_cmd_bank_3_C_1</twBlockName><twBlockName>aux_cmd_bank_3_C_2</twBlockName><twBlockName>aux_cmd_bank_3_C_3</twBlockName><twBlockName>aux_cmd_bank_3_B_0</twBlockName><twBlockName>aux_cmd_bank_3_B_1</twBlockName><twBlockName>aux_cmd_bank_3_B_2</twBlockName><twBlockName>aux_cmd_bank_3_B_3</twBlockName><twBlockName>max_aux_cmd_index_1_8</twBlockName><twBlockName>max_aux_cmd_index_1_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3</twBlockName><twBlockName>max_aux_cmd_index_2_4</twBlockName><twBlockName>max_aux_cmd_index_2_5</twBlockName><twBlockName>max_aux_cmd_index_2_6</twBlockName><twBlockName>max_aux_cmd_index_2_7</twBlockName><twBlockName>aux_cmd_bank_2_A_2</twBlockName><twBlockName>aux_cmd_bank_2_A_3</twBlockName><twBlockName>loop_aux_cmd_index_1_4</twBlockName><twBlockName>loop_aux_cmd_index_1_5</twBlockName><twBlockName>loop_aux_cmd_index_1_6</twBlockName><twBlockName>loop_aux_cmd_index_1_7</twBlockName><twBlockName>max_aux_cmd_index_3_8</twBlockName><twBlockName>max_aux_cmd_index_3_9</twBlockName><twBlockName>aux_cmd_bank_3_D_0</twBlockName><twBlockName>aux_cmd_bank_3_D_1</twBlockName><twBlockName>aux_cmd_bank_3_D_2</twBlockName><twBlockName>aux_cmd_bank_3_D_3</twBlockName><twBlockName>max_aux_cmd_index_3_0</twBlockName><twBlockName>max_aux_cmd_index_3_1</twBlockName><twBlockName>max_aux_cmd_index_3_2</twBlockName><twBlockName>max_aux_cmd_index_3_3</twBlockName><twBlockName>max_aux_cmd_index_2_0</twBlockName><twBlockName>max_aux_cmd_index_2_1</twBlockName><twBlockName>max_aux_cmd_index_2_2</twBlockName><twBlockName>max_aux_cmd_index_2_3</twBlockName><twBlockName>aux_cmd_index_1_6</twBlockName><twBlockName>aux_cmd_index_1_7</twBlockName><twBlockName>aux_cmd_bank_3_A_0</twBlockName><twBlockName>aux_cmd_bank_3_A_1</twBlockName><twBlockName>max_aux_cmd_index_3_4</twBlockName><twBlockName>max_aux_cmd_index_3_5</twBlockName><twBlockName>max_aux_cmd_index_3_6</twBlockName><twBlockName>max_aux_cmd_index_3_7</twBlockName><twBlockName>max_aux_cmd_index_2_8</twBlockName><twBlockName>max_aux_cmd_index_2_9</twBlockName><twBlockName>aux_cmd_index_1_8</twBlockName><twBlockName>aux_cmd_index_1_9</twBlockName><twBlockName>DAC_register_4_3</twBlockName><twBlockName>DAC_register_4_11</twBlockName><twBlockName>DAC_register_4_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1</twBlockName><twBlockName>aux_cmd_index_1_4</twBlockName><twBlockName>aux_cmd_index_1_5</twBlockName><twBlockName>aux_cmd_bank_3_A_2</twBlockName><twBlockName>aux_cmd_bank_3_A_3</twBlockName><twBlockName>DAC_register_4_2</twBlockName><twBlockName>max_timestep_28</twBlockName><twBlockName>max_timestep_29</twBlockName><twBlockName>max_timestep_30</twBlockName><twBlockName>max_timestep_31</twBlockName><twBlockName>max_timestep_24</twBlockName><twBlockName>max_timestep_25</twBlockName><twBlockName>max_timestep_26</twBlockName><twBlockName>max_timestep_27</twBlockName><twBlockName>aux_cmd_bank_2_B_0</twBlockName><twBlockName>aux_cmd_bank_2_B_1</twBlockName><twBlockName>aux_cmd_bank_2_B_2</twBlockName><twBlockName>aux_cmd_bank_2_B_3</twBlockName><twBlockName>timestamp_8</twBlockName><twBlockName>timestamp_9</twBlockName><twBlockName>timestamp_10</twBlockName><twBlockName>timestamp_11</twBlockName><twBlockName>aux_cmd_bank_2_A_0</twBlockName><twBlockName>aux_cmd_bank_2_A_1</twBlockName><twBlockName>aux_cmd_index_2_9</twBlockName><twBlockName>aux_cmd_index_3_4</twBlockName><twBlockName>aux_cmd_index_3_3</twBlockName><twBlockName>aux_cmd_index_3_0</twBlockName><twBlockName>aux_cmd_index_3_2</twBlockName><twBlockName>aux_cmd_index_3_1</twBlockName><twBlockName>DAC_register_4_8</twBlockName><twBlockName>DAC_register_4_1</twBlockName><twBlockName>DAC_register_4_0</twBlockName><twBlockName>DAC_register_4_13</twBlockName><twBlockName>DAC_register_4_12</twBlockName><twBlockName>DAC_register_4_7</twBlockName><twBlockName>DAC_register_4_15</twBlockName><twBlockName>DAC_register_4_9</twBlockName><twBlockName>DAC_register_4_4</twBlockName><twBlockName>DAC_register_4_10</twBlockName><twBlockName>data_stream_TTL_out_3</twBlockName><twBlockName>DAC_register_4_14</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2</twBlockName><twBlockName>max_timestep_20</twBlockName><twBlockName>max_timestep_21</twBlockName><twBlockName>max_timestep_22</twBlockName><twBlockName>max_timestep_23</twBlockName><twBlockName>DAC_pre_register_4_4</twBlockName><twBlockName>DAC_pre_register_4_5</twBlockName><twBlockName>DAC_pre_register_4_6</twBlockName><twBlockName>DAC_pre_register_4_7</twBlockName><twBlockName>aux_cmd_index_3_9</twBlockName><twBlockName>DAC_register_4_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg</twBlockName><twBlockName>max_timestep_16</twBlockName><twBlockName>max_timestep_17</twBlockName><twBlockName>max_timestep_18</twBlockName><twBlockName>max_timestep_19</twBlockName><twBlockName>aux_cmd_bank_2_D_0</twBlockName><twBlockName>aux_cmd_bank_2_D_1</twBlockName><twBlockName>aux_cmd_bank_2_D_2</twBlockName><twBlockName>aux_cmd_bank_2_D_3</twBlockName><twBlockName>aux_cmd_bank_2_C_0</twBlockName><twBlockName>aux_cmd_bank_2_C_1</twBlockName><twBlockName>aux_cmd_bank_2_C_2</twBlockName><twBlockName>aux_cmd_bank_2_C_3</twBlockName><twBlockName>loop_aux_cmd_index_3_0</twBlockName><twBlockName>loop_aux_cmd_index_3_1</twBlockName><twBlockName>loop_aux_cmd_index_3_2</twBlockName><twBlockName>loop_aux_cmd_index_3_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBlockName><twBlockName>max_timestep_0</twBlockName><twBlockName>max_timestep_1</twBlockName><twBlockName>max_timestep_2</twBlockName><twBlockName>max_timestep_3</twBlockName><twBlockName>FIFO_data_in_5</twBlockName><twBlockName>FIFO_data_in_6</twBlockName><twBlockName>FIFO_data_in_12</twBlockName><twBlockName>FIFO_data_in_13</twBlockName><twBlockName>loop_aux_cmd_index_2_8</twBlockName><twBlockName>loop_aux_cmd_index_2_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBlockName><twBlockName>loop_aux_cmd_index_1_0</twBlockName><twBlockName>loop_aux_cmd_index_1_1</twBlockName><twBlockName>loop_aux_cmd_index_1_2</twBlockName><twBlockName>loop_aux_cmd_index_1_3</twBlockName><twBlockName>aux_cmd_index_1_3</twBlockName><twBlockName>aux_cmd_index_1_2</twBlockName><twBlockName>DAC_manual_4</twBlockName><twBlockName>DAC_manual_5</twBlockName><twBlockName>DAC_manual_6</twBlockName><twBlockName>DAC_manual_7</twBlockName><twBlockName>max_timestep_12</twBlockName><twBlockName>max_timestep_13</twBlockName><twBlockName>max_timestep_14</twBlockName><twBlockName>max_timestep_15</twBlockName><twBlockName>DAC_pre_register_8_8</twBlockName><twBlockName>DAC_pre_register_8_9</twBlockName><twBlockName>DAC_pre_register_8_10</twBlockName><twBlockName>DAC_pre_register_8_11</twBlockName><twBlockName>timestamp_4</twBlockName><twBlockName>timestamp_5</twBlockName><twBlockName>timestamp_6</twBlockName><twBlockName>timestamp_7</twBlockName><twBlockName>DAC_pre_register_8_4</twBlockName><twBlockName>DAC_pre_register_8_5</twBlockName><twBlockName>DAC_pre_register_8_6</twBlockName><twBlockName>DAC_pre_register_8_7</twBlockName><twBlockName>timestamp_12</twBlockName><twBlockName>timestamp_13</twBlockName><twBlockName>timestamp_14</twBlockName><twBlockName>timestamp_15</twBlockName><twBlockName>timestamp_16</twBlockName><twBlockName>timestamp_17</twBlockName><twBlockName>timestamp_18</twBlockName><twBlockName>timestamp_19</twBlockName><twBlockName>timestamp_24</twBlockName><twBlockName>timestamp_25</twBlockName><twBlockName>timestamp_26</twBlockName><twBlockName>timestamp_27</twBlockName><twBlockName>timestamp_28</twBlockName><twBlockName>timestamp_29</twBlockName><twBlockName>timestamp_30</twBlockName><twBlockName>timestamp_31</twBlockName><twBlockName>loop_aux_cmd_index_3_8</twBlockName><twBlockName>loop_aux_cmd_index_3_9</twBlockName><twBlockName>aux_cmd_index_1_0</twBlockName><twBlockName>aux_cmd_index_1_1</twBlockName><twBlockName>aux_cmd_index_3_7</twBlockName><twBlockName>aux_cmd_index_3_8</twBlockName><twBlockName>DAC_register_8_2</twBlockName><twBlockName>DAC_register_8_4</twBlockName><twBlockName>DAC_register_8_5</twBlockName><twBlockName>DAC_register_8_10</twBlockName><twBlockName>DAC_register_8_11</twBlockName><twBlockName>max_timestep_4</twBlockName><twBlockName>max_timestep_5</twBlockName><twBlockName>max_timestep_6</twBlockName><twBlockName>max_timestep_7</twBlockName><twBlockName>FIFO_data_in_7</twBlockName><twBlockName>FIFO_data_in_9</twBlockName><twBlockName>timestamp_0</twBlockName><twBlockName>timestamp_1</twBlockName><twBlockName>timestamp_2</twBlockName><twBlockName>timestamp_3</twBlockName><twBlockName>DAC_pre_register_8_12</twBlockName><twBlockName>DAC_pre_register_8_13</twBlockName><twBlockName>DAC_pre_register_8_14</twBlockName><twBlockName>DAC_pre_register_8_15</twBlockName><twBlockName>timestamp_20</twBlockName><twBlockName>timestamp_21</twBlockName><twBlockName>timestamp_22</twBlockName><twBlockName>timestamp_23</twBlockName><twBlockName>loop_aux_cmd_index_2_4</twBlockName><twBlockName>loop_aux_cmd_index_2_5</twBlockName><twBlockName>loop_aux_cmd_index_2_6</twBlockName><twBlockName>loop_aux_cmd_index_2_7</twBlockName><twBlockName>aux_cmd_index_2_7</twBlockName><twBlockName>aux_cmd_index_2_8</twBlockName><twBlockName>aux_cmd_index_2_3</twBlockName><twBlockName>aux_cmd_index_2_4</twBlockName><twBlockName>loop_aux_cmd_index_3_4</twBlockName><twBlockName>loop_aux_cmd_index_3_5</twBlockName><twBlockName>loop_aux_cmd_index_3_6</twBlockName><twBlockName>loop_aux_cmd_index_3_7</twBlockName><twBlockName>RAM_addr_rd_4</twBlockName><twBlockName>RAM_addr_rd_5</twBlockName><twBlockName>RAM_addr_rd_6</twBlockName><twBlockName>RAM_addr_rd_7</twBlockName><twBlockName>loop_aux_cmd_index_2_0</twBlockName><twBlockName>loop_aux_cmd_index_2_1</twBlockName><twBlockName>loop_aux_cmd_index_2_2</twBlockName><twBlockName>loop_aux_cmd_index_2_3</twBlockName><twBlockName>DAC_register_8_15</twBlockName><twBlockName>DAC_register_8_9</twBlockName><twBlockName>DAC_register_8_7</twBlockName><twBlockName>DAC_register_8_0</twBlockName><twBlockName>DAC_register_8_13</twBlockName><twBlockName>DAC_register_8_6</twBlockName><twBlockName>DAC_register_8_12</twBlockName><twBlockName>max_timestep_8</twBlockName><twBlockName>max_timestep_9</twBlockName><twBlockName>max_timestep_10</twBlockName><twBlockName>max_timestep_11</twBlockName><twBlockName>FIFO_data_in_3</twBlockName><twBlockName>FIFO_data_in_4</twBlockName><twBlockName>FIFO_data_in_14</twBlockName><twBlockName>FIFO_data_in_15</twBlockName><twBlockName>aux_cmd_index_3_5</twBlockName><twBlockName>aux_cmd_index_3_6</twBlockName><twBlockName>aux_cmd_index_2_0</twBlockName><twBlockName>aux_cmd_index_2_1</twBlockName><twBlockName>aux_cmd_index_2_2</twBlockName><twBlockName>DAC_register_8_1</twBlockName><twBlockName>DAC_register_8_8</twBlockName><twBlockName>DAC_register_8_14</twBlockName><twBlockName>DAC_pre_register_4_12</twBlockName><twBlockName>DAC_pre_register_4_13</twBlockName><twBlockName>DAC_pre_register_4_14</twBlockName><twBlockName>DAC_pre_register_4_15</twBlockName><twBlockName>FIFO_data_in_10</twBlockName><twBlockName>FIFO_data_in_11</twBlockName><twBlockName>aux_cmd_index_2_5</twBlockName><twBlockName>aux_cmd_index_2_6</twBlockName><twBlockName>FIFO_data_in_0</twBlockName><twBlockName>FIFO_data_in_8</twBlockName><twBlockName>data_stream_5_en</twBlockName><twBlockName>data_stream_8_en</twBlockName><twBlockName>data_stream_7_en</twBlockName><twBlockName>DAC_register_8_3</twBlockName><twBlockName>data_stream_TTL_out_7</twBlockName><twBlockName>DAC_pre_register_3_4</twBlockName><twBlockName>DAC_pre_register_3_5</twBlockName><twBlockName>DAC_pre_register_3_6</twBlockName><twBlockName>DAC_pre_register_3_7</twBlockName><twBlockName>DAC_pre_register_1_4</twBlockName><twBlockName>DAC_pre_register_1_5</twBlockName><twBlockName>DAC_pre_register_1_6</twBlockName><twBlockName>DAC_pre_register_1_7</twBlockName><twBlockName>data_stream_2_en</twBlockName><twBlockName>data_stream_1_en</twBlockName><twBlockName>data_stream_6_en</twBlockName><twBlockName>DAC_register_1_12</twBlockName><twBlockName>data_stream_8_sel_0</twBlockName><twBlockName>data_stream_8_sel_1</twBlockName><twBlockName>data_stream_8_sel_2</twBlockName><twBlockName>data_stream_8_sel_3</twBlockName><twBlockName>DAC_pre_register_4_8</twBlockName><twBlockName>DAC_pre_register_4_9</twBlockName><twBlockName>DAC_pre_register_4_10</twBlockName><twBlockName>DAC_pre_register_4_11</twBlockName><twBlockName>DAC_pre_register_4_0</twBlockName><twBlockName>DAC_pre_register_4_1</twBlockName><twBlockName>DAC_pre_register_4_2</twBlockName><twBlockName>DAC_pre_register_4_3</twBlockName><twBlockName>RAM_addr_rd_0</twBlockName><twBlockName>RAM_addr_rd_1</twBlockName><twBlockName>RAM_addr_rd_2</twBlockName><twBlockName>RAM_addr_rd_3</twBlockName><twBlockName>RAM_addr_rd_8</twBlockName><twBlockName>RAM_addr_rd_9</twBlockName><twBlockName>data_stream_3_en</twBlockName><twBlockName>data_stream_4_en</twBlockName><twBlockName>DAC_output_4/DAC_DIN</twBlockName><twBlockName>DAC_register_1_13</twBlockName><twBlockName>TTL_out_user_0</twBlockName><twBlockName>TTL_out_user_1</twBlockName><twBlockName>TTL_out_user_2</twBlockName><twBlockName>TTL_out_user_3</twBlockName><twBlockName>DAC_output_8/state_clk</twBlockName><twBlockName>MOSI_cmd_B_8</twBlockName><twBlockName>MOSI_cmd_B_9</twBlockName><twBlockName>MOSI_cmd_B_10</twBlockName><twBlockName>MOSI_cmd_B_11</twBlockName><twBlockName>DAC_register_1_8</twBlockName><twBlockName>DAC_register_1_6</twBlockName><twBlockName>DAC_register_1_1</twBlockName><twBlockName>DAC_register_1_0</twBlockName><twBlockName>DAC_register_1_7</twBlockName><twBlockName>DAC_register_1_4</twBlockName><twBlockName>DAC_register_1_2</twBlockName><twBlockName>DAC_register_1_15</twBlockName><twBlockName>DAC_register_1_14</twBlockName><twBlockName>DAC_register_1_9</twBlockName><twBlockName>DAC_register_1_10</twBlockName><twBlockName>FIFO_data_in_1</twBlockName><twBlockName>FIFO_data_in_2</twBlockName><twBlockName>DAC_output_3/DAC_DIN</twBlockName><twBlockName>MOSI_cmd_A_8</twBlockName><twBlockName>MOSI_cmd_A_9</twBlockName><twBlockName>MOSI_cmd_A_10</twBlockName><twBlockName>MOSI_cmd_A_11</twBlockName><twBlockName>DAC_register_1_3</twBlockName><twBlockName>DAC_register_1_5</twBlockName><twBlockName>DAC_register_1_11</twBlockName><twBlockName>DAC_pre_register_3_12</twBlockName><twBlockName>DAC_pre_register_3_13</twBlockName><twBlockName>DAC_pre_register_3_14</twBlockName><twBlockName>DAC_pre_register_3_15</twBlockName><twBlockName>MOSI_cmd_C_14</twBlockName><twBlockName>MOSI_cmd_D_14</twBlockName><twBlockName>MOSI_cmd_D_1</twBlockName><twBlockName>MOSI_cmd_D_15</twBlockName><twBlockName>MOSI_cmd_D_11</twBlockName><twBlockName>MOSI_cmd_D_12</twBlockName><twBlockName>MOSI_cmd_D_13</twBlockName><twBlockName>channel_5</twBlockName><twBlockName>aux_cmd_A_8</twBlockName><twBlockName>aux_cmd_A_9</twBlockName><twBlockName>aux_cmd_A_10</twBlockName><twBlockName>aux_cmd_A_11</twBlockName><twBlockName>aux_cmd_D_15</twBlockName><twBlockName>aux_cmd_D_14</twBlockName><twBlockName>aux_cmd_D_13</twBlockName><twBlockName>aux_cmd_D_12</twBlockName><twBlockName>aux_cmd_B_12</twBlockName><twBlockName>aux_cmd_B_13</twBlockName><twBlockName>aux_cmd_B_14</twBlockName><twBlockName>aux_cmd_B_15</twBlockName><twBlockName>data_stream_2_sel_0</twBlockName><twBlockName>data_stream_2_sel_1</twBlockName><twBlockName>data_stream_2_sel_2</twBlockName><twBlockName>data_stream_2_sel_3</twBlockName><twBlockName>ti41/trigff0_0</twBlockName><twBlockName>DAC_pre_register_8_0</twBlockName><twBlockName>DAC_pre_register_8_1</twBlockName><twBlockName>DAC_pre_register_8_2</twBlockName><twBlockName>DAC_pre_register_8_3</twBlockName><twBlockName>DAC_pre_register_1_12</twBlockName><twBlockName>DAC_pre_register_1_13</twBlockName><twBlockName>DAC_pre_register_1_14</twBlockName><twBlockName>DAC_pre_register_1_15</twBlockName><twBlockName>RAM_bank_sel_rd_1</twBlockName><twBlockName>RAM_bank_sel_rd_0</twBlockName><twBlockName>RAM_bank_sel_rd_3</twBlockName><twBlockName>RAM_bank_sel_rd_2</twBlockName><twBlockName>MOSI_D</twBlockName><twBlockName>DAC_output_8/DAC_DIN</twBlockName><twBlockName>MOSI_cmd_A_12</twBlockName><twBlockName>MOSI_cmd_A_13</twBlockName><twBlockName>MOSI_cmd_A_1</twBlockName><twBlockName>MOSI_cmd_A_15</twBlockName><twBlockName>aux_cmd_B_8</twBlockName><twBlockName>aux_cmd_B_9</twBlockName><twBlockName>aux_cmd_B_10</twBlockName><twBlockName>aux_cmd_B_11</twBlockName><twBlockName>data_stream_TTL_out_0</twBlockName><twBlockName>in4x_C2_40</twBlockName><twBlockName>in4x_C2_41</twBlockName><twBlockName>in4x_C2_42</twBlockName><twBlockName>in4x_C2_43</twBlockName><twBlockName>DAC_manual_12</twBlockName><twBlockName>DAC_manual_13</twBlockName><twBlockName>DAC_manual_14</twBlockName><twBlockName>DAC_manual_15</twBlockName><twBlockName>DAC_pre_register_7_4</twBlockName><twBlockName>DAC_pre_register_7_5</twBlockName><twBlockName>DAC_pre_register_7_6</twBlockName><twBlockName>DAC_pre_register_7_7</twBlockName><twBlockName>DAC_register_3_2</twBlockName><twBlockName>DAC_register_3_4</twBlockName><twBlockName>DAC_register_3_3</twBlockName><twBlockName>DAC_register_3_1</twBlockName><twBlockName>DAC_register_3_7</twBlockName><twBlockName>DAC_register_3_5</twBlockName><twBlockName>DAC_register_3_14</twBlockName><twBlockName>DAC_register_3_10</twBlockName><twBlockName>DAC_register_3_9</twBlockName><twBlockName>DAC_register_3_15</twBlockName><twBlockName>DAC_register_3_13</twBlockName><twBlockName>DAC_register_3_12</twBlockName><twBlockName>aux_cmd_D_0</twBlockName><twBlockName>aux_cmd_D_1</twBlockName><twBlockName>aux_cmd_D_2</twBlockName><twBlockName>MOSI_cmd_D_0</twBlockName><twBlockName>MOSI_cmd_D_3</twBlockName><twBlockName>MOSI_cmd_D_2</twBlockName><twBlockName>MOSI_cmd_D_5</twBlockName><twBlockName>MOSI_cmd_D_4</twBlockName><twBlockName>MOSI_cmd_C_0</twBlockName><twBlockName>MOSI_cmd_C_3</twBlockName><twBlockName>MOSI_cmd_C_2</twBlockName><twBlockName>MOSI_cmd_C_5</twBlockName><twBlockName>MOSI_cmd_C_4</twBlockName><twBlockName>MOSI_cmd_C_7</twBlockName><twBlockName>MOSI_cmd_C_6</twBlockName><twBlockName>MOSI_cmd_C_8</twBlockName><twBlockName>MOSI_cmd_C_9</twBlockName><twBlockName>MOSI_cmd_C_10</twBlockName><twBlockName>MOSI_cmd_C_11</twBlockName><twBlockName>MOSI_cmd_D_7</twBlockName><twBlockName>MOSI_cmd_D_6</twBlockName><twBlockName>MOSI_cmd_D_8</twBlockName><twBlockName>MOSI_cmd_D_9</twBlockName><twBlockName>MOSI_cmd_D_10</twBlockName><twBlockName>aux_cmd_C_8</twBlockName><twBlockName>aux_cmd_C_9</twBlockName><twBlockName>aux_cmd_C_10</twBlockName><twBlockName>aux_cmd_C_11</twBlockName><twBlockName>data_stream_7_sel_0</twBlockName><twBlockName>data_stream_7_sel_1</twBlockName><twBlockName>data_stream_7_sel_2</twBlockName><twBlockName>data_stream_7_sel_3</twBlockName><twBlockName>data_stream_6_sel_0</twBlockName><twBlockName>data_stream_6_sel_1</twBlockName><twBlockName>data_stream_6_sel_2</twBlockName><twBlockName>data_stream_6_sel_3</twBlockName><twBlockName>DAC_pre_register_5_4</twBlockName><twBlockName>DAC_pre_register_5_5</twBlockName><twBlockName>DAC_pre_register_5_6</twBlockName><twBlockName>DAC_pre_register_5_7</twBlockName><twBlockName>DAC_pre_register_3_0</twBlockName><twBlockName>DAC_pre_register_3_1</twBlockName><twBlockName>DAC_pre_register_3_2</twBlockName><twBlockName>DAC_pre_register_3_3</twBlockName><twBlockName>DAC_register_3_0</twBlockName><twBlockName>DAC_register_3_6</twBlockName><twBlockName>DAC_register_3_11</twBlockName><twBlockName>data_stream_TTL_out_2</twBlockName><twBlockName>MOSI_cmd_A_0</twBlockName><twBlockName>MOSI_cmd_A_3</twBlockName><twBlockName>MOSI_cmd_A_2</twBlockName><twBlockName>MOSI_cmd_A_5</twBlockName><twBlockName>MOSI_cmd_A_4</twBlockName><twBlockName>MOSI_cmd_A_7</twBlockName><twBlockName>MOSI_cmd_A_6</twBlockName><twBlockName>aux_cmd_A_0</twBlockName><twBlockName>aux_cmd_A_1</twBlockName><twBlockName>aux_cmd_A_2</twBlockName><twBlockName>aux_cmd_A_3</twBlockName><twBlockName>aux_cmd_B_0</twBlockName><twBlockName>aux_cmd_B_1</twBlockName><twBlockName>aux_cmd_B_2</twBlockName><twBlockName>aux_cmd_B_3</twBlockName><twBlockName>aux_cmd_C_0</twBlockName><twBlockName>aux_cmd_C_1</twBlockName><twBlockName>aux_cmd_C_2</twBlockName><twBlockName>aux_cmd_C_3</twBlockName><twBlockName>MOSI_cmd_C_12</twBlockName><twBlockName>MOSI_cmd_C_13</twBlockName><twBlockName>MOSI_cmd_C_1</twBlockName><twBlockName>MOSI_cmd_C_15</twBlockName><twBlockName>aux_cmd_C_12</twBlockName><twBlockName>aux_cmd_C_13</twBlockName><twBlockName>aux_cmd_C_14</twBlockName><twBlockName>aux_cmd_C_15</twBlockName><twBlockName>main_state_FSM_FFd81</twBlockName><twBlockName>DAC_pre_register_2_4</twBlockName><twBlockName>DAC_pre_register_2_5</twBlockName><twBlockName>DAC_pre_register_2_6</twBlockName><twBlockName>DAC_pre_register_2_7</twBlockName><twBlockName>DAC_pre_register_7_12</twBlockName><twBlockName>DAC_pre_register_7_13</twBlockName><twBlockName>DAC_pre_register_7_14</twBlockName><twBlockName>DAC_pre_register_7_15</twBlockName><twBlockName>DAC_register_3_8</twBlockName><twBlockName>aux_cmd_D_6</twBlockName><twBlockName>aux_cmd_D_5</twBlockName><twBlockName>MOSI_cmd_B_0</twBlockName><twBlockName>MOSI_cmd_B_3</twBlockName><twBlockName>MOSI_cmd_B_2</twBlockName><twBlockName>MOSI_cmd_B_5</twBlockName><twBlockName>MOSI_cmd_B_4</twBlockName><twBlockName>MOSI_cmd_B_7</twBlockName><twBlockName>MOSI_cmd_B_6</twBlockName><twBlockName>MOSI_cmd_B_12</twBlockName><twBlockName>MOSI_cmd_B_13</twBlockName><twBlockName>MOSI_cmd_A_14</twBlockName><twBlockName>MOSI_cmd_B_14</twBlockName><twBlockName>MOSI_cmd_B_1</twBlockName><twBlockName>MOSI_cmd_B_15</twBlockName><twBlockName>aux_cmd_D_7</twBlockName><twBlockName>aux_cmd_D_8</twBlockName><twBlockName>aux_cmd_D_9</twBlockName><twBlockName>aux_cmd_D_10</twBlockName><twBlockName>in4x_B2_40</twBlockName><twBlockName>in4x_B2_41</twBlockName><twBlockName>in4x_B2_42</twBlockName><twBlockName>in4x_B2_43</twBlockName><twBlockName>in4x_A1_40</twBlockName><twBlockName>in4x_A1_41</twBlockName><twBlockName>in4x_D2_40</twBlockName><twBlockName>in4x_D2_41</twBlockName><twBlockName>in4x_D2_42</twBlockName><twBlockName>in4x_D2_43</twBlockName><twBlockName>in4x_D1_40</twBlockName><twBlockName>in4x_D1_41</twBlockName><twBlockName>in4x_D1_42</twBlockName><twBlockName>in4x_D1_43</twBlockName><twBlockName>data_stream_5_sel_0</twBlockName><twBlockName>data_stream_5_sel_1</twBlockName><twBlockName>data_stream_5_sel_2</twBlockName><twBlockName>data_stream_5_sel_3</twBlockName><twBlockName>data_stream_4_sel_0</twBlockName><twBlockName>data_stream_4_sel_1</twBlockName><twBlockName>data_stream_4_sel_2</twBlockName><twBlockName>data_stream_4_sel_3</twBlockName><twBlockName>ti41/ep_trigger_0</twBlockName><twBlockName>ti41/trigff1_0</twBlockName><twBlockName>DAC_pre_register_3_8</twBlockName><twBlockName>DAC_pre_register_3_9</twBlockName><twBlockName>DAC_pre_register_3_10</twBlockName><twBlockName>DAC_pre_register_3_11</twBlockName><twBlockName>FIFO_write_to</twBlockName><twBlockName>aux_cmd_C_4</twBlockName><twBlockName>aux_cmd_C_5</twBlockName><twBlockName>aux_cmd_C_6</twBlockName><twBlockName>aux_cmd_C_7</twBlockName><twBlockName>aux_cmd_D_3</twBlockName><twBlockName>aux_cmd_D_11</twBlockName><twBlockName>aux_cmd_D_4</twBlockName><twBlockName>DAC_output_7/DAC_DIN</twBlockName><twBlockName>aux_cmd_B_4</twBlockName><twBlockName>aux_cmd_B_5</twBlockName><twBlockName>aux_cmd_B_6</twBlockName><twBlockName>aux_cmd_B_7</twBlockName><twBlockName>MOSI_B</twBlockName><twBlockName>aux_cmd_A_12</twBlockName><twBlockName>aux_cmd_A_13</twBlockName><twBlockName>aux_cmd_A_14</twBlockName><twBlockName>aux_cmd_A_15</twBlockName><twBlockName>DAC_output_1/DAC_DIN</twBlockName><twBlockName>result_DDR_D1_6</twBlockName><twBlockName>result_DDR_D1_7</twBlockName><twBlockName>result_C1_6</twBlockName><twBlockName>result_C1_7</twBlockName><twBlockName>result_DDR_C1_6</twBlockName><twBlockName>result_DDR_C1_7</twBlockName><twBlockName>in4x_B1_40</twBlockName><twBlockName>in4x_B1_41</twBlockName><twBlockName>in4x_B1_42</twBlockName><twBlockName>in4x_B1_43</twBlockName><twBlockName>result_DDR_B1_4</twBlockName><twBlockName>result_DDR_B1_5</twBlockName><twBlockName>DAC_pre_register_7_8</twBlockName><twBlockName>DAC_pre_register_7_9</twBlockName><twBlockName>DAC_pre_register_7_10</twBlockName><twBlockName>DAC_pre_register_7_11</twBlockName><twBlockName>DAC_pre_register_6_4</twBlockName><twBlockName>DAC_pre_register_6_5</twBlockName><twBlockName>DAC_pre_register_6_6</twBlockName><twBlockName>DAC_pre_register_6_7</twBlockName><twBlockName>MOSI_C</twBlockName><twBlockName>result_DDR_B1_6</twBlockName><twBlockName>result_DDR_B1_7</twBlockName><twBlockName>result_C2_4</twBlockName><twBlockName>result_C2_5</twBlockName><twBlockName>in4x_C1_40</twBlockName><twBlockName>in4x_C1_41</twBlockName><twBlockName>in4x_C1_42</twBlockName><twBlockName>in4x_C1_43</twBlockName><twBlockName>in4x_A2_40</twBlockName><twBlockName>in4x_A2_41</twBlockName><twBlockName>in4x_A2_42</twBlockName><twBlockName>in4x_A2_43</twBlockName><twBlockName>result_B1_4</twBlockName><twBlockName>result_B1_5</twBlockName><twBlockName>result_D1_4</twBlockName><twBlockName>result_D1_5</twBlockName><twBlockName>result_C1_4</twBlockName><twBlockName>result_C1_5</twBlockName><twBlockName>result_DDR_C1_4</twBlockName><twBlockName>result_DDR_C1_5</twBlockName><twBlockName>data_stream_1_sel_0</twBlockName><twBlockName>data_stream_1_sel_1</twBlockName><twBlockName>data_stream_1_sel_2</twBlockName><twBlockName>data_stream_1_sel_3</twBlockName><twBlockName>DAC_manual_8</twBlockName><twBlockName>DAC_manual_9</twBlockName><twBlockName>DAC_manual_10</twBlockName><twBlockName>DAC_manual_11</twBlockName><twBlockName>main_state_FSM_FFd1</twBlockName><twBlockName>main_state_FSM_FFd2</twBlockName><twBlockName>main_state_FSM_FFd3</twBlockName><twBlockName>main_state_FSM_FFd4</twBlockName><twBlockName>DAC_pre_register_1_8</twBlockName><twBlockName>DAC_pre_register_1_9</twBlockName><twBlockName>DAC_pre_register_1_10</twBlockName><twBlockName>DAC_pre_register_1_11</twBlockName><twBlockName>DAC_pre_register_1_0</twBlockName><twBlockName>DAC_pre_register_1_1</twBlockName><twBlockName>DAC_pre_register_1_2</twBlockName><twBlockName>DAC_pre_register_1_3</twBlockName><twBlockName>external_fast_settle_prev</twBlockName><twBlockName>data_stream_TTL_out_1</twBlockName><twBlockName>in4x_A1_38</twBlockName><twBlockName>in4x_A1_39</twBlockName><twBlockName>in4x_A2_36</twBlockName><twBlockName>in4x_A2_37</twBlockName><twBlockName>in4x_A2_38</twBlockName><twBlockName>in4x_A2_39</twBlockName><twBlockName>in4x_D2_36</twBlockName><twBlockName>in4x_D2_37</twBlockName><twBlockName>in4x_D2_38</twBlockName><twBlockName>in4x_D2_39</twBlockName><twBlockName>in4x_A1_36</twBlockName><twBlockName>in4x_A1_37</twBlockName><twBlockName>result_D1_6</twBlockName><twBlockName>result_D1_7</twBlockName><twBlockName>result_DDR_B2_6</twBlockName><twBlockName>result_DDR_B2_7</twBlockName><twBlockName>result_D2_6</twBlockName><twBlockName>result_D2_7</twBlockName><twBlockName>result_B2_4</twBlockName><twBlockName>result_B2_5</twBlockName><twBlockName>result_DDR_D1_4</twBlockName><twBlockName>result_DDR_D1_5</twBlockName><twBlockName>result_DDR_D2_4</twBlockName><twBlockName>result_DDR_D2_5</twBlockName><twBlockName>DAC_pre_register_2_12</twBlockName><twBlockName>DAC_pre_register_2_13</twBlockName><twBlockName>DAC_pre_register_2_14</twBlockName><twBlockName>DAC_pre_register_2_15</twBlockName><twBlockName>channel_MISO_4</twBlockName><twBlockName>channel_MISO_5</twBlockName><twBlockName>channel_MISO_0</twBlockName><twBlockName>channel_MISO_1</twBlockName><twBlockName>channel_MISO_2</twBlockName><twBlockName>channel_MISO_3</twBlockName><twBlockName>DAC_register_7_15</twBlockName><twBlockName>DAC_register_7_2</twBlockName><twBlockName>DAC_register_7_14</twBlockName><twBlockName>data_stream_TTL_out_6</twBlockName><twBlockName>in4x_D1_36</twBlockName><twBlockName>in4x_D1_37</twBlockName><twBlockName>in4x_D1_38</twBlockName><twBlockName>in4x_D1_39</twBlockName><twBlockName>result_B2_6</twBlockName><twBlockName>result_B2_7</twBlockName><twBlockName>result_DDR_D2_6</twBlockName><twBlockName>result_DDR_D2_7</twBlockName><twBlockName>result_DDR_B2_4</twBlockName><twBlockName>result_DDR_B2_5</twBlockName><twBlockName>result_D2_4</twBlockName><twBlockName>result_D2_5</twBlockName><twBlockName>in4x_B1_8</twBlockName><twBlockName>in4x_B1_9</twBlockName><twBlockName>in4x_B1_10</twBlockName><twBlockName>in4x_B1_11</twBlockName><twBlockName>DAC_manual_0</twBlockName><twBlockName>DAC_manual_1</twBlockName><twBlockName>DAC_manual_2</twBlockName><twBlockName>DAC_manual_3</twBlockName><twBlockName>DAC_pre_register_5_12</twBlockName><twBlockName>DAC_pre_register_5_13</twBlockName><twBlockName>DAC_pre_register_5_14</twBlockName><twBlockName>DAC_pre_register_5_15</twBlockName><twBlockName>main_state_FSM_FFd77</twBlockName><twBlockName>main_state_FSM_FFd78</twBlockName><twBlockName>main_state_FSM_FFd79</twBlockName><twBlockName>main_state_FSM_FFd80</twBlockName><twBlockName>DAC_register_7_1</twBlockName><twBlockName>DAC_register_7_4</twBlockName><twBlockName>DAC_register_7_5</twBlockName><twBlockName>DAC_register_7_6</twBlockName><twBlockName>DAC_register_7_7</twBlockName><twBlockName>DAC_register_7_10</twBlockName><twBlockName>aux_cmd_A_4</twBlockName><twBlockName>aux_cmd_A_5</twBlockName><twBlockName>aux_cmd_A_6</twBlockName><twBlockName>aux_cmd_A_7</twBlockName><twBlockName>DAC_output_2/DAC_DIN</twBlockName><twBlockName>in4x_B2_36</twBlockName><twBlockName>in4x_B2_37</twBlockName><twBlockName>in4x_B2_38</twBlockName><twBlockName>in4x_B2_39</twBlockName><twBlockName>in4x_B1_36</twBlockName><twBlockName>in4x_B1_37</twBlockName><twBlockName>in4x_B1_38</twBlockName><twBlockName>in4x_B1_39</twBlockName><twBlockName>result_A2_6</twBlockName><twBlockName>result_A2_7</twBlockName><twBlockName>result_B1_6</twBlockName><twBlockName>result_B1_7</twBlockName><twBlockName>result_C2_6</twBlockName><twBlockName>result_C2_7</twBlockName><twBlockName>result_DDR_C2_4</twBlockName><twBlockName>result_DDR_C2_5</twBlockName><twBlockName>result_A1_6</twBlockName><twBlockName>result_A1_7</twBlockName><twBlockName>result_DDR_A1_4</twBlockName><twBlockName>result_DDR_A1_5</twBlockName><twBlockName>result_DDR_B1_12</twBlockName><twBlockName>result_DDR_B1_13</twBlockName><twBlockName>result_B1_12</twBlockName><twBlockName>result_B1_13</twBlockName><twBlockName>result_DDR_B1_14</twBlockName><twBlockName>result_DDR_B1_15</twBlockName><twBlockName>result_B1_14</twBlockName><twBlockName>result_B1_15</twBlockName><twBlockName>in4x_A1_43</twBlockName><twBlockName>DAC_pre_register_6_12</twBlockName><twBlockName>DAC_pre_register_6_13</twBlockName><twBlockName>DAC_pre_register_6_14</twBlockName><twBlockName>DAC_pre_register_6_15</twBlockName><twBlockName>DAC_pre_register_7_0</twBlockName><twBlockName>DAC_pre_register_7_1</twBlockName><twBlockName>DAC_pre_register_7_2</twBlockName><twBlockName>DAC_pre_register_7_3</twBlockName><twBlockName>DAC_register_7_9</twBlockName><twBlockName>DAC_register_7_3</twBlockName><twBlockName>DAC_register_7_11</twBlockName><twBlockName>DAC_register_7_8</twBlockName><twBlockName>DAC_register_7_13</twBlockName><twBlockName>in4x_C2_36</twBlockName><twBlockName>in4x_C2_37</twBlockName><twBlockName>in4x_C2_38</twBlockName><twBlockName>in4x_C2_39</twBlockName><twBlockName>in4x_C1_36</twBlockName><twBlockName>in4x_C1_37</twBlockName><twBlockName>in4x_C1_38</twBlockName><twBlockName>in4x_C1_39</twBlockName><twBlockName>result_DDR_B2_8</twBlockName><twBlockName>result_DDR_B2_9</twBlockName><twBlockName>result_DDR_C2_6</twBlockName><twBlockName>result_DDR_C2_7</twBlockName><twBlockName>result_A2_4</twBlockName><twBlockName>result_A2_5</twBlockName><twBlockName>result_DDR_A1_6</twBlockName><twBlockName>result_DDR_A1_7</twBlockName><twBlockName>result_A1_4</twBlockName><twBlockName>result_A1_5</twBlockName><twBlockName>data_stream_3_sel_0</twBlockName><twBlockName>data_stream_3_sel_1</twBlockName><twBlockName>data_stream_3_sel_2</twBlockName><twBlockName>data_stream_3_sel_3</twBlockName><twBlockName>result_DDR_D1_14</twBlockName><twBlockName>result_DDR_D1_15</twBlockName><twBlockName>in4x_D1_4</twBlockName><twBlockName>in4x_D1_5</twBlockName><twBlockName>in4x_D1_6</twBlockName><twBlockName>in4x_D1_7</twBlockName><twBlockName>in4x_B1_4</twBlockName><twBlockName>in4x_B1_5</twBlockName><twBlockName>in4x_B1_6</twBlockName><twBlockName>in4x_B1_7</twBlockName><twBlockName>DAC_pre_register_2_8</twBlockName><twBlockName>DAC_pre_register_2_9</twBlockName><twBlockName>DAC_pre_register_2_10</twBlockName><twBlockName>DAC_pre_register_2_11</twBlockName><twBlockName>DAC_pre_register_2_0</twBlockName><twBlockName>DAC_pre_register_2_1</twBlockName><twBlockName>DAC_pre_register_2_2</twBlockName><twBlockName>DAC_pre_register_2_3</twBlockName><twBlockName>channel_1</twBlockName><twBlockName>channel_2</twBlockName><twBlockName>DAC_output_1/DAC_SYNC</twBlockName><twBlockName>DAC_output_1/DAC_SCLK</twBlockName><twBlockName>DAC_register_7_12</twBlockName><twBlockName>TTL_out_user_4</twBlockName><twBlockName>TTL_out_user_5</twBlockName><twBlockName>TTL_out_user_6</twBlockName><twBlockName>TTL_out_user_7</twBlockName><twBlockName>result_DDR_A2_6</twBlockName><twBlockName>result_DDR_A2_7</twBlockName><twBlockName>result_DDR_B1_8</twBlockName><twBlockName>result_DDR_B1_9</twBlockName><twBlockName>in4x_A1_34</twBlockName><twBlockName>in4x_A1_35</twBlockName><twBlockName>in4x_A1_44</twBlockName><twBlockName>in4x_A1_45</twBlockName><twBlockName>result_D1_12</twBlockName><twBlockName>result_D1_13</twBlockName><twBlockName>result_C2_14</twBlockName><twBlockName>result_C2_15</twBlockName><twBlockName>in4x_D2_4</twBlockName><twBlockName>in4x_D2_5</twBlockName><twBlockName>in4x_D2_6</twBlockName><twBlockName>in4x_D2_7</twBlockName><twBlockName>main_state_FSM_FFd49</twBlockName><twBlockName>main_state_FSM_FFd50</twBlockName><twBlockName>main_state_FSM_FFd51</twBlockName><twBlockName>main_state_FSM_FFd52</twBlockName><twBlockName>main_state_FSM_FFd37</twBlockName><twBlockName>main_state_FSM_FFd38</twBlockName><twBlockName>main_state_FSM_FFd39</twBlockName><twBlockName>main_state_FSM_FFd40</twBlockName><twBlockName>main_state_FSM_FFd69</twBlockName><twBlockName>main_state_FSM_FFd70</twBlockName><twBlockName>main_state_FSM_FFd71</twBlockName><twBlockName>main_state_FSM_FFd72</twBlockName><twBlockName>main_state_FSM_FFd65</twBlockName><twBlockName>main_state_FSM_FFd53</twBlockName><twBlockName>main_state_FSM_FFd66</twBlockName><twBlockName>main_state_FSM_FFd54</twBlockName><twBlockName>main_state_FSM_FFd67</twBlockName><twBlockName>main_state_FSM_FFd55</twBlockName><twBlockName>main_state_FSM_FFd68</twBlockName><twBlockName>main_state_FSM_FFd56</twBlockName><twBlockName>main_state_FSM_FFd17</twBlockName><twBlockName>main_state_FSM_FFd18</twBlockName><twBlockName>main_state_FSM_FFd19</twBlockName><twBlockName>main_state_FSM_FFd20</twBlockName><twBlockName>main_state_FSM_FFd21</twBlockName><twBlockName>main_state_FSM_FFd22</twBlockName><twBlockName>main_state_FSM_FFd23</twBlockName><twBlockName>main_state_FSM_FFd24</twBlockName><twBlockName>main_state_FSM_FFd5</twBlockName><twBlockName>main_state_FSM_FFd6</twBlockName><twBlockName>main_state_FSM_FFd7</twBlockName><twBlockName>main_state_FSM_FFd8</twBlockName><twBlockName>SCLK</twBlockName><twBlockName>DAC_register_7_0</twBlockName><twBlockName>ADC_inout_1/ADC_CS</twBlockName><twBlockName>result_B1_8</twBlockName><twBlockName>result_B1_9</twBlockName><twBlockName>result_DDR_B1_10</twBlockName><twBlockName>result_DDR_B1_11</twBlockName><twBlockName>result_DDR_A2_4</twBlockName><twBlockName>result_DDR_A2_5</twBlockName><twBlockName>in4x_D1_8</twBlockName><twBlockName>in4x_D1_9</twBlockName><twBlockName>in4x_D1_10</twBlockName><twBlockName>in4x_D1_11</twBlockName><twBlockName>result_D1_14</twBlockName><twBlockName>result_D1_15</twBlockName><twBlockName>main_state_FSM_FFd73</twBlockName><twBlockName>main_state_FSM_FFd74</twBlockName><twBlockName>main_state_FSM_FFd75</twBlockName><twBlockName>main_state_FSM_FFd76</twBlockName><twBlockName>main_state_FSM_FFd33</twBlockName><twBlockName>main_state_FSM_FFd34</twBlockName><twBlockName>main_state_FSM_FFd35</twBlockName><twBlockName>main_state_FSM_FFd36</twBlockName><twBlockName>ADC_inout_1/ADC_SCLK</twBlockName><twBlockName>CS_b</twBlockName><twBlockName>channel_0</twBlockName><twBlockName>result_DDR_B2_10</twBlockName><twBlockName>result_DDR_B2_11</twBlockName><twBlockName>in4x_C1_32</twBlockName><twBlockName>in4x_C1_33</twBlockName><twBlockName>in4x_C1_34</twBlockName><twBlockName>in4x_C1_35</twBlockName><twBlockName>in4x_C2_44</twBlockName><twBlockName>in4x_C2_45</twBlockName><twBlockName>in4x_C2_46</twBlockName><twBlockName>in4x_C2_47</twBlockName><twBlockName>in4x_A1_33</twBlockName><twBlockName>in4x_A1_46</twBlockName><twBlockName>in4x_D1_44</twBlockName><twBlockName>in4x_D1_45</twBlockName><twBlockName>in4x_D1_46</twBlockName><twBlockName>in4x_D1_47</twBlockName><twBlockName>in4x_C1_44</twBlockName><twBlockName>in4x_C1_45</twBlockName><twBlockName>in4x_C1_46</twBlockName><twBlockName>in4x_C1_47</twBlockName><twBlockName>result_B2_12</twBlockName><twBlockName>result_B2_13</twBlockName><twBlockName>result_DDR_B2_14</twBlockName><twBlockName>result_DDR_B2_15</twBlockName><twBlockName>result_B2_14</twBlockName><twBlockName>result_B2_15</twBlockName><twBlockName>in4x_D2_8</twBlockName><twBlockName>in4x_D2_9</twBlockName><twBlockName>in4x_D2_10</twBlockName><twBlockName>in4x_D2_11</twBlockName><twBlockName>result_D2_14</twBlockName><twBlockName>result_D2_15</twBlockName><twBlockName>main_state_FSM_FFd45</twBlockName><twBlockName>main_state_FSM_FFd46</twBlockName><twBlockName>main_state_FSM_FFd47</twBlockName><twBlockName>main_state_FSM_FFd48</twBlockName><twBlockName>main_state_FSM_FFd13</twBlockName><twBlockName>main_state_FSM_FFd14</twBlockName><twBlockName>main_state_FSM_FFd15</twBlockName><twBlockName>main_state_FSM_FFd16</twBlockName><twBlockName>main_state_FSM_FFd61</twBlockName><twBlockName>main_state_FSM_FFd29</twBlockName><twBlockName>main_state_FSM_FFd62</twBlockName><twBlockName>main_state_FSM_FFd30</twBlockName><twBlockName>main_state_FSM_FFd63</twBlockName><twBlockName>main_state_FSM_FFd31</twBlockName><twBlockName>main_state_FSM_FFd64</twBlockName><twBlockName>main_state_FSM_FFd32</twBlockName><twBlockName>main_state_FSM_FFd57</twBlockName><twBlockName>main_state_FSM_FFd58</twBlockName><twBlockName>main_state_FSM_FFd59</twBlockName><twBlockName>main_state_FSM_FFd60</twBlockName><twBlockName>main_state_FSM_FFd9</twBlockName><twBlockName>main_state_FSM_FFd10</twBlockName><twBlockName>main_state_FSM_FFd11</twBlockName><twBlockName>main_state_FSM_FFd12</twBlockName><twBlockName>MOSI_A</twBlockName><twBlockName>data_stream_TTL_out_8</twBlockName><twBlockName>data_stream_TTL_out_9</twBlockName><twBlockName>TTL_out_user_8</twBlockName><twBlockName>TTL_out_user_9</twBlockName><twBlockName>TTL_out_user_10</twBlockName><twBlockName>TTL_out_user_11</twBlockName><twBlockName>DAC_register_2_12</twBlockName><twBlockName>DAC_register_2_5</twBlockName><twBlockName>DAC_register_2_1</twBlockName><twBlockName>DAC_register_2_0</twBlockName><twBlockName>DAC_register_2_15</twBlockName><twBlockName>DAC_register_2_10</twBlockName><twBlockName>DAC_register_2_3</twBlockName><twBlockName>DAC_register_2_9</twBlockName><twBlockName>DAC_register_2_8</twBlockName><twBlockName>DAC_register_2_14</twBlockName><twBlockName>DAC_register_2_13</twBlockName><twBlockName>DAC_register_2_11</twBlockName><twBlockName>result_B2_8</twBlockName><twBlockName>result_B2_9</twBlockName><twBlockName>in4x_B2_44</twBlockName><twBlockName>in4x_B2_45</twBlockName><twBlockName>in4x_B2_46</twBlockName><twBlockName>in4x_B2_47</twBlockName><twBlockName>in4x_B1_44</twBlockName><twBlockName>in4x_B1_45</twBlockName><twBlockName>in4x_B1_46</twBlockName><twBlockName>in4x_B1_47</twBlockName><twBlockName>result_DDR_B2_12</twBlockName><twBlockName>result_DDR_B2_13</twBlockName><twBlockName>result_D2_12</twBlockName><twBlockName>result_D2_13</twBlockName><twBlockName>result_DDR_D1_12</twBlockName><twBlockName>result_DDR_D1_13</twBlockName><twBlockName>in4x_B2_4</twBlockName><twBlockName>in4x_B2_5</twBlockName><twBlockName>in4x_B2_6</twBlockName><twBlockName>in4x_B2_7</twBlockName><twBlockName>result_DDR_D2_14</twBlockName><twBlockName>result_DDR_D2_15</twBlockName><twBlockName>main_state_FSM_FFd25</twBlockName><twBlockName>main_state_FSM_FFd26</twBlockName><twBlockName>main_state_FSM_FFd27</twBlockName><twBlockName>main_state_FSM_FFd28</twBlockName><twBlockName>main_state_FSM_FFd41</twBlockName><twBlockName>main_state_FSM_FFd42</twBlockName><twBlockName>main_state_FSM_FFd43</twBlockName><twBlockName>main_state_FSM_FFd44</twBlockName><twBlockName>in4x_A1_61</twBlockName><twBlockName>in4x_A1_63</twBlockName><twBlockName>data_stream_TTL_in_0</twBlockName><twBlockName>data_stream_TTL_in_1</twBlockName><twBlockName>data_stream_TTL_in_2</twBlockName><twBlockName>data_stream_TTL_in_3</twBlockName><twBlockName>SPI_running</twBlockName><twBlockName>result_DDR_C2_8</twBlockName><twBlockName>result_DDR_C2_9</twBlockName><twBlockName>in4x_C2_32</twBlockName><twBlockName>in4x_C2_33</twBlockName><twBlockName>in4x_C2_34</twBlockName><twBlockName>in4x_C2_35</twBlockName><twBlockName>result_DDR_C1_8</twBlockName><twBlockName>result_DDR_C1_9</twBlockName><twBlockName>in4x_D2_44</twBlockName><twBlockName>in4x_D2_45</twBlockName><twBlockName>in4x_D2_46</twBlockName><twBlockName>in4x_D2_47</twBlockName><twBlockName>in4x_A2_44</twBlockName><twBlockName>in4x_A2_45</twBlockName><twBlockName>in4x_A2_46</twBlockName><twBlockName>in4x_A2_47</twBlockName><twBlockName>result_DDR_D2_12</twBlockName><twBlockName>result_DDR_D2_13</twBlockName><twBlockName>in4x_A1_10</twBlockName><twBlockName>in4x_A1_11</twBlockName><twBlockName>in4x_C2_4</twBlockName><twBlockName>in4x_C2_5</twBlockName><twBlockName>in4x_C2_6</twBlockName><twBlockName>in4x_C2_7</twBlockName><twBlockName>ADC_inout_1/ADC_register_6</twBlockName><twBlockName>ADC_inout_1/ADC_register_7</twBlockName><twBlockName>ADC_inout_1/ADC_register_8</twBlockName><twBlockName>ADC_inout_1/ADC_register_9</twBlockName><twBlockName>ADC_inout_1/ADC_register_4</twBlockName><twBlockName>ADC_inout_1/ADC_register_5</twBlockName><twBlockName>ADC_inout_1/ADC_register_14</twBlockName><twBlockName>ADC_inout_1/ADC_register_10</twBlockName><twBlockName>ADC_inout_1/ADC_register_11</twBlockName><twBlockName>ADC_inout_1/ADC_register_12</twBlockName><twBlockName>ADC_inout_1/ADC_register_13</twBlockName><twBlockName>DAC_register_2_6</twBlockName><twBlockName>result_C1_8</twBlockName><twBlockName>result_C1_9</twBlockName><twBlockName>result_B2_10</twBlockName><twBlockName>result_B2_11</twBlockName><twBlockName>in4x_A2_32</twBlockName><twBlockName>in4x_A2_33</twBlockName><twBlockName>in4x_A2_34</twBlockName><twBlockName>in4x_A2_35</twBlockName><twBlockName>result_DDR_A1_8</twBlockName><twBlockName>result_DDR_A1_9</twBlockName><twBlockName>result_A1_8</twBlockName><twBlockName>result_A1_9</twBlockName><twBlockName>in4x_A1_42</twBlockName><twBlockName>in4x_A2_4</twBlockName><twBlockName>in4x_A2_5</twBlockName><twBlockName>in4x_A2_6</twBlockName><twBlockName>in4x_A2_7</twBlockName><twBlockName>data_stream_TTL_out_14</twBlockName><twBlockName>data_stream_TTL_out_15</twBlockName><twBlockName>TTL_out_user_12</twBlockName><twBlockName>TTL_out_user_13</twBlockName><twBlockName>TTL_out_user_14</twBlockName><twBlockName>TTL_out_user_15</twBlockName><twBlockName>DAC_register_2_4</twBlockName><twBlockName>DAC_register_2_2</twBlockName><twBlockName>DAC_register_2_7</twBlockName><twBlockName>result_DDR_A2_8</twBlockName><twBlockName>result_DDR_A2_9</twBlockName><twBlockName>result_A2_10</twBlockName><twBlockName>result_A2_11</twBlockName><twBlockName>result_D1_8</twBlockName><twBlockName>result_D1_9</twBlockName><twBlockName>in4x_B2_28</twBlockName><twBlockName>in4x_B2_29</twBlockName><twBlockName>in4x_B2_30</twBlockName><twBlockName>in4x_B2_31</twBlockName><twBlockName>in4x_A1_31</twBlockName><twBlockName>in4x_A1_32</twBlockName><twBlockName>in4x_D1_28</twBlockName><twBlockName>in4x_D1_29</twBlockName><twBlockName>in4x_D1_30</twBlockName><twBlockName>in4x_D1_31</twBlockName><twBlockName>result_DDR_C2_10</twBlockName><twBlockName>result_DDR_C2_11</twBlockName><twBlockName>in4x_A1_47</twBlockName><twBlockName>in4x_A1_48</twBlockName><twBlockName>result_DDR_C1_12</twBlockName><twBlockName>result_DDR_C1_13</twBlockName><twBlockName>in4x_C1_8</twBlockName><twBlockName>in4x_C1_9</twBlockName><twBlockName>in4x_C1_10</twBlockName><twBlockName>in4x_C1_11</twBlockName><twBlockName>result_DDR_C1_14</twBlockName><twBlockName>result_DDR_C1_15</twBlockName><twBlockName>in4x_A2_8</twBlockName><twBlockName>in4x_A2_9</twBlockName><twBlockName>in4x_A2_10</twBlockName><twBlockName>in4x_A2_11</twBlockName><twBlockName>in4x_B2_8</twBlockName><twBlockName>in4x_B2_9</twBlockName><twBlockName>in4x_B2_10</twBlockName><twBlockName>in4x_B2_11</twBlockName><twBlockName>result_DDR_A2_12</twBlockName><twBlockName>result_DDR_A2_13</twBlockName><twBlockName>data_stream_TTL_in_4</twBlockName><twBlockName>data_stream_TTL_in_5</twBlockName><twBlockName>data_stream_TTL_in_6</twBlockName><twBlockName>data_stream_TTL_in_7</twBlockName><twBlockName>ADC_inout_1/ADC_register_0</twBlockName><twBlockName>ADC_inout_1/ADC_register_1</twBlockName><twBlockName>ADC_inout_1/ADC_register_2</twBlockName><twBlockName>ADC_inout_1/ADC_register_3</twBlockName><twBlockName>data_stream_TTL_out_10</twBlockName><twBlockName>data_stream_TTL_out_11</twBlockName><twBlockName>data_stream_TTL_out_12</twBlockName><twBlockName>data_stream_TTL_out_13</twBlockName><twBlockName>result_DDR_A2_10</twBlockName><twBlockName>result_DDR_A2_11</twBlockName><twBlockName>in4x_D1_24</twBlockName><twBlockName>in4x_D1_25</twBlockName><twBlockName>in4x_D1_26</twBlockName><twBlockName>in4x_D1_27</twBlockName><twBlockName>result_DDR_D1_8</twBlockName><twBlockName>result_DDR_D1_9</twBlockName><twBlockName>result_C2_8</twBlockName><twBlockName>result_C2_9</twBlockName><twBlockName>in4x_D1_32</twBlockName><twBlockName>in4x_D1_33</twBlockName><twBlockName>in4x_D1_34</twBlockName><twBlockName>in4x_D1_35</twBlockName><twBlockName>in4x_B1_32</twBlockName><twBlockName>in4x_B1_33</twBlockName><twBlockName>in4x_B1_34</twBlockName><twBlockName>in4x_B1_35</twBlockName><twBlockName>in4x_D2_32</twBlockName><twBlockName>in4x_D2_33</twBlockName><twBlockName>in4x_D2_34</twBlockName><twBlockName>in4x_D2_35</twBlockName><twBlockName>in4x_B2_32</twBlockName><twBlockName>in4x_B2_33</twBlockName><twBlockName>in4x_B2_34</twBlockName><twBlockName>in4x_B2_35</twBlockName><twBlockName>result_DDR_D1_10</twBlockName><twBlockName>result_DDR_D1_11</twBlockName><twBlockName>result_D1_10</twBlockName><twBlockName>result_D1_11</twBlockName><twBlockName>in4x_A1_28</twBlockName><twBlockName>in4x_A1_29</twBlockName><twBlockName>result_C1_12</twBlockName><twBlockName>result_C1_13</twBlockName><twBlockName>result_C1_14</twBlockName><twBlockName>result_C1_15</twBlockName><twBlockName>in4x_C1_4</twBlockName><twBlockName>in4x_C1_5</twBlockName><twBlockName>in4x_C1_6</twBlockName><twBlockName>in4x_C1_7</twBlockName><twBlockName>in4x_A1_12</twBlockName><twBlockName>in4x_A1_13</twBlockName><twBlockName>result_A2_12</twBlockName><twBlockName>result_A2_13</twBlockName><twBlockName>result_DDR_A2_14</twBlockName><twBlockName>result_DDR_A2_15</twBlockName><twBlockName>in4x_A1_4</twBlockName><twBlockName>in4x_A1_5</twBlockName><twBlockName>in4x_A1_58</twBlockName><twBlockName>in4x_A1_59</twBlockName><twBlockName>ADC_inout_6/ADC_register_0</twBlockName><twBlockName>ADC_inout_6/ADC_register_1</twBlockName><twBlockName>ADC_inout_6/ADC_register_2</twBlockName><twBlockName>ADC_inout_6/ADC_register_3</twBlockName><twBlockName>data_stream_TTL_in_8</twBlockName><twBlockName>data_stream_TTL_in_9</twBlockName><twBlockName>data_stream_TTL_in_10</twBlockName><twBlockName>data_stream_TTL_in_11</twBlockName><twBlockName>result_A2_8</twBlockName><twBlockName>result_A2_9</twBlockName><twBlockName>in4x_B1_28</twBlockName><twBlockName>in4x_B1_29</twBlockName><twBlockName>in4x_B1_30</twBlockName><twBlockName>in4x_B1_31</twBlockName><twBlockName>in4x_A2_28</twBlockName><twBlockName>in4x_A2_29</twBlockName><twBlockName>in4x_A2_30</twBlockName><twBlockName>in4x_A2_31</twBlockName><twBlockName>in4x_C1_28</twBlockName><twBlockName>in4x_C1_29</twBlockName><twBlockName>in4x_C1_30</twBlockName><twBlockName>in4x_C1_31</twBlockName><twBlockName>in4x_A2_48</twBlockName><twBlockName>in4x_A2_49</twBlockName><twBlockName>in4x_A2_50</twBlockName><twBlockName>in4x_A2_51</twBlockName><twBlockName>in4x_C1_48</twBlockName><twBlockName>in4x_C1_49</twBlockName><twBlockName>in4x_C1_50</twBlockName><twBlockName>in4x_C1_51</twBlockName><twBlockName>in4x_D1_48</twBlockName><twBlockName>in4x_D1_49</twBlockName><twBlockName>in4x_D1_50</twBlockName><twBlockName>in4x_D1_51</twBlockName><twBlockName>result_DDR_C2_12</twBlockName><twBlockName>result_DDR_C2_13</twBlockName><twBlockName>result_C2_12</twBlockName><twBlockName>result_C2_13</twBlockName><twBlockName>in4x_A1_8</twBlockName><twBlockName>in4x_A1_9</twBlockName><twBlockName>result_DDR_C2_14</twBlockName><twBlockName>result_DDR_C2_15</twBlockName><twBlockName>result_A2_14</twBlockName><twBlockName>result_A2_15</twBlockName><twBlockName>result_A1_14</twBlockName><twBlockName>result_A1_15</twBlockName><twBlockName>in4x_A1_2</twBlockName><twBlockName>in4x_A1_3</twBlockName><twBlockName>in4x_A1_66</twBlockName><twBlockName>DAC_pre_register_6_8</twBlockName><twBlockName>DAC_pre_register_6_9</twBlockName><twBlockName>DAC_pre_register_6_10</twBlockName><twBlockName>DAC_pre_register_6_11</twBlockName><twBlockName>ADC_inout_4/ADC_register_6</twBlockName><twBlockName>ADC_inout_4/ADC_register_7</twBlockName><twBlockName>ADC_inout_4/ADC_register_8</twBlockName><twBlockName>ADC_inout_4/ADC_register_9</twBlockName><twBlockName>ADC_inout_6/ADC_register_4</twBlockName><twBlockName>ADC_inout_6/ADC_register_5</twBlockName><twBlockName>ADC_inout_6/ADC_register_14</twBlockName><twBlockName>ADC_inout_5/ADC_register_6</twBlockName><twBlockName>ADC_inout_5/ADC_register_7</twBlockName><twBlockName>ADC_inout_5/ADC_register_8</twBlockName><twBlockName>ADC_inout_5/ADC_register_9</twBlockName><twBlockName>ADC_inout_6/ADC_register_10</twBlockName><twBlockName>ADC_inout_6/ADC_register_11</twBlockName><twBlockName>ADC_inout_6/ADC_register_12</twBlockName><twBlockName>ADC_inout_6/ADC_register_13</twBlockName><twBlockName>ADC_inout_2/ADC_register_10</twBlockName><twBlockName>ADC_inout_2/ADC_register_11</twBlockName><twBlockName>ADC_inout_2/ADC_register_12</twBlockName><twBlockName>ADC_inout_2/ADC_register_13</twBlockName><twBlockName>ADC_inout_3/ADC_register_0</twBlockName><twBlockName>ADC_inout_3/ADC_register_1</twBlockName><twBlockName>ADC_inout_3/ADC_register_2</twBlockName><twBlockName>ADC_inout_3/ADC_register_3</twBlockName><twBlockName>in4x_A2_24</twBlockName><twBlockName>in4x_A2_25</twBlockName><twBlockName>in4x_A2_26</twBlockName><twBlockName>in4x_A2_27</twBlockName><twBlockName>in4x_B2_24</twBlockName><twBlockName>in4x_B2_25</twBlockName><twBlockName>in4x_B2_26</twBlockName><twBlockName>in4x_B2_27</twBlockName><twBlockName>in4x_C2_28</twBlockName><twBlockName>in4x_C2_29</twBlockName><twBlockName>in4x_C2_30</twBlockName><twBlockName>in4x_C2_31</twBlockName><twBlockName>in4x_A1_26</twBlockName><twBlockName>in4x_A1_27</twBlockName><twBlockName>result_B1_10</twBlockName><twBlockName>result_B1_11</twBlockName><twBlockName>result_C2_10</twBlockName><twBlockName>result_C2_11</twBlockName><twBlockName>result_DDR_C1_10</twBlockName><twBlockName>result_DDR_C1_11</twBlockName><twBlockName>result_A1_10</twBlockName><twBlockName>result_A1_11</twBlockName><twBlockName>result_C1_10</twBlockName><twBlockName>result_C1_11</twBlockName><twBlockName>result_DDR_A1_12</twBlockName><twBlockName>result_DDR_A1_13</twBlockName><twBlockName>result_A1_12</twBlockName><twBlockName>result_A1_13</twBlockName><twBlockName>in4x_C2_8</twBlockName><twBlockName>in4x_C2_9</twBlockName><twBlockName>in4x_C2_10</twBlockName><twBlockName>in4x_C2_11</twBlockName><twBlockName>result_DDR_A1_14</twBlockName><twBlockName>result_DDR_A1_15</twBlockName><twBlockName>in4x_A1_6</twBlockName><twBlockName>in4x_A1_7</twBlockName><twBlockName>in4x_A1_0</twBlockName><twBlockName>DAC_pre_register_5_8</twBlockName><twBlockName>DAC_pre_register_5_9</twBlockName><twBlockName>DAC_pre_register_5_10</twBlockName><twBlockName>DAC_pre_register_5_11</twBlockName><twBlockName>in4x_A1_52</twBlockName><twBlockName>in4x_A1_60</twBlockName><twBlockName>DAC_pre_register_6_0</twBlockName><twBlockName>DAC_pre_register_6_1</twBlockName><twBlockName>DAC_pre_register_6_2</twBlockName><twBlockName>DAC_pre_register_6_3</twBlockName><twBlockName>DAC_pre_register_5_0</twBlockName><twBlockName>DAC_pre_register_5_1</twBlockName><twBlockName>DAC_pre_register_5_2</twBlockName><twBlockName>DAC_pre_register_5_3</twBlockName><twBlockName>ADC_inout_4/ADC_register_10</twBlockName><twBlockName>ADC_inout_4/ADC_register_11</twBlockName><twBlockName>ADC_inout_4/ADC_register_12</twBlockName><twBlockName>ADC_inout_4/ADC_register_13</twBlockName><twBlockName>ADC_inout_6/ADC_register_6</twBlockName><twBlockName>ADC_inout_6/ADC_register_7</twBlockName><twBlockName>ADC_inout_6/ADC_register_8</twBlockName><twBlockName>ADC_inout_6/ADC_register_9</twBlockName><twBlockName>ADC_inout_5/ADC_register_10</twBlockName><twBlockName>ADC_inout_5/ADC_register_11</twBlockName><twBlockName>ADC_inout_5/ADC_register_12</twBlockName><twBlockName>ADC_inout_5/ADC_register_13</twBlockName><twBlockName>ADC_inout_3/ADC_register_6</twBlockName><twBlockName>ADC_inout_3/ADC_register_7</twBlockName><twBlockName>ADC_inout_3/ADC_register_8</twBlockName><twBlockName>ADC_inout_3/ADC_register_9</twBlockName><twBlockName>result_D2_8</twBlockName><twBlockName>result_D2_9</twBlockName><twBlockName>result_DDR_D2_8</twBlockName><twBlockName>result_DDR_D2_9</twBlockName><twBlockName>in4x_D2_28</twBlockName><twBlockName>in4x_D2_29</twBlockName><twBlockName>in4x_D2_30</twBlockName><twBlockName>in4x_D2_31</twBlockName><twBlockName>in4x_B1_48</twBlockName><twBlockName>in4x_B1_49</twBlockName><twBlockName>in4x_B1_50</twBlockName><twBlockName>in4x_B1_51</twBlockName><twBlockName>in4x_B2_48</twBlockName><twBlockName>in4x_B2_49</twBlockName><twBlockName>in4x_B2_50</twBlockName><twBlockName>in4x_B2_51</twBlockName><twBlockName>result_D2_10</twBlockName><twBlockName>result_D2_11</twBlockName><twBlockName>result_DDR_A1_10</twBlockName><twBlockName>result_DDR_A1_11</twBlockName><twBlockName>result_A1_2</twBlockName><twBlockName>result_A1_3</twBlockName><twBlockName>result_DDR_A1_0</twBlockName><twBlockName>result_DDR_A1_1</twBlockName><twBlockName>ADC_inout_7/ADC_register_0</twBlockName><twBlockName>ADC_inout_7/ADC_register_1</twBlockName><twBlockName>ADC_inout_7/ADC_register_2</twBlockName><twBlockName>ADC_inout_7/ADC_register_3</twBlockName><twBlockName>ADC_inout_5/ADC_register_4</twBlockName><twBlockName>ADC_inout_5/ADC_register_5</twBlockName><twBlockName>ADC_inout_5/ADC_register_14</twBlockName><twBlockName>ADC_inout_2/ADC_register_4</twBlockName><twBlockName>ADC_inout_2/ADC_register_5</twBlockName><twBlockName>ADC_inout_2/ADC_register_14</twBlockName><twBlockName>ADC_inout_3/ADC_register_4</twBlockName><twBlockName>ADC_inout_3/ADC_register_5</twBlockName><twBlockName>ADC_inout_3/ADC_register_14</twBlockName><twBlockName>ADC_inout_2/ADC_register_6</twBlockName><twBlockName>ADC_inout_2/ADC_register_7</twBlockName><twBlockName>ADC_inout_2/ADC_register_8</twBlockName><twBlockName>ADC_inout_2/ADC_register_9</twBlockName><twBlockName>channel_3</twBlockName><twBlockName>channel_4</twBlockName><twBlockName>external_digout_A</twBlockName><twBlockName>in4x_C2_24</twBlockName><twBlockName>in4x_C2_25</twBlockName><twBlockName>in4x_C2_26</twBlockName><twBlockName>in4x_C2_27</twBlockName><twBlockName>in4x_D2_24</twBlockName><twBlockName>in4x_D2_25</twBlockName><twBlockName>in4x_D2_26</twBlockName><twBlockName>in4x_D2_27</twBlockName><twBlockName>in4x_A1_30</twBlockName><twBlockName>in4x_A1_49</twBlockName><twBlockName>in4x_C2_48</twBlockName><twBlockName>in4x_C2_49</twBlockName><twBlockName>in4x_C2_50</twBlockName><twBlockName>in4x_C2_51</twBlockName><twBlockName>result_DDR_D2_10</twBlockName><twBlockName>result_DDR_D2_11</twBlockName><twBlockName>in4x_A1_50</twBlockName><twBlockName>in4x_A1_51</twBlockName><twBlockName>in4x_D2_48</twBlockName><twBlockName>in4x_D2_49</twBlockName><twBlockName>in4x_D2_50</twBlockName><twBlockName>in4x_D2_51</twBlockName><twBlockName>in4x_A1_22</twBlockName><twBlockName>in4x_A1_23</twBlockName><twBlockName>in4x_D1_12</twBlockName><twBlockName>in4x_D1_13</twBlockName><twBlockName>in4x_D1_14</twBlockName><twBlockName>in4x_D1_15</twBlockName><twBlockName>result_C1_2</twBlockName><twBlockName>result_C1_3</twBlockName><twBlockName>result_DDR_A1_2</twBlockName><twBlockName>result_DDR_A1_3</twBlockName><twBlockName>in4x_A1_54</twBlockName><twBlockName>in4x_A1_56</twBlockName><twBlockName>result_A1_0</twBlockName><twBlockName>result_A1_1</twBlockName><twBlockName>ADC_inout_5/ADC_register_0</twBlockName><twBlockName>ADC_inout_5/ADC_register_1</twBlockName><twBlockName>ADC_inout_5/ADC_register_2</twBlockName><twBlockName>ADC_inout_5/ADC_register_3</twBlockName><twBlockName>ADC_inout_7/ADC_register_6</twBlockName><twBlockName>ADC_inout_7/ADC_register_7</twBlockName><twBlockName>ADC_inout_7/ADC_register_8</twBlockName><twBlockName>ADC_inout_7/ADC_register_9</twBlockName><twBlockName>ADC_inout_2/ADC_register_0</twBlockName><twBlockName>ADC_inout_2/ADC_register_1</twBlockName><twBlockName>ADC_inout_2/ADC_register_2</twBlockName><twBlockName>ADC_inout_2/ADC_register_3</twBlockName><twBlockName>ADC_inout_3/ADC_register_10</twBlockName><twBlockName>ADC_inout_3/ADC_register_11</twBlockName><twBlockName>ADC_inout_3/ADC_register_12</twBlockName><twBlockName>ADC_inout_3/ADC_register_13</twBlockName><twBlockName>in4x_A1_24</twBlockName><twBlockName>in4x_A1_25</twBlockName><twBlockName>in4x_C1_24</twBlockName><twBlockName>in4x_C1_25</twBlockName><twBlockName>in4x_C1_26</twBlockName><twBlockName>in4x_C1_27</twBlockName><twBlockName>in4x_A1_15</twBlockName><twBlockName>in4x_A1_16</twBlockName><twBlockName>in4x_B2_0</twBlockName><twBlockName>in4x_B2_1</twBlockName><twBlockName>in4x_B2_2</twBlockName><twBlockName>in4x_B2_3</twBlockName><twBlockName>result_A2_2</twBlockName><twBlockName>result_A2_3</twBlockName><twBlockName>result_DDR_A2_2</twBlockName><twBlockName>result_DDR_A2_3</twBlockName><twBlockName>result_DDR_C1_2</twBlockName><twBlockName>result_DDR_C1_3</twBlockName><twBlockName>result_D1_2</twBlockName><twBlockName>result_D1_3</twBlockName><twBlockName>result_DDR_D1_2</twBlockName><twBlockName>result_DDR_D1_3</twBlockName><twBlockName>result_B2_2</twBlockName><twBlockName>result_B2_3</twBlockName><twBlockName>result_DDR_B1_0</twBlockName><twBlockName>result_DDR_B1_1</twBlockName><twBlockName>in4x_A2_52</twBlockName><twBlockName>in4x_A2_53</twBlockName><twBlockName>in4x_A2_54</twBlockName><twBlockName>in4x_A2_55</twBlockName><twBlockName>in4x_B2_64</twBlockName><twBlockName>in4x_B2_65</twBlockName><twBlockName>in4x_B2_66</twBlockName><twBlockName>in4x_B2_67</twBlockName><twBlockName>in4x_A2_64</twBlockName><twBlockName>in4x_A2_65</twBlockName><twBlockName>in4x_A2_66</twBlockName><twBlockName>in4x_A2_67</twBlockName><twBlockName>in4x_B1_64</twBlockName><twBlockName>in4x_B1_65</twBlockName><twBlockName>in4x_B1_66</twBlockName><twBlockName>in4x_B1_67</twBlockName><twBlockName>ADC_inout_4/ADC_register_4</twBlockName><twBlockName>ADC_inout_4/ADC_register_5</twBlockName><twBlockName>ADC_inout_4/ADC_register_14</twBlockName><twBlockName>ADC_inout_4/ADC_register_0</twBlockName><twBlockName>ADC_inout_4/ADC_register_1</twBlockName><twBlockName>ADC_inout_4/ADC_register_2</twBlockName><twBlockName>ADC_inout_4/ADC_register_3</twBlockName><twBlockName>ADC_inout_6/ADC_register_15</twBlockName><twBlockName>ADC_inout_7/ADC_register_10</twBlockName><twBlockName>ADC_inout_7/ADC_register_11</twBlockName><twBlockName>ADC_inout_7/ADC_register_12</twBlockName><twBlockName>ADC_inout_7/ADC_register_13</twBlockName><twBlockName>ADC_inout_8/ADC_register_10</twBlockName><twBlockName>ADC_inout_8/ADC_register_11</twBlockName><twBlockName>ADC_inout_8/ADC_register_12</twBlockName><twBlockName>ADC_inout_8/ADC_register_13</twBlockName><twBlockName>ADC_inout_8/ADC_register_6</twBlockName><twBlockName>ADC_inout_8/ADC_register_7</twBlockName><twBlockName>ADC_inout_8/ADC_register_8</twBlockName><twBlockName>ADC_inout_8/ADC_register_9</twBlockName><twBlockName>data_stream_TTL_in_12</twBlockName><twBlockName>data_stream_TTL_in_13</twBlockName><twBlockName>data_stream_TTL_in_14</twBlockName><twBlockName>data_stream_TTL_in_15</twBlockName><twBlockName>external_digout_B</twBlockName><twBlockName>external_fast_settle</twBlockName><twBlockName>in4x_B1_24</twBlockName><twBlockName>in4x_B1_25</twBlockName><twBlockName>in4x_B1_26</twBlockName><twBlockName>in4x_B1_27</twBlockName><twBlockName>in4x_A1_18</twBlockName><twBlockName>in4x_A1_19</twBlockName><twBlockName>in4x_C1_12</twBlockName><twBlockName>in4x_C1_13</twBlockName><twBlockName>in4x_C1_14</twBlockName><twBlockName>in4x_C1_15</twBlockName><twBlockName>in4x_A2_12</twBlockName><twBlockName>in4x_A2_13</twBlockName><twBlockName>in4x_A2_14</twBlockName><twBlockName>in4x_A2_15</twBlockName><twBlockName>in4x_B1_12</twBlockName><twBlockName>in4x_B1_13</twBlockName><twBlockName>in4x_B1_14</twBlockName><twBlockName>in4x_B1_15</twBlockName><twBlockName>result_B1_2</twBlockName><twBlockName>result_B1_3</twBlockName><twBlockName>result_DDR_B1_2</twBlockName><twBlockName>result_DDR_B1_3</twBlockName><twBlockName>result_DDR_C1_0</twBlockName><twBlockName>result_DDR_C1_1</twBlockName><twBlockName>result_DDR_B2_2</twBlockName><twBlockName>result_DDR_B2_3</twBlockName><twBlockName>result_B1_0</twBlockName><twBlockName>result_B1_1</twBlockName><twBlockName>in4x_D1_52</twBlockName><twBlockName>in4x_D1_53</twBlockName><twBlockName>in4x_D1_54</twBlockName><twBlockName>in4x_D1_55</twBlockName><twBlockName>in4x_C1_64</twBlockName><twBlockName>in4x_C1_65</twBlockName><twBlockName>in4x_C1_66</twBlockName><twBlockName>in4x_C1_67</twBlockName><twBlockName>in4x_A1_64</twBlockName><twBlockName>in4x_A1_65</twBlockName><twBlockName>in4x_D1_64</twBlockName><twBlockName>in4x_D1_65</twBlockName><twBlockName>in4x_D1_66</twBlockName><twBlockName>in4x_D1_67</twBlockName><twBlockName>ADC_inout_4/ADC_register_15</twBlockName><twBlockName>ADC_inout_8/ADC_register_15</twBlockName><twBlockName>ADC_inout_3/ADC_register_15</twBlockName><twBlockName>ADC_inout_5/ADC_register_15</twBlockName><twBlockName>ADC_inout_2/ADC_register_15</twBlockName><twBlockName>ADC_inout_1/ADC_register_15</twBlockName><twBlockName>DAC_output_5/DAC_DIN</twBlockName><twBlockName>external_digout_D</twBlockName><twBlockName>external_digout_C</twBlockName><twBlockName>in4x_D2_12</twBlockName><twBlockName>in4x_D2_13</twBlockName><twBlockName>in4x_D2_14</twBlockName><twBlockName>in4x_D2_15</twBlockName><twBlockName>in4x_C2_0</twBlockName><twBlockName>in4x_C2_1</twBlockName><twBlockName>in4x_C2_2</twBlockName><twBlockName>in4x_C2_3</twBlockName><twBlockName>in4x_A2_0</twBlockName><twBlockName>in4x_A2_1</twBlockName><twBlockName>in4x_A2_2</twBlockName><twBlockName>in4x_A2_3</twBlockName><twBlockName>in4x_B1_0</twBlockName><twBlockName>in4x_B1_1</twBlockName><twBlockName>in4x_B1_2</twBlockName><twBlockName>in4x_B1_3</twBlockName><twBlockName>result_DDR_C2_2</twBlockName><twBlockName>result_DDR_C2_3</twBlockName><twBlockName>result_DDR_D2_2</twBlockName><twBlockName>result_DDR_D2_3</twBlockName><twBlockName>result_DDR_A2_0</twBlockName><twBlockName>result_DDR_A2_1</twBlockName><twBlockName>result_B2_0</twBlockName><twBlockName>result_B2_1</twBlockName><twBlockName>in4x_B2_52</twBlockName><twBlockName>in4x_B2_53</twBlockName><twBlockName>in4x_B2_54</twBlockName><twBlockName>in4x_B2_55</twBlockName><twBlockName>in4x_C2_52</twBlockName><twBlockName>in4x_C2_53</twBlockName><twBlockName>in4x_C2_54</twBlockName><twBlockName>in4x_C2_55</twBlockName><twBlockName>in4x_A1_53</twBlockName><twBlockName>in4x_A1_67</twBlockName><twBlockName>in4x_C2_64</twBlockName><twBlockName>in4x_C2_65</twBlockName><twBlockName>in4x_C2_66</twBlockName><twBlockName>in4x_C2_67</twBlockName><twBlockName>in4x_B1_52</twBlockName><twBlockName>in4x_B1_53</twBlockName><twBlockName>in4x_B1_54</twBlockName><twBlockName>in4x_B1_55</twBlockName><twBlockName>in4x_B2_72</twBlockName><twBlockName>in4x_B2_73</twBlockName><twBlockName>in4x_C2_68</twBlockName><twBlockName>in4x_C2_69</twBlockName><twBlockName>in4x_C2_70</twBlockName><twBlockName>in4x_C2_71</twBlockName><twBlockName>in4x_A1_71</twBlockName><twBlockName>in4x_A1_73</twBlockName><twBlockName>in4x_C1_68</twBlockName><twBlockName>in4x_C1_69</twBlockName><twBlockName>in4x_C1_70</twBlockName><twBlockName>in4x_C1_71</twBlockName><twBlockName>in4x_B1_68</twBlockName><twBlockName>in4x_B1_69</twBlockName><twBlockName>in4x_B1_70</twBlockName><twBlockName>in4x_B1_71</twBlockName><twBlockName>ADC_inout_7/ADC_register_15</twBlockName><twBlockName>ADC_inout_7/ADC_register_4</twBlockName><twBlockName>ADC_inout_7/ADC_register_5</twBlockName><twBlockName>ADC_inout_7/ADC_register_14</twBlockName><twBlockName>ADC_inout_8/ADC_register_0</twBlockName><twBlockName>ADC_inout_8/ADC_register_1</twBlockName><twBlockName>ADC_inout_8/ADC_register_2</twBlockName><twBlockName>ADC_inout_8/ADC_register_3</twBlockName><twBlockName>ADC_inout_8/ADC_register_4</twBlockName><twBlockName>ADC_inout_8/ADC_register_5</twBlockName><twBlockName>ADC_inout_8/ADC_register_14</twBlockName><twBlockName>in4x_C2_12</twBlockName><twBlockName>in4x_C2_13</twBlockName><twBlockName>in4x_C2_14</twBlockName><twBlockName>in4x_C2_15</twBlockName><twBlockName>in4x_B2_12</twBlockName><twBlockName>in4x_B2_13</twBlockName><twBlockName>in4x_B2_14</twBlockName><twBlockName>in4x_B2_15</twBlockName><twBlockName>in4x_C1_0</twBlockName><twBlockName>in4x_C1_1</twBlockName><twBlockName>in4x_C1_2</twBlockName><twBlockName>in4x_C1_3</twBlockName><twBlockName>in4x_D1_0</twBlockName><twBlockName>in4x_D1_1</twBlockName><twBlockName>in4x_D1_2</twBlockName><twBlockName>in4x_D1_3</twBlockName><twBlockName>in4x_A1_1</twBlockName><twBlockName>in4x_A1_14</twBlockName><twBlockName>in4x_D2_0</twBlockName><twBlockName>in4x_D2_1</twBlockName><twBlockName>in4x_D2_2</twBlockName><twBlockName>in4x_D2_3</twBlockName><twBlockName>result_C2_2</twBlockName><twBlockName>result_C2_3</twBlockName><twBlockName>result_D2_2</twBlockName><twBlockName>result_D2_3</twBlockName><twBlockName>result_C1_0</twBlockName><twBlockName>result_C1_1</twBlockName><twBlockName>result_A2_0</twBlockName><twBlockName>result_A2_1</twBlockName><twBlockName>result_DDR_B2_0</twBlockName><twBlockName>result_DDR_B2_1</twBlockName><twBlockName>in4x_D2_52</twBlockName><twBlockName>in4x_D2_53</twBlockName><twBlockName>in4x_D2_54</twBlockName><twBlockName>in4x_D2_55</twBlockName><twBlockName>in4x_D2_64</twBlockName><twBlockName>in4x_D2_65</twBlockName><twBlockName>in4x_D2_66</twBlockName><twBlockName>in4x_D2_67</twBlockName><twBlockName>in4x_D2_68</twBlockName><twBlockName>in4x_D2_69</twBlockName><twBlockName>in4x_D2_70</twBlockName><twBlockName>in4x_D2_71</twBlockName><twBlockName>in4x_B1_72</twBlockName><twBlockName>in4x_B1_73</twBlockName><twBlockName>data_stream_TTL_out_4</twBlockName><twBlockName>DAC_output_6/DAC_DIN</twBlockName><twBlockName>in4x_B1_20</twBlockName><twBlockName>in4x_B1_21</twBlockName><twBlockName>in4x_B1_22</twBlockName><twBlockName>in4x_B1_23</twBlockName><twBlockName>in4x_B2_20</twBlockName><twBlockName>in4x_B2_21</twBlockName><twBlockName>in4x_B2_22</twBlockName><twBlockName>in4x_B2_23</twBlockName><twBlockName>in4x_D1_20</twBlockName><twBlockName>in4x_D1_21</twBlockName><twBlockName>in4x_D1_22</twBlockName><twBlockName>in4x_D1_23</twBlockName><twBlockName>in4x_A2_16</twBlockName><twBlockName>in4x_A2_17</twBlockName><twBlockName>in4x_A2_18</twBlockName><twBlockName>in4x_A2_19</twBlockName><twBlockName>in4x_C2_16</twBlockName><twBlockName>in4x_C2_17</twBlockName><twBlockName>in4x_C2_18</twBlockName><twBlockName>in4x_C2_19</twBlockName><twBlockName>in4x_A1_17</twBlockName><twBlockName>in4x_A1_62</twBlockName><twBlockName>in4x_D2_16</twBlockName><twBlockName>in4x_D2_17</twBlockName><twBlockName>in4x_D2_18</twBlockName><twBlockName>in4x_D2_19</twBlockName><twBlockName>in4x_C1_60</twBlockName><twBlockName>in4x_C1_61</twBlockName><twBlockName>in4x_C1_62</twBlockName><twBlockName>in4x_C1_63</twBlockName><twBlockName>result_D2_0</twBlockName><twBlockName>result_D2_1</twBlockName><twBlockName>result_D1_0</twBlockName><twBlockName>result_D1_1</twBlockName><twBlockName>result_DDR_D1_0</twBlockName><twBlockName>result_DDR_D1_1</twBlockName><twBlockName>in4x_D1_72</twBlockName><twBlockName>in4x_D1_73</twBlockName><twBlockName>DAC_register_5_4</twBlockName><twBlockName>DAC_register_5_2</twBlockName><twBlockName>DAC_register_5_15</twBlockName><twBlockName>DAC_register_5_3</twBlockName><twBlockName>DAC_register_5_1</twBlockName><twBlockName>DAC_register_5_0</twBlockName><twBlockName>DAC_register_5_14</twBlockName><twBlockName>DAC_register_5_13</twBlockName><twBlockName>DAC_register_5_7</twBlockName><twBlockName>DAC_register_5_12</twBlockName><twBlockName>DAC_register_5_11</twBlockName><twBlockName>DAC_register_5_9</twBlockName><twBlockName>DAC_register_5_6</twBlockName><twBlockName>DAC_register_6_0</twBlockName><twBlockName>DAC_register_6_4</twBlockName><twBlockName>DAC_register_6_3</twBlockName><twBlockName>DAC_register_6_15</twBlockName><twBlockName>DAC_register_6_6</twBlockName><twBlockName>DAC_register_6_1</twBlockName><twBlockName>DAC_register_6_11</twBlockName><twBlockName>DAC_register_6_5</twBlockName><twBlockName>DAC_register_6_2</twBlockName><twBlockName>DAC_register_6_14</twBlockName><twBlockName>DAC_register_6_13</twBlockName><twBlockName>DAC_register_6_12</twBlockName><twBlockName>in4x_D2_20</twBlockName><twBlockName>in4x_D2_21</twBlockName><twBlockName>in4x_D2_22</twBlockName><twBlockName>in4x_D2_23</twBlockName><twBlockName>in4x_B2_16</twBlockName><twBlockName>in4x_B2_17</twBlockName><twBlockName>in4x_B2_18</twBlockName><twBlockName>in4x_B2_19</twBlockName><twBlockName>in4x_D1_16</twBlockName><twBlockName>in4x_D1_17</twBlockName><twBlockName>in4x_D1_18</twBlockName><twBlockName>in4x_D1_19</twBlockName><twBlockName>in4x_B1_16</twBlockName><twBlockName>in4x_B1_17</twBlockName><twBlockName>in4x_B1_18</twBlockName><twBlockName>in4x_B1_19</twBlockName><twBlockName>in4x_D1_60</twBlockName><twBlockName>in4x_D1_61</twBlockName><twBlockName>in4x_D1_62</twBlockName><twBlockName>in4x_D1_63</twBlockName><twBlockName>in4x_B1_60</twBlockName><twBlockName>in4x_B1_61</twBlockName><twBlockName>in4x_B1_62</twBlockName><twBlockName>in4x_B1_63</twBlockName><twBlockName>in4x_C2_60</twBlockName><twBlockName>in4x_C2_61</twBlockName><twBlockName>in4x_C2_62</twBlockName><twBlockName>in4x_C2_63</twBlockName><twBlockName>result_DDR_D2_0</twBlockName><twBlockName>result_DDR_D2_1</twBlockName><twBlockName>result_C2_0</twBlockName><twBlockName>result_C2_1</twBlockName><twBlockName>in4x_D1_56</twBlockName><twBlockName>in4x_D1_57</twBlockName><twBlockName>in4x_D1_58</twBlockName><twBlockName>in4x_D1_59</twBlockName><twBlockName>in4x_C1_52</twBlockName><twBlockName>in4x_C1_53</twBlockName><twBlockName>in4x_C1_54</twBlockName><twBlockName>in4x_C1_55</twBlockName><twBlockName>in4x_A1_55</twBlockName><twBlockName>in4x_A1_69</twBlockName><twBlockName>in4x_A2_72</twBlockName><twBlockName>in4x_A2_73</twBlockName><twBlockName>in4x_A1_68</twBlockName><twBlockName>in4x_A1_70</twBlockName><twBlockName>in4x_B2_68</twBlockName><twBlockName>in4x_B2_69</twBlockName><twBlockName>in4x_B2_70</twBlockName><twBlockName>in4x_B2_71</twBlockName><twBlockName>DAC_register_5_10</twBlockName><twBlockName>data_stream_TTL_out_5</twBlockName><twBlockName>in4x_C1_20</twBlockName><twBlockName>in4x_C1_21</twBlockName><twBlockName>in4x_C1_22</twBlockName><twBlockName>in4x_C1_23</twBlockName><twBlockName>in4x_C2_20</twBlockName><twBlockName>in4x_C2_21</twBlockName><twBlockName>in4x_C2_22</twBlockName><twBlockName>in4x_C2_23</twBlockName><twBlockName>in4x_A2_20</twBlockName><twBlockName>in4x_A2_21</twBlockName><twBlockName>in4x_A2_22</twBlockName><twBlockName>in4x_A2_23</twBlockName><twBlockName>in4x_C1_16</twBlockName><twBlockName>in4x_C1_17</twBlockName><twBlockName>in4x_C1_18</twBlockName><twBlockName>in4x_C1_19</twBlockName><twBlockName>in4x_B2_60</twBlockName><twBlockName>in4x_B2_61</twBlockName><twBlockName>in4x_B2_62</twBlockName><twBlockName>in4x_B2_63</twBlockName><twBlockName>in4x_D2_60</twBlockName><twBlockName>in4x_D2_61</twBlockName><twBlockName>in4x_D2_62</twBlockName><twBlockName>in4x_D2_63</twBlockName><twBlockName>in4x_C1_56</twBlockName><twBlockName>in4x_C1_57</twBlockName><twBlockName>in4x_C1_58</twBlockName><twBlockName>in4x_C1_59</twBlockName><twBlockName>in4x_A2_56</twBlockName><twBlockName>in4x_A2_57</twBlockName><twBlockName>in4x_A2_58</twBlockName><twBlockName>in4x_A2_59</twBlockName><twBlockName>in4x_B1_56</twBlockName><twBlockName>in4x_B1_57</twBlockName><twBlockName>in4x_B1_58</twBlockName><twBlockName>in4x_B1_59</twBlockName><twBlockName>in4x_C1_72</twBlockName><twBlockName>in4x_C1_73</twBlockName><twBlockName>in4x_D2_72</twBlockName><twBlockName>in4x_D2_73</twBlockName><twBlockName>in4x_D1_68</twBlockName><twBlockName>in4x_D1_69</twBlockName><twBlockName>in4x_D1_70</twBlockName><twBlockName>in4x_D1_71</twBlockName><twBlockName>DAC_register_5_5</twBlockName><twBlockName>DAC_register_6_9</twBlockName><twBlockName>DAC_register_6_8</twBlockName><twBlockName>DAC_register_6_7</twBlockName><twBlockName>in4x_A1_20</twBlockName><twBlockName>in4x_A1_21</twBlockName><twBlockName>in4x_A2_60</twBlockName><twBlockName>in4x_A2_61</twBlockName><twBlockName>in4x_A2_62</twBlockName><twBlockName>in4x_A2_63</twBlockName><twBlockName>result_DDR_C2_0</twBlockName><twBlockName>result_DDR_C2_1</twBlockName><twBlockName>in4x_C2_56</twBlockName><twBlockName>in4x_C2_57</twBlockName><twBlockName>in4x_C2_58</twBlockName><twBlockName>in4x_C2_59</twBlockName><twBlockName>in4x_D2_56</twBlockName><twBlockName>in4x_D2_57</twBlockName><twBlockName>in4x_D2_58</twBlockName><twBlockName>in4x_D2_59</twBlockName><twBlockName>in4x_B2_56</twBlockName><twBlockName>in4x_B2_57</twBlockName><twBlockName>in4x_B2_58</twBlockName><twBlockName>in4x_B2_59</twBlockName><twBlockName>in4x_A1_57</twBlockName><twBlockName>in4x_A1_72</twBlockName><twBlockName>in4x_C2_72</twBlockName><twBlockName>in4x_C2_73</twBlockName><twBlockName>in4x_A2_68</twBlockName><twBlockName>in4x_A2_69</twBlockName><twBlockName>in4x_A2_70</twBlockName><twBlockName>in4x_A2_71</twBlockName><twBlockName>DAC_register_5_8</twBlockName><twBlockName>DAC_register_6_10</twBlockName></twBlockList><twPinList><twPinName>RAM_bank_3\/RAM_block_10\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_11\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_12\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_8\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_3\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_4\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_12\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_13\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_14\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_5\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_6\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_1\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_14\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_15\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_7\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_8\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_3\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_9\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_5\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_0\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_1\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_10\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_11\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_7\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_2\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_3\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_11\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_12\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_13\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_9\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_4\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_5\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_0\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_13\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_14\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_15\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_6\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_7\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_2\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_15\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_8\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_9\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_4\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_0\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_10\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_2\/RAM_block_6\/RAMB16BWER_inst.CLKB</twPinName><twPinName>SDRAM_FIFO_inst\/okPipeIn_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA</twPinName><twPinName>SDRAM_FIFO_inst\/okPipeIn_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_1\/RAMB16BWER_inst.CLKB</twPinName><twPinName>RAM_bank_1\/RAM_block_2\/RAMB16BWER_inst.CLKB</twPinName><twPinName>DAC_output_7\/multiplier_1\/blk00000003.CLK</twPinName><twPinName>DAC_output_8\/multiplier_1\/blk00000003.CLK</twPinName><twPinName>DAC_output_1\/multiplier_1\/blk00000003.CLK</twPinName><twPinName>DAC_output_2\/multiplier_1\/blk00000003.CLK</twPinName><twPinName>DAC_output_3\/multiplier_1\/blk00000003.CLK</twPinName><twPinName>DAC_output_4\/multiplier_1\/blk00000003.CLK</twPinName><twPinName>DAC_output_5\/multiplier_1\/blk00000003.CLK</twPinName><twPinName>DAC_output_6\/multiplier_1\/blk00000003.CLK</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="311"><twTimeGrpName>host_dcm_clk0</twTimeGrpName><twBlockList><twBlockName>host/core0/core0/a0/pc0/data_path_loop[0].arith_logical_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[1].arith_logical_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[2].arith_logical_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/alu_mux_sel0_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/bank_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/carry_flag_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/zero_flag_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/arith_carry_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/sx_addr4_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/t_state1_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/t_state2_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/run_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/internal_reset_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[0].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[1].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[2].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[3].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[4].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[5].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[6].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[7].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[8].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[9].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[10].pc_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[11].pc_flop</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_10</twBlockName><twBlockName>host/core0/core0/a0/timeout_0</twBlockName><twBlockName>host/core0/core0/a0/timeout_1</twBlockName><twBlockName>host/core0/core0/a0/timeout_2</twBlockName><twBlockName>host/core0/core0/a0/timeout_3</twBlockName><twBlockName>host/core0/core0/a0/timeout_4</twBlockName><twBlockName>host/core0/core0/a0/timeout_5</twBlockName><twBlockName>host/core0/core0/a0/timeout_6</twBlockName><twBlockName>host/core0/core0/a0/timeout_7</twBlockName><twBlockName>host/core0/core0/a0/timeout_8</twBlockName><twBlockName>host/core0/core0/a0/timeout_9</twBlockName><twBlockName>host/core0/core0/a0/timeout_10</twBlockName><twBlockName>host/core0/core0/a0/timeout_11</twBlockName><twBlockName>host/core0/core0/a0/timeout_12</twBlockName><twBlockName>host/core0/core0/a0/timeout_13</twBlockName><twBlockName>host/core0/core0/a0/timeout_14</twBlockName><twBlockName>host/core0/core0/a0/timeout_15</twBlockName><twBlockName>host/core0/core0/a0/timeout_16</twBlockName><twBlockName>host/core0/core0/a0/timeout_17</twBlockName><twBlockName>host/core0/core0/a0/timeout_18</twBlockName><twBlockName>host/core0/core0/a0/timeout_19</twBlockName><twBlockName>host/core0/core0/a0/timeout_20</twBlockName><twBlockName>host/core0/core0/a0/timeout_21</twBlockName><twBlockName>host/core0/core0/a0/timeout_22</twBlockName><twBlockName>host/core0/core0/a0/timeout_23</twBlockName><twBlockName>host/core0/core0/a0/timeout_24</twBlockName><twBlockName>host/core0/core0/a0/timeout_25</twBlockName><twBlockName>host/core0/core0/a0/timeout_26</twBlockName><twBlockName>host/core0/core0/a0/timeout_27</twBlockName><twBlockName>host/core0/core0/a0/timeout_28</twBlockName><twBlockName>wo20/wirehold_0</twBlockName><twBlockName>wo20/wirehold_1</twBlockName><twBlockName>wo20/wirehold_2</twBlockName><twBlockName>wo20/wirehold_3</twBlockName><twBlockName>wo20/wirehold_4</twBlockName><twBlockName>wo20/wirehold_5</twBlockName><twBlockName>wo20/wirehold_6</twBlockName><twBlockName>wo20/wirehold_7</twBlockName><twBlockName>wo20/wirehold_8</twBlockName><twBlockName>wo20/wirehold_9</twBlockName><twBlockName>wo20/wirehold_10</twBlockName><twBlockName>wo20/wirehold_11</twBlockName><twBlockName>wo20/wirehold_12</twBlockName><twBlockName>wo20/wirehold_13</twBlockName><twBlockName>wo20/wirehold_14</twBlockName><twBlockName>wo20/wirehold_15</twBlockName><twBlockName>wo21/wirehold_0</twBlockName><twBlockName>wo21/wirehold_1</twBlockName><twBlockName>wo21/wirehold_2</twBlockName><twBlockName>wo21/wirehold_3</twBlockName><twBlockName>wo21/wirehold_4</twBlockName><twBlockName>wo21/wirehold_5</twBlockName><twBlockName>wo21/wirehold_6</twBlockName><twBlockName>wo21/wirehold_7</twBlockName><twBlockName>wo21/wirehold_8</twBlockName><twBlockName>wo21/wirehold_9</twBlockName><twBlockName>wo21/wirehold_10</twBlockName><twBlockName>host/delays[0].fdrein0</twBlockName><twBlockName>host/delays[0].fdreout0</twBlockName><twBlockName>host/delays[0].fdreout1</twBlockName><twBlockName>host/delays[1].fdrein0</twBlockName><twBlockName>host/delays[1].fdreout0</twBlockName><twBlockName>host/delays[1].fdreout1</twBlockName><twBlockName>host/delays[2].fdrein0</twBlockName><twBlockName>host/delays[2].fdreout0</twBlockName><twBlockName>host/delays[2].fdreout1</twBlockName><twBlockName>host/delays[3].fdrein0</twBlockName><twBlockName>host/delays[3].fdreout0</twBlockName><twBlockName>host/delays[3].fdreout1</twBlockName><twBlockName>host/delays[4].fdrein0</twBlockName><twBlockName>host/delays[4].fdreout0</twBlockName><twBlockName>host/delays[4].fdreout1</twBlockName><twBlockName>host/delays[5].fdrein0</twBlockName><twBlockName>host/delays[5].fdreout0</twBlockName><twBlockName>host/delays[5].fdreout1</twBlockName><twBlockName>host/delays[6].fdrein0</twBlockName><twBlockName>host/delays[6].fdreout0</twBlockName><twBlockName>host/delays[6].fdreout1</twBlockName><twBlockName>host/delays[7].fdrein0</twBlockName><twBlockName>host/delays[7].fdreout0</twBlockName><twBlockName>host/delays[7].fdreout1</twBlockName><twBlockName>host/delays[8].fdrein0</twBlockName><twBlockName>host/delays[8].fdreout0</twBlockName><twBlockName>host/delays[8].fdreout1</twBlockName><twBlockName>host/delays[9].fdrein0</twBlockName><twBlockName>host/delays[9].fdreout0</twBlockName><twBlockName>host/delays[9].fdreout1</twBlockName><twBlockName>host/delays[10].fdrein0</twBlockName><twBlockName>host/delays[10].fdreout0</twBlockName><twBlockName>host/delays[10].fdreout1</twBlockName><twBlockName>host/delays[11].fdrein0</twBlockName><twBlockName>host/delays[11].fdreout0</twBlockName><twBlockName>host/delays[11].fdreout1</twBlockName><twBlockName>host/delays[12].fdrein0</twBlockName><twBlockName>host/delays[12].fdreout0</twBlockName><twBlockName>host/delays[12].fdreout1</twBlockName><twBlockName>host/delays[13].fdrein0</twBlockName><twBlockName>host/delays[13].fdreout0</twBlockName><twBlockName>host/delays[13].fdreout1</twBlockName><twBlockName>host/delays[14].fdrein0</twBlockName><twBlockName>host/delays[14].fdreout0</twBlockName><twBlockName>host/delays[14].fdreout1</twBlockName><twBlockName>host/delays[15].fdrein0</twBlockName><twBlockName>host/delays[15].fdreout0</twBlockName><twBlockName>host/delays[15].fdreout1</twBlockName><twBlockName>host/clkout1_buf</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7</twBlockName><twBlockName>wi0c/ep_dataout_8</twBlockName><twBlockName>wi0c/ep_dataout_9</twBlockName><twBlockName>wi08/ep_datahold_4</twBlockName><twBlockName>wi08/ep_datahold_5</twBlockName><twBlockName>wi08/ep_datahold_6</twBlockName><twBlockName>wi08/ep_datahold_7</twBlockName><twBlockName>wi0e/ep_dataout_8</twBlockName><twBlockName>wi0e/ep_dataout_9</twBlockName><twBlockName>wi0d/ep_datahold_0</twBlockName><twBlockName>wi0d/ep_datahold_1</twBlockName><twBlockName>wi0d/ep_datahold_2</twBlockName><twBlockName>wi0d/ep_datahold_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twBlockName><twBlockName>wi0c/ep_datahold_8</twBlockName><twBlockName>wi0c/ep_datahold_9</twBlockName><twBlockName>wi08/ep_dataout_4</twBlockName><twBlockName>wi08/ep_dataout_5</twBlockName><twBlockName>wi08/ep_dataout_6</twBlockName><twBlockName>wi08/ep_dataout_7</twBlockName><twBlockName>wi0e/ep_datahold_8</twBlockName><twBlockName>wi0e/ep_datahold_9</twBlockName><twBlockName>wi0d/ep_dataout_0</twBlockName><twBlockName>wi0d/ep_dataout_1</twBlockName><twBlockName>wi0d/ep_dataout_2</twBlockName><twBlockName>wi0d/ep_dataout_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_10</twBlockName><twBlockName>wi08/ep_datahold_8</twBlockName><twBlockName>wi08/ep_datahold_9</twBlockName><twBlockName>wi08/ep_datahold_10</twBlockName><twBlockName>wi08/ep_datahold_11</twBlockName><twBlockName>wi0d/ep_dataout_9</twBlockName><twBlockName>wi0d/ep_dataout_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8</twBlockName><twBlockName>wi08/ep_dataout_8</twBlockName><twBlockName>wi08/ep_dataout_9</twBlockName><twBlockName>wi08/ep_dataout_10</twBlockName><twBlockName>wi08/ep_dataout_11</twBlockName><twBlockName>wi0d/ep_datahold_8</twBlockName><twBlockName>wi0d/ep_datahold_9</twBlockName><twBlockName>host/core0/core0/a0/des0/L_13</twBlockName><twBlockName>host/core0/core0/a0/des0/L_14</twBlockName><twBlockName>host/core0/core0/a0/des0/L_15</twBlockName><twBlockName>host/core0/core0/a0/des0/L_16</twBlockName><twBlockName>host/core0/core0/a0/des0/R_13</twBlockName><twBlockName>host/core0/core0/a0/des0/R_14</twBlockName><twBlockName>host/core0/core0/a0/des0/R_7</twBlockName><twBlockName>host/core0/core0/a0/des0/R_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8</twBlockName><twBlockName>host/core0/core0/a0/d0/valid</twBlockName><twBlockName>host/core0/core0/a0/d0/div_0</twBlockName><twBlockName>host/core0/core0/a0/d0/div_1</twBlockName><twBlockName>host/core0/core0/a0/d0/div_2</twBlockName><twBlockName>host/core0/core0/a0/d0/div_3</twBlockName><twBlockName>host/core0/core0/a0/d0/div_4</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_read</twBlockName><twBlockName>wi0c/ep_dataout_0</twBlockName><twBlockName>wi0c/ep_dataout_1</twBlockName><twBlockName>wi0c/ep_dataout_2</twBlockName><twBlockName>wi0c/ep_dataout_3</twBlockName><twBlockName>wi08/ep_datahold_0</twBlockName><twBlockName>wi08/ep_datahold_1</twBlockName><twBlockName>wi08/ep_datahold_2</twBlockName><twBlockName>wi08/ep_datahold_3</twBlockName><twBlockName>wi08/ep_dataout_0</twBlockName><twBlockName>wi08/ep_dataout_1</twBlockName><twBlockName>wi08/ep_dataout_2</twBlockName><twBlockName>wi08/ep_dataout_3</twBlockName><twBlockName>wi0d/ep_dataout_4</twBlockName><twBlockName>wi0d/ep_dataout_5</twBlockName><twBlockName>wi0d/ep_dataout_6</twBlockName><twBlockName>wi0d/ep_dataout_7</twBlockName><twBlockName>wi0a/ep_dataout_4</twBlockName><twBlockName>wi0a/ep_dataout_5</twBlockName><twBlockName>wi0a/ep_dataout_6</twBlockName><twBlockName>wi0a/ep_dataout_7</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_36</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_37</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_38</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_39</twBlockName><twBlockName>host/core0/core0/a0/des0/L_5</twBlockName><twBlockName>host/core0/core0/a0/des0/L_6</twBlockName><twBlockName>host/core0/core0/a0/des0/L_7</twBlockName><twBlockName>host/core0/core0/a0/des0/L_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_10</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3</twBlockName><twBlockName>host/core0/core0/a0/d0/cycle_4</twBlockName><twBlockName>host/core0/core0/a0/d0/cycle_1</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_shift</twBlockName><twBlockName>host/core0/core0/a0/d0/cycle_0</twBlockName><twBlockName>host/core0/core0/a0/d0/cycle_2</twBlockName><twBlockName>host/core0/core0/a0/d0/cycle_3</twBlockName><twBlockName>host/core0/core0/a0/d0/cycle_5</twBlockName><twBlockName>wi0c/ep_datahold_0</twBlockName><twBlockName>wi0c/ep_datahold_1</twBlockName><twBlockName>wi0c/ep_datahold_2</twBlockName><twBlockName>wi0c/ep_datahold_3</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_8</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_4</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_9</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_5</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_10</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_6</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_7</twBlockName><twBlockName>wi0d/ep_datahold_4</twBlockName><twBlockName>wi0d/ep_datahold_5</twBlockName><twBlockName>wi0d/ep_datahold_6</twBlockName><twBlockName>wi0d/ep_datahold_7</twBlockName><twBlockName>wi0a/ep_datahold_4</twBlockName><twBlockName>wi0a/ep_datahold_5</twBlockName><twBlockName>wi0a/ep_datahold_6</twBlockName><twBlockName>wi0a/ep_datahold_7</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_52</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_53</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_54</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_55</twBlockName><twBlockName>host/core0/core0/a0/des0/R_15</twBlockName><twBlockName>host/core0/core0/a0/des0/R_16</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_44</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_45</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_46</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_47</twBlockName><twBlockName>host/core0/core0/a0/des0/R_11</twBlockName><twBlockName>host/core0/core0/a0/des0/R_12</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_28</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_29</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_30</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_31</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_20</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_21</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_22</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_23</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_4</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_5</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_6</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_7</twBlockName><twBlockName>wi08/ep_datahold_12</twBlockName><twBlockName>wi08/ep_datahold_13</twBlockName><twBlockName>wi08/ep_datahold_14</twBlockName><twBlockName>wi08/ep_datahold_15</twBlockName><twBlockName>wi08/ep_dataout_12</twBlockName><twBlockName>wi08/ep_dataout_13</twBlockName><twBlockName>wi08/ep_dataout_14</twBlockName><twBlockName>wi08/ep_dataout_15</twBlockName><twBlockName>wi0b/ep_datahold_0</twBlockName><twBlockName>wi0b/ep_datahold_1</twBlockName><twBlockName>wi0b/ep_datahold_2</twBlockName><twBlockName>wi0b/ep_datahold_3</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_0</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_1</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_2</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_in_word_count_ti_3</twBlockName><twBlockName>wi0b/ep_datahold_4</twBlockName><twBlockName>wi0b/ep_datahold_5</twBlockName><twBlockName>wi0b/ep_datahold_6</twBlockName><twBlockName>wi0b/ep_datahold_7</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_19</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_20</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_21</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_22</twBlockName><twBlockName>wi0a/ep_dataout_8</twBlockName><twBlockName>wi0a/ep_dataout_9</twBlockName><twBlockName>wi0a/ep_dataout_10</twBlockName><twBlockName>wi0a/ep_dataout_11</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_56</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_40</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_41</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_42</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_43</twBlockName><twBlockName>host/core0/core0/a0/des0/R_5</twBlockName><twBlockName>host/core0/core0/a0/des0/R_6</twBlockName><twBlockName>host/core0/core0/a0/des0/R_29</twBlockName><twBlockName>host/core0/core0/a0/des0/R_30</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_24</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_25</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_26</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_27</twBlockName><twBlockName>host/core0/core0/a0/des0/R_3</twBlockName><twBlockName>host/core0/core0/a0/des0/R_4</twBlockName><twBlockName>host/core0/core0/a0/des0/R_19</twBlockName><twBlockName>host/core0/core0/a0/des0/R_20</twBlockName><twBlockName>host/core0/core0/a0/des0/R_25</twBlockName><twBlockName>host/core0/core0/a0/des0/R_26</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_0</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_1</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_2</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_0</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_1</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_2</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_3</twBlockName><twBlockName>wi0b/ep_dataout_0</twBlockName><twBlockName>wi0b/ep_dataout_1</twBlockName><twBlockName>wi0b/ep_dataout_2</twBlockName><twBlockName>wi0b/ep_dataout_3</twBlockName><twBlockName>wi0b/ep_dataout_4</twBlockName><twBlockName>wi0b/ep_dataout_5</twBlockName><twBlockName>wi0b/ep_dataout_6</twBlockName><twBlockName>wi0b/ep_dataout_7</twBlockName><twBlockName>wi0a/ep_datahold_8</twBlockName><twBlockName>wi0a/ep_datahold_9</twBlockName><twBlockName>wi0a/ep_datahold_10</twBlockName><twBlockName>wi0a/ep_datahold_11</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_48</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_49</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_50</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_51</twBlockName><twBlockName>host/core0/core0/a0/des0/L_32</twBlockName><twBlockName>host/core0/core0/a0/des0/R_27</twBlockName><twBlockName>host/core0/core0/a0/des0/R_28</twBlockName><twBlockName>host/core0/core0/a0/des_round_0</twBlockName><twBlockName>host/core0/core0/a0/des_round_1</twBlockName><twBlockName>host/core0/core0/a0/des_round_2</twBlockName><twBlockName>host/core0/core0/a0/des_round_3</twBlockName><twBlockName>host/core0/core0/a0/des0/R_9</twBlockName><twBlockName>host/core0/core0/a0/des0/R_10</twBlockName><twBlockName>host/core0/core0/a0/des0/R_1</twBlockName><twBlockName>host/core0/core0/a0/des0/R_2</twBlockName><twBlockName>host/core0/core0/a0/des0/L_1</twBlockName><twBlockName>host/core0/core0/a0/des0/L_2</twBlockName><twBlockName>host/core0/core0/a0/des0/L_3</twBlockName><twBlockName>host/core0/core0/a0/des0/L_4</twBlockName><twBlockName>host/core0/core0/a0/edna_17</twBlockName><twBlockName>host/core0/core0/a0/edna_18</twBlockName><twBlockName>host/core0/core0/a0/edna_19</twBlockName><twBlockName>host/core0/core0/a0/des0/L_17</twBlockName><twBlockName>host/core0/core0/a0/des0/L_18</twBlockName><twBlockName>host/core0/core0/a0/des0/L_19</twBlockName><twBlockName>host/core0/core0/a0/des0/L_20</twBlockName><twBlockName>host/core0/core0/a0/edna_11</twBlockName><twBlockName>host/core0/core0/a0/des_running</twBlockName><twBlockName>host/core0/core0/a0/edna_12</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_8</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_9</twBlockName><twBlockName>SDRAM_FIFO_inst/pipe_out_word_count_ti_10</twBlockName><twBlockName>wi0c/ep_datahold_4</twBlockName><twBlockName>wi0c/ep_datahold_5</twBlockName><twBlockName>wi0c/ep_datahold_6</twBlockName><twBlockName>wi0c/ep_datahold_7</twBlockName><twBlockName>wi0c/ep_dataout_4</twBlockName><twBlockName>wi0c/ep_dataout_5</twBlockName><twBlockName>wi0c/ep_dataout_6</twBlockName><twBlockName>wi0c/ep_dataout_7</twBlockName><twBlockName>wi0e/ep_datahold_4</twBlockName><twBlockName>wi0e/ep_datahold_5</twBlockName><twBlockName>wi0e/ep_datahold_6</twBlockName><twBlockName>wi0e/ep_datahold_7</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_23</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_15</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_24</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_16</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_25</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_17</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_26</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_18</twBlockName><twBlockName>wi0a/ep_datahold_0</twBlockName><twBlockName>wi0a/ep_datahold_1</twBlockName><twBlockName>wi0a/ep_datahold_2</twBlockName><twBlockName>wi0a/ep_datahold_3</twBlockName><twBlockName>host/core0/core0/a0/des0/L_30</twBlockName><twBlockName>host/core0/core0/a0/des0/L_31</twBlockName><twBlockName>host/core0/core0/a0/des0/R_31</twBlockName><twBlockName>host/core0/core0/a0/des0/R_32</twBlockName><twBlockName>host/core0/core0/a0/des0/R_21</twBlockName><twBlockName>host/core0/core0/a0/des0/R_22</twBlockName><twBlockName>host/core0/core0/a0/des0/L_9</twBlockName><twBlockName>host/core0/core0/a0/des0/L_10</twBlockName><twBlockName>host/core0/core0/a0/des0/L_11</twBlockName><twBlockName>host/core0/core0/a0/des0/L_12</twBlockName><twBlockName>host/core0/core0/a0/des0/R_17</twBlockName><twBlockName>host/core0/core0/a0/des0/R_18</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_12</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_13</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_14</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_15</twBlockName><twBlockName>host/core0/core0/a0/edna_13</twBlockName><twBlockName>host/core0/core0/a0/edna_14</twBlockName><twBlockName>host/core0/core0/a0/edna_15</twBlockName><twBlockName>host/core0/core0/a0/edna_16</twBlockName><twBlockName>host/core0/core0/a0/edna_8</twBlockName><twBlockName>host/core0/core0/a0/edna_9</twBlockName><twBlockName>host/core0/core0/a0/edna_10</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_8</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_9</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_10</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_11</twBlockName><twBlockName>wi0b/ep_datahold_8</twBlockName><twBlockName>wi0b/ep_datahold_9</twBlockName><twBlockName>wi0b/ep_dataout_8</twBlockName><twBlockName>wi0b/ep_dataout_9</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_3</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_3</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_4</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_4</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_5</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_5</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_6</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_6</twBlockName><twBlockName>wi0e/ep_dataout_4</twBlockName><twBlockName>wi0e/ep_dataout_5</twBlockName><twBlockName>wi0e/ep_dataout_6</twBlockName><twBlockName>wi0e/ep_dataout_7</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_11</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_12</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_13</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_14</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_7</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_11</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_8</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_12</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_9</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_13</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_10</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_14</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_19</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_20</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_21</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_22</twBlockName><twBlockName>wi0a/ep_dataout_0</twBlockName><twBlockName>wi0a/ep_dataout_1</twBlockName><twBlockName>wi0a/ep_dataout_2</twBlockName><twBlockName>wi0a/ep_dataout_3</twBlockName><twBlockName>host/core0/core0/a0/des0/L_24</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_32</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_33</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_34</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_35</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_4</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_5</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_6</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_7</twBlockName><twBlockName>host/core0/core0/a0/Mshreg_async_dd</twBlockName><twBlockName>host/core0/core0/a0/async_dd</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/HIGH</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/LOW</twBlockName><twBlockName>host/core0/core0/a0/pc0/lower_reg_banks_RAMA</twBlockName><twBlockName>host/core0/core0/a0/pc0/lower_reg_banks_RAMA_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/lower_reg_banks_RAMB</twBlockName><twBlockName>host/core0/core0/a0/pc0/lower_reg_banks_RAMB_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/lower_reg_banks_RAMC</twBlockName><twBlockName>host/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/lower_reg_banks_RAMD</twBlockName><twBlockName>host/core0/core0/a0/pc0/lower_reg_banks_RAMD_D1</twBlockName><twBlockName>wi09/ep_dataout_0</twBlockName><twBlockName>wi09/ep_dataout_1</twBlockName><twBlockName>wi09/ep_dataout_2</twBlockName><twBlockName>wi09/ep_dataout_3</twBlockName><twBlockName>wi0a/ep_datahold_12</twBlockName><twBlockName>wi0a/ep_datahold_13</twBlockName><twBlockName>wi0a/ep_datahold_14</twBlockName><twBlockName>wi0a/ep_datahold_15</twBlockName><twBlockName>wi0a/ep_dataout_12</twBlockName><twBlockName>wi0a/ep_dataout_13</twBlockName><twBlockName>wi0a/ep_dataout_14</twBlockName><twBlockName>wi0a/ep_dataout_15</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_15</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_16</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_17</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_18</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2</twBlockName><twBlockName>host/core0/core0/a0/des0/R_23</twBlockName><twBlockName>host/core0/core0/a0/des0/R_24</twBlockName><twBlockName>host/core0/core0/a0/des0/L_21</twBlockName><twBlockName>host/core0/core0/a0/des0/L_22</twBlockName><twBlockName>host/core0/core0/a0/des0/L_23</twBlockName><twBlockName>host/core0/core0/a0/des0/L_25</twBlockName><twBlockName>host/core0/core0/a0/edna_4</twBlockName><twBlockName>host/core0/core0/a0/edna_5</twBlockName><twBlockName>host/core0/core0/a0/edna_6</twBlockName><twBlockName>host/core0/core0/a0/edna_7</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_16</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_17</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_18</twBlockName><twBlockName>host/core0/core0/a0/d0/dna_19</twBlockName><twBlockName>host/core0/core0/a0/edna_0</twBlockName><twBlockName>host/core0/core0/a0/edna_1</twBlockName><twBlockName>host/core0/core0/a0/edna_2</twBlockName><twBlockName>host/core0/core0/a0/edna_3</twBlockName><twBlockName>host/core0/core0/a0/edna_valid</twBlockName><twBlockName>wi02/ep_datahold_8</twBlockName><twBlockName>wi02/ep_datahold_9</twBlockName><twBlockName>wi02/ep_datahold_10</twBlockName><twBlockName>wi02/ep_datahold_11</twBlockName><twBlockName>wi02/ep_dataout_8</twBlockName><twBlockName>wi02/ep_dataout_9</twBlockName><twBlockName>wi02/ep_dataout_10</twBlockName><twBlockName>wi02/ep_dataout_11</twBlockName><twBlockName>wo22/wirehold_0</twBlockName><twBlockName>wi09/ep_datahold_0</twBlockName><twBlockName>wi09/ep_datahold_1</twBlockName><twBlockName>wi09/ep_datahold_2</twBlockName><twBlockName>wi09/ep_datahold_3</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_7</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_8</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_9</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_10</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_23</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_24</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_25</twBlockName><twBlockName>SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_26</twBlockName><twBlockName>ti40/eptrig_0</twBlockName><twBlockName>host/core0/core0/a0/c0/baud_count_4</twBlockName><twBlockName>host/core0/core0/a0/c0/baud_count_0</twBlockName><twBlockName>host/core0/core0/a0/c0/baud_count_1</twBlockName><twBlockName>host/core0/core0/a0/c0/baud_count_3</twBlockName><twBlockName>host/core0/core0/a0/c0/t_state_FSM_FFd4</twBlockName><twBlockName>host/core0/core0/a0/tok_tx_7</twBlockName><twBlockName>host/core0/core0/a0/tok_tx_5</twBlockName><twBlockName>host/core0/core0/a0/tok_tx_6</twBlockName><twBlockName>host/core0/core0/a0/tok_tx_4</twBlockName><twBlockName>wi02/ep_dataout_4</twBlockName><twBlockName>wi02/ep_dataout_5</twBlockName><twBlockName>wi02/ep_dataout_6</twBlockName><twBlockName>wi02/ep_dataout_7</twBlockName><twBlockName>wo23/wirehold_8</twBlockName><twBlockName>wo23/wirehold_9</twBlockName><twBlockName>wo23/wirehold_10</twBlockName><twBlockName>wo23/wirehold_11</twBlockName><twBlockName>host/core0/core0/a0/c0/baud_count_2</twBlockName><twBlockName>host/core0/core0/a0/c0/baud_en</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg</twBlockName><twBlockName>host/core0/core0/a0/des0/L_26</twBlockName><twBlockName>host/core0/core0/a0/des0/L_27</twBlockName><twBlockName>host/core0/core0/a0/des0/L_28</twBlockName><twBlockName>host/core0/core0/a0/des0/L_29</twBlockName><twBlockName>host/core0/core0/a0/stop</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_1</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_0</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_3</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_2</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_4</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_12</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_5</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_13</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_6</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_14</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_7</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_15</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_8</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_16</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_9</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_17</twBlockName><twBlockName>host/core0/core0/a0/valid</twBlockName><twBlockName>wi02/ep_datahold_0</twBlockName><twBlockName>wi02/ep_datahold_1</twBlockName><twBlockName>wi02/ep_datahold_2</twBlockName><twBlockName>wi02/ep_datahold_3</twBlockName><twBlockName>wi02/ep_dataout_0</twBlockName><twBlockName>wi02/ep_dataout_1</twBlockName><twBlockName>wi02/ep_dataout_2</twBlockName><twBlockName>wi02/ep_dataout_3</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[6].low_hwbuild.shift_rotate_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[7].low_hwbuild.shift_rotate_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[4].low_hwbuild.shift_rotate_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[5].low_hwbuild.shift_rotate_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[2].low_hwbuild.shift_rotate_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[3].low_hwbuild.shift_rotate_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[0].low_hwbuild.shift_rotate_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[1].low_hwbuild.shift_rotate_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/shift_carry_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/use_zero_flag_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/alu_mux_sel1_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/shadow_zero_flag_flop</twBlockName><twBlockName>wi02/ep_datahold_4</twBlockName><twBlockName>wi02/ep_datahold_5</twBlockName><twBlockName>wi02/ep_datahold_6</twBlockName><twBlockName>wi02/ep_datahold_7</twBlockName><twBlockName>wo23/wirehold_12</twBlockName><twBlockName>wo23/wirehold_13</twBlockName><twBlockName>wo23/wirehold_14</twBlockName><twBlockName>wo23/wirehold_15</twBlockName><twBlockName>host/core0/core0/a0/pc0/interrupt_enable_flop</twBlockName><twBlockName>ti40/trigff0_0</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_12</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_rd_1</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_rd_0</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_valid</twBlockName><twBlockName>host/core0/core0/a0/pico_in_port_4</twBlockName><twBlockName>host/core0/core0/a0/pico_in_port_5</twBlockName><twBlockName>wi02/ep_datahold_12</twBlockName><twBlockName>wi02/ep_datahold_13</twBlockName><twBlockName>wi02/ep_datahold_14</twBlockName><twBlockName>wi02/ep_datahold_15</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW</twBlockName><twBlockName>host/core0/core0/a0/pc0/upper_reg_banks_RAMA</twBlockName><twBlockName>host/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/upper_reg_banks_RAMB</twBlockName><twBlockName>host/core0/core0/a0/pc0/upper_reg_banks_RAMB_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/upper_reg_banks_RAMC</twBlockName><twBlockName>host/core0/core0/a0/pc0/upper_reg_banks_RAMC_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/upper_reg_banks_RAMD</twBlockName><twBlockName>host/core0/core0/a0/pc0/upper_reg_banks_RAMD_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/shadow_carry_flag_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_low_RAMA</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_low_RAMA_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_zero_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/shadow_bank_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_low_RAMB</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_low_RAMB_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_bit_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[0].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_low_RAMC</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_low_RAMC_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[1].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[2].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_low_RAMD</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_low_RAMD_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[3].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[4].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_high_RAMA</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_high_RAMA_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[5].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[6].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_high_RAMB</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_high_RAMB_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[7].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[8].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_high_RAMC</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_high_RAMC_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[9].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[10].return_vector_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_high_RAMD</twBlockName><twBlockName>host/core0/core0/a0/pc0/stack_ram_high_RAMD_D1</twBlockName><twBlockName>host/core0/core0/a0/pc0/address_loop[11].return_vector_flop</twBlockName><twBlockName>wo3f/wirehold_0</twBlockName><twBlockName>ti40/trigff1_0</twBlockName><twBlockName>wi03/ep_datahold_8</twBlockName><twBlockName>wi03/ep_datahold_9</twBlockName><twBlockName>wi03/ep_datahold_10</twBlockName><twBlockName>wi03/ep_datahold_11</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_7</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_8</twBlockName><twBlockName>host/core0/core0/a0/c0/tx_start_h</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_rd_2</twBlockName><twBlockName>host/core0/core0/a0/tok_tx_start</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_10</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_18</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_11</twBlockName><twBlockName>host/core0/core0/a0/atmel_status_fuses_19</twBlockName><twBlockName>wi02/ep_dataout_12</twBlockName><twBlockName>wi02/ep_dataout_13</twBlockName><twBlockName>wi02/ep_dataout_14</twBlockName><twBlockName>wi02/ep_dataout_15</twBlockName><twBlockName>host/core0/core0/a0/pc0/spm_enable_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/write_strobe_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/flag_enable_flop</twBlockName><twBlockName>host/core0/core0/a0/pc0/register_enable_flop</twBlockName><twBlockName>ti40/ep_trigger_0</twBlockName><twBlockName>wi03/ep_dataout_8</twBlockName><twBlockName>wi03/ep_dataout_9</twBlockName><twBlockName>wi03/ep_dataout_10</twBlockName><twBlockName>wi03/ep_dataout_11</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_tok_0</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_tok_1</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_tok_2</twBlockName><twBlockName>host/core0/core0/a0/pico_in_port_6</twBlockName><twBlockName>host/core0/core0/a0/pico_in_port_7</twBlockName><twBlockName>wi1e/ep_dataout_4</twBlockName><twBlockName>wi1e/ep_dataout_5</twBlockName><twBlockName>wi1e/ep_dataout_6</twBlockName><twBlockName>wi1e/ep_dataout_7</twBlockName><twBlockName>wi1d/ep_dataout_0</twBlockName><twBlockName>wi1d/ep_dataout_1</twBlockName><twBlockName>wi1d/ep_dataout_2</twBlockName><twBlockName>wi1d/ep_dataout_3</twBlockName><twBlockName>wi09/ep_datahold_4</twBlockName><twBlockName>wi09/ep_datahold_5</twBlockName><twBlockName>wi09/ep_datahold_6</twBlockName><twBlockName>wi09/ep_datahold_7</twBlockName><twBlockName>wi0f/ep_dataout_8</twBlockName><twBlockName>wi0f/ep_dataout_9</twBlockName><twBlockName>wi10/ep_datahold_0</twBlockName><twBlockName>wi10/ep_datahold_1</twBlockName><twBlockName>wi10/ep_datahold_2</twBlockName><twBlockName>wi10/ep_datahold_3</twBlockName><twBlockName>ti5a/trigff0_0</twBlockName><twBlockName>ti5a/trigff1_0</twBlockName><twBlockName>SDRAM_FIFO_inst/rst_cnt_0</twBlockName><twBlockName>SDRAM_FIFO_inst/rst_cnt_1</twBlockName><twBlockName>SDRAM_FIFO_inst/rst_cnt_3</twBlockName><twBlockName>SDRAM_FIFO_inst/rst_cnt_2</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_0</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_1</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_4</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_5</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_6</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_2</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_3</twBlockName><twBlockName>host/core0/core0/a0/c0/read_valid</twBlockName><twBlockName>host/core0/core0/a0/c0/done</twBlockName><twBlockName>host/core0/core0/a0/tok_done_flag</twBlockName><twBlockName>wi1e/ep_datahold_4</twBlockName><twBlockName>wi1e/ep_datahold_5</twBlockName><twBlockName>wi1e/ep_datahold_6</twBlockName><twBlockName>wi1e/ep_datahold_7</twBlockName><twBlockName>wi01/ep_datahold_0</twBlockName><twBlockName>wi01/ep_datahold_1</twBlockName><twBlockName>wi01/ep_datahold_2</twBlockName><twBlockName>wi01/ep_datahold_3</twBlockName><twBlockName>wi01/ep_dataout_0</twBlockName><twBlockName>wi01/ep_dataout_1</twBlockName><twBlockName>wi01/ep_dataout_2</twBlockName><twBlockName>wi01/ep_dataout_3</twBlockName><twBlockName>wi1d/ep_datahold_0</twBlockName><twBlockName>wi1d/ep_datahold_1</twBlockName><twBlockName>wi1d/ep_datahold_2</twBlockName><twBlockName>wi1d/ep_datahold_3</twBlockName><twBlockName>wi09/ep_dataout_4</twBlockName><twBlockName>wi09/ep_dataout_5</twBlockName><twBlockName>wi09/ep_dataout_6</twBlockName><twBlockName>wi09/ep_dataout_7</twBlockName><twBlockName>wi0f/ep_datahold_8</twBlockName><twBlockName>wi0f/ep_datahold_9</twBlockName><twBlockName>wi10/ep_dataout_0</twBlockName><twBlockName>wi10/ep_dataout_1</twBlockName><twBlockName>wi10/ep_dataout_2</twBlockName><twBlockName>wi10/ep_dataout_3</twBlockName><twBlockName>ti5a/ep_trigger_0</twBlockName><twBlockName>SDRAM_FIFO_inst/c3_sys_rst_n</twBlockName><twBlockName>wi03/ep_datahold_12</twBlockName><twBlockName>wi03/ep_datahold_13</twBlockName><twBlockName>wi03/ep_datahold_14</twBlockName><twBlockName>wi03/ep_datahold_15</twBlockName><twBlockName>wi03/ep_dataout_12</twBlockName><twBlockName>wi03/ep_dataout_13</twBlockName><twBlockName>wi03/ep_dataout_14</twBlockName><twBlockName>wi03/ep_dataout_15</twBlockName><twBlockName>wo25/wirehold_0</twBlockName><twBlockName>wo25/wirehold_1</twBlockName><twBlockName>wo25/wirehold_2</twBlockName><twBlockName>wo25/wirehold_3</twBlockName><twBlockName>host/core0/core0/a0/c0/t_state_FSM_FFd1</twBlockName><twBlockName>host/core0/core0/a0/c0/t_state_FSM_FFd3</twBlockName><twBlockName>host/core0/core0/a0/c0/t_state_FSM_FFd2</twBlockName><twBlockName>host/core0/core0/a0/c0/tok_tx_hold_0</twBlockName><twBlockName>host/core0/core0/a0/c0/tok_tx_hold_5</twBlockName><twBlockName>host/core0/core0/a0/tok_tx_0</twBlockName><twBlockName>host/core0/core0/a0/tok_tx_1</twBlockName><twBlockName>host/core0/core0/a0/tok_tx_2</twBlockName><twBlockName>host/core0/core0/a0/tok_tx_3</twBlockName><twBlockName>host/core0/core0/a0/tok_mem_reset</twBlockName><twBlockName>host/core0/core0/block_size_8</twBlockName><twBlockName>host/core0/core0/block_size_9</twBlockName><twBlockName>host/core0/core0/block_size_10</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd15</twBlockName><twBlockName>host/core0/core0/a0/pico_in_port_0</twBlockName><twBlockName>host/core0/core0/a0/pico_in_port_1</twBlockName><twBlockName>host/core0/core0/a0/pico_in_port_2</twBlockName><twBlockName>host/core0/core0/a0/pico_in_port_3</twBlockName><twBlockName>wi01/ep_datahold_12</twBlockName><twBlockName>wi01/ep_datahold_13</twBlockName><twBlockName>wi01/ep_datahold_14</twBlockName><twBlockName>wi01/ep_datahold_15</twBlockName><twBlockName>wo3e/wirehold_7</twBlockName><twBlockName>wo3e/wirehold_8</twBlockName><twBlockName>wi09/ep_datahold_8</twBlockName><twBlockName>wi09/ep_datahold_9</twBlockName><twBlockName>wi09/ep_datahold_10</twBlockName><twBlockName>wi09/ep_datahold_11</twBlockName><twBlockName>wi09/ep_dataout_12</twBlockName><twBlockName>wi09/ep_dataout_13</twBlockName><twBlockName>wi09/ep_dataout_14</twBlockName><twBlockName>wi09/ep_dataout_15</twBlockName><twBlockName>wi10/ep_dataout_9</twBlockName><twBlockName>wi10/ep_dataout_8</twBlockName><twBlockName>wi0f/ep_dataout_7</twBlockName><twBlockName>wi0f/ep_dataout_6</twBlockName><twBlockName>wi0f/ep_dataout_5</twBlockName><twBlockName>wi0f/ep_dataout_4</twBlockName><twBlockName>wi0e/ep_datahold_0</twBlockName><twBlockName>wi0e/ep_datahold_1</twBlockName><twBlockName>wi0e/ep_datahold_2</twBlockName><twBlockName>wi0e/ep_datahold_3</twBlockName><twBlockName>wi03/ep_dataout_0</twBlockName><twBlockName>wi03/ep_dataout_1</twBlockName><twBlockName>wi03/ep_dataout_2</twBlockName><twBlockName>wi03/ep_dataout_3</twBlockName><twBlockName>wi03/ep_datahold_4</twBlockName><twBlockName>wi03/ep_datahold_5</twBlockName><twBlockName>wi03/ep_datahold_6</twBlockName><twBlockName>wi03/ep_datahold_7</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd23</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd24</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd25</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd26</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd10</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd11</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd12</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13</twBlockName><twBlockName>host/core0/core0/a0/c0/atmel_dout</twBlockName><twBlockName>host/core0/core0/a0/c0/atmel_t</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_9</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_10</twBlockName><twBlockName>host/core0/core0/a0/c0/t_count_11</twBlockName><twBlockName>host/core0/core0/a0/c0/wk_start_h</twBlockName><twBlockName>host/core0/core0/a0/c0/tok_tx_hold_7</twBlockName><twBlockName>host/core0/core0/a0/c0/tok_tx_hold_1</twBlockName><twBlockName>host/core0/core0/a0/c0/tok_tx_hold_2</twBlockName><twBlockName>host/core0/core0/a0/c0/tok_tx_hold_3</twBlockName><twBlockName>host/core0/core0/a0/c0/tok_tx_hold_4</twBlockName><twBlockName>host/core0/core0/a0/c0/tok_tx_hold_6</twBlockName><twBlockName>host/core0/core0/a0/tok_mem_rd_en</twBlockName><twBlockName>host/core0/core0/a0/tok_wk_start</twBlockName><twBlockName>host/core0/core0/ti_dataout_10</twBlockName><twBlockName>host/core0/core0/ti_dataout_11</twBlockName><twBlockName>host/core0/core0/ti_dataout_12</twBlockName><twBlockName>host/core0/core0/ti_dataout_13</twBlockName><twBlockName>host/core0/core0/ti_dataout_6</twBlockName><twBlockName>host/core0/core0/ti_dataout_7</twBlockName><twBlockName>host/core0/core0/ti_dataout_8</twBlockName><twBlockName>host/core0/core0/ti_dataout_9</twBlockName><twBlockName>wi01/ep_dataout_12</twBlockName><twBlockName>wi01/ep_dataout_13</twBlockName><twBlockName>wi01/ep_dataout_14</twBlockName><twBlockName>wi01/ep_dataout_15</twBlockName><twBlockName>wo23/wirehold_4</twBlockName><twBlockName>wo23/wirehold_5</twBlockName><twBlockName>wo23/wirehold_6</twBlockName><twBlockName>wo23/wirehold_7</twBlockName><twBlockName>wi09/ep_dataout_8</twBlockName><twBlockName>wo3e/wirehold_2</twBlockName><twBlockName>wi09/ep_dataout_9</twBlockName><twBlockName>wo3e/wirehold_4</twBlockName><twBlockName>wi09/ep_dataout_10</twBlockName><twBlockName>wo3e/wirehold_5</twBlockName><twBlockName>wi09/ep_dataout_11</twBlockName><twBlockName>wo3e/wirehold_6</twBlockName><twBlockName>wi09/ep_datahold_12</twBlockName><twBlockName>wi09/ep_datahold_13</twBlockName><twBlockName>wi09/ep_datahold_14</twBlockName><twBlockName>wi09/ep_datahold_15</twBlockName><twBlockName>wi0f/ep_datahold_4</twBlockName><twBlockName>wi0f/ep_datahold_5</twBlockName><twBlockName>wi0f/ep_datahold_6</twBlockName><twBlockName>wi0f/ep_datahold_7</twBlockName><twBlockName>wo23/wirehold_0</twBlockName><twBlockName>wo23/wirehold_1</twBlockName><twBlockName>wo23/wirehold_2</twBlockName><twBlockName>wo23/wirehold_3</twBlockName><twBlockName>wi0e/ep_dataout_0</twBlockName><twBlockName>wi0e/ep_dataout_1</twBlockName><twBlockName>wi0e/ep_dataout_2</twBlockName><twBlockName>wi0e/ep_dataout_3</twBlockName><twBlockName>ti5a/eptrig_0</twBlockName><twBlockName>wi03/ep_datahold_0</twBlockName><twBlockName>wi03/ep_datahold_1</twBlockName><twBlockName>wi03/ep_datahold_2</twBlockName><twBlockName>wi03/ep_datahold_3</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_data</twBlockName><twBlockName>wi03/ep_dataout_4</twBlockName><twBlockName>wi03/ep_dataout_5</twBlockName><twBlockName>wi03/ep_dataout_6</twBlockName><twBlockName>wi03/ep_dataout_7</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/RST_FULL_GEN</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBlockName><twBlockName>host/core0/core0/block_size_4</twBlockName><twBlockName>host/core0/core0/block_size_5</twBlockName><twBlockName>host/core0/core0/block_size_6</twBlockName><twBlockName>host/core0/core0/block_size_7</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd8</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd17</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd7</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd3</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd4</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd1</twBlockName><twBlockName>wi01/ep_dataout_8</twBlockName><twBlockName>wi01/ep_dataout_9</twBlockName><twBlockName>wi01/ep_dataout_10</twBlockName><twBlockName>wi01/ep_dataout_11</twBlockName><twBlockName>ti44/eptrig_0</twBlockName><twBlockName>ti44/eptrig_1</twBlockName><twBlockName>host/core0/core0/block_count_3</twBlockName><twBlockName>host/core0/core0/block_count_4</twBlockName><twBlockName>host/core0/core0/block_count_5</twBlockName><twBlockName>host/core0/core0/block_count_6</twBlockName><twBlockName>host/core0/core0/block_count_7</twBlockName><twBlockName>host/core0/core0/block_count_8</twBlockName><twBlockName>host/core0/core0/block_count_9</twBlockName><twBlockName>host/core0/core0/block_count_10</twBlockName><twBlockName>host/core0/core0/block_count_0</twBlockName><twBlockName>host/core0/core0/block_count_1</twBlockName><twBlockName>host/core0/core0/block_count_2</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd10</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd2</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd11</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd12</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd13</twBlockName><twBlockName>wi01/ep_datahold_8</twBlockName><twBlockName>wi01/ep_datahold_9</twBlockName><twBlockName>wi01/ep_datahold_10</twBlockName><twBlockName>wi01/ep_datahold_11</twBlockName><twBlockName>host/core0/core0/ti_addr_1</twBlockName><twBlockName>host/core0/core0/ti_addr_2</twBlockName><twBlockName>host/core0/core0/ti_addr_3</twBlockName><twBlockName>host/core0/core0/ti_addr_4</twBlockName><twBlockName>host/core0/core0/ti_addr_5</twBlockName><twBlockName>host/core0/core0/ti_addr_6</twBlockName><twBlockName>host/core0/core0/ti_addr_7</twBlockName><twBlockName>wi01/ep_dataout_4</twBlockName><twBlockName>wi01/ep_dataout_5</twBlockName><twBlockName>wi01/ep_dataout_6</twBlockName><twBlockName>wi01/ep_dataout_7</twBlockName><twBlockName>wi01/ep_datahold_4</twBlockName><twBlockName>wi01/ep_datahold_5</twBlockName><twBlockName>wi01/ep_datahold_6</twBlockName><twBlockName>wi01/ep_datahold_7</twBlockName><twBlockName>wi10/ep_datahold_8</twBlockName><twBlockName>wi10/ep_datahold_9</twBlockName><twBlockName>ti44/trigff1_0</twBlockName><twBlockName>ti44/ep_trigger_0</twBlockName><twBlockName>ti44/trigff1_1</twBlockName><twBlockName>ti44/ep_trigger_1</twBlockName><twBlockName>ti44/trigff0_0</twBlockName><twBlockName>ti44/trigff0_1</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd27</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd28</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd29</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd30</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD</twBlockName><twBlockName>host/core0/core0/block_size_0</twBlockName><twBlockName>host/core0/core0/block_size_1</twBlockName><twBlockName>host/core0/core0/block_size_2</twBlockName><twBlockName>host/core0/core0/block_size_3</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd9</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd5</twBlockName><twBlockName>host/core0/core0/ti_dataout_3</twBlockName><twBlockName>host/core0/core0/ti_dataout_4</twBlockName><twBlockName>host/core0/core0/ti_dataout_5</twBlockName><twBlockName>host/core0/core0/ti_read</twBlockName><twBlockName>host/core0/core0/ti_write</twBlockName><twBlockName>wi13/ep_datahold_12</twBlockName><twBlockName>wi13/ep_datahold_13</twBlockName><twBlockName>wi13/ep_datahold_14</twBlockName><twBlockName>wi13/ep_datahold_15</twBlockName><twBlockName>wi18/ep_datahold_0</twBlockName><twBlockName>wi18/ep_datahold_1</twBlockName><twBlockName>wi18/ep_datahold_2</twBlockName><twBlockName>wi18/ep_datahold_3</twBlockName><twBlockName>wi19/ep_dataout_0</twBlockName><twBlockName>wi19/ep_dataout_1</twBlockName><twBlockName>wi19/ep_dataout_2</twBlockName><twBlockName>wi19/ep_dataout_3</twBlockName><twBlockName>wi18/ep_datahold_8</twBlockName><twBlockName>wi18/ep_datahold_9</twBlockName><twBlockName>wi19/ep_datahold_8</twBlockName><twBlockName>wi19/ep_datahold_9</twBlockName><twBlockName>wi10/ep_dataout_4</twBlockName><twBlockName>wi10/ep_dataout_5</twBlockName><twBlockName>wi10/ep_dataout_6</twBlockName><twBlockName>wi10/ep_dataout_7</twBlockName><twBlockName>wi0f/ep_datahold_0</twBlockName><twBlockName>wi0f/ep_datahold_1</twBlockName><twBlockName>wi0f/ep_datahold_2</twBlockName><twBlockName>wi0f/ep_datahold_3</twBlockName><twBlockName>wi05/ep_datahold_8</twBlockName><twBlockName>wi05/ep_datahold_9</twBlockName><twBlockName>wi14/ep_datahold_4</twBlockName><twBlockName>wi14/ep_datahold_5</twBlockName><twBlockName>wi14/ep_datahold_6</twBlockName><twBlockName>wi14/ep_datahold_7</twBlockName><twBlockName>ti42/eptrig_1</twBlockName><twBlockName>ti42/eptrig_0</twBlockName><twBlockName>ti42/eptrig_2</twBlockName><twBlockName>variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd17</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd171</twBlockName><twBlockName>variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd2</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd21</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_en</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd31</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd33</twBlockName><twBlockName>ep00wirein&lt;0&gt;_shift1</twBlockName><twBlockName>ep00wirein&lt;0&gt;_shift2</twBlockName><twBlockName>ep00wirein&lt;0&gt;_shift3</twBlockName><twBlockName>ep00wirein&lt;0&gt;_shift4</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i</twBlockName><twBlockName>host/core0/core0/a0/c0/dataout_0</twBlockName><twBlockName>host/core0/core0/a0/c0/dataout_1</twBlockName><twBlockName>host/core0/core0/a0/c0/dataout_2</twBlockName><twBlockName>host/core0/core0/a0/c0/dataout_3</twBlockName><twBlockName>host/core0/core0/a0/c0/dataout_4</twBlockName><twBlockName>host/core0/core0/a0/c0/dataout_5</twBlockName><twBlockName>host/core0/core0/a0/c0/dataout_6</twBlockName><twBlockName>host/core0/core0/a0/c0/dataout_7</twBlockName><twBlockName>host/core0/core0/ti_wireupdate</twBlockName><twBlockName>host/core0/core0/ti_reset</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd16</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd14</twBlockName><twBlockName>host/core0/core0/state_FSM_FFd6</twBlockName><twBlockName>host/core0/core0/ti_dataout_14</twBlockName><twBlockName>host/core0/core0/ti_dataout_15</twBlockName><twBlockName>host/core0/core0/ti_addr_0</twBlockName><twBlockName>host/core0/core0/ti_dataout_0</twBlockName><twBlockName>host/core0/core0/ti_dataout_1</twBlockName><twBlockName>host/core0/core0/ti_dataout_2</twBlockName><twBlockName>wi13/ep_dataout_12</twBlockName><twBlockName>wi13/ep_dataout_13</twBlockName><twBlockName>wi13/ep_dataout_14</twBlockName><twBlockName>wi13/ep_dataout_15</twBlockName><twBlockName>wi18/ep_dataout_0</twBlockName><twBlockName>wi18/ep_dataout_1</twBlockName><twBlockName>wi18/ep_dataout_2</twBlockName><twBlockName>wi18/ep_dataout_3</twBlockName><twBlockName>wi19/ep_datahold_0</twBlockName><twBlockName>wi19/ep_datahold_1</twBlockName><twBlockName>wi19/ep_datahold_2</twBlockName><twBlockName>wi19/ep_datahold_3</twBlockName><twBlockName>wi18/ep_dataout_8</twBlockName><twBlockName>wi18/ep_dataout_9</twBlockName><twBlockName>wi19/ep_dataout_8</twBlockName><twBlockName>wi19/ep_dataout_9</twBlockName><twBlockName>wi10/ep_datahold_4</twBlockName><twBlockName>wi10/ep_datahold_5</twBlockName><twBlockName>wi10/ep_datahold_6</twBlockName><twBlockName>wi10/ep_datahold_7</twBlockName><twBlockName>wi0f/ep_dataout_0</twBlockName><twBlockName>wi0f/ep_dataout_1</twBlockName><twBlockName>wi0f/ep_dataout_2</twBlockName><twBlockName>wi0f/ep_dataout_3</twBlockName><twBlockName>wi05/ep_dataout_8</twBlockName><twBlockName>wi05/ep_dataout_9</twBlockName><twBlockName>wi14/ep_dataout_4</twBlockName><twBlockName>wi14/ep_dataout_5</twBlockName><twBlockName>wi14/ep_dataout_6</twBlockName><twBlockName>wi14/ep_dataout_7</twBlockName><twBlockName>wo24/wirehold_0</twBlockName><twBlockName>wo24/wirehold_1</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd14</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd15</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd16</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd17</twBlockName><twBlockName>ep00wirein&lt;0&gt;_shift5</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd1</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd2</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd8</twBlockName><twBlockName>variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd9</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twBlockName><twBlockName>wi18/ep_datahold_4</twBlockName><twBlockName>wi18/ep_datahold_5</twBlockName><twBlockName>wi18/ep_datahold_6</twBlockName><twBlockName>wi18/ep_datahold_7</twBlockName><twBlockName>wi19/ep_datahold_4</twBlockName><twBlockName>wi19/ep_datahold_5</twBlockName><twBlockName>wi19/ep_datahold_6</twBlockName><twBlockName>wi19/ep_datahold_7</twBlockName><twBlockName>wi1d/ep_dataout_4</twBlockName><twBlockName>wi1d/ep_dataout_5</twBlockName><twBlockName>wi1d/ep_dataout_6</twBlockName><twBlockName>wi1d/ep_dataout_7</twBlockName><twBlockName>wi16/ep_datahold_0</twBlockName><twBlockName>wi16/ep_datahold_1</twBlockName><twBlockName>wi16/ep_datahold_2</twBlockName><twBlockName>wi16/ep_datahold_3</twBlockName><twBlockName>wi14/ep_dataout_0</twBlockName><twBlockName>wi14/ep_dataout_1</twBlockName><twBlockName>wi14/ep_dataout_2</twBlockName><twBlockName>wi14/ep_dataout_3</twBlockName><twBlockName>ti42/trigff1_0</twBlockName><twBlockName>ti42/trigff0_0</twBlockName><twBlockName>ti42/trigff1_1</twBlockName><twBlockName>ti42/trigff0_1</twBlockName><twBlockName>ti42/trigff1_2</twBlockName><twBlockName>ti42/trigff0_2</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_2</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_1</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_4</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_3</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_5</twBlockName><twBlockName>wi12/ep_datahold_4</twBlockName><twBlockName>wi12/ep_datahold_5</twBlockName><twBlockName>wi12/ep_datahold_6</twBlockName><twBlockName>wi12/ep_datahold_7</twBlockName><twBlockName>wi18/ep_dataout_4</twBlockName><twBlockName>wi18/ep_dataout_5</twBlockName><twBlockName>wi18/ep_dataout_6</twBlockName><twBlockName>wi18/ep_dataout_7</twBlockName><twBlockName>wi19/ep_dataout_4</twBlockName><twBlockName>wi19/ep_dataout_5</twBlockName><twBlockName>wi19/ep_dataout_6</twBlockName><twBlockName>wi19/ep_dataout_7</twBlockName><twBlockName>wi1d/ep_datahold_4</twBlockName><twBlockName>wi1d/ep_datahold_5</twBlockName><twBlockName>wi1d/ep_datahold_6</twBlockName><twBlockName>wi1d/ep_datahold_7</twBlockName><twBlockName>wi16/ep_dataout_0</twBlockName><twBlockName>wi16/ep_dataout_1</twBlockName><twBlockName>wi16/ep_dataout_2</twBlockName><twBlockName>wi16/ep_dataout_3</twBlockName><twBlockName>ti42/ep_trigger_1</twBlockName><twBlockName>ti42/ep_trigger_0</twBlockName><twBlockName>ti42/ep_trigger_2</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD</twBlockName><twBlockName>wi1d/ep_datahold_8</twBlockName><twBlockName>wi1d/ep_datahold_9</twBlockName><twBlockName>wi16/ep_datahold_8</twBlockName><twBlockName>wi16/ep_datahold_9</twBlockName><twBlockName>wi16/ep_dataout_8</twBlockName><twBlockName>wi16/ep_dataout_9</twBlockName><twBlockName>wi1f/ep_datahold_12</twBlockName><twBlockName>wi1f/ep_datahold_13</twBlockName><twBlockName>wi1f/ep_datahold_14</twBlockName><twBlockName>wi1f/ep_datahold_15</twBlockName><twBlockName>wi1f/ep_dataout_12</twBlockName><twBlockName>wi1f/ep_dataout_13</twBlockName><twBlockName>wi1f/ep_dataout_14</twBlockName><twBlockName>wi1f/ep_dataout_15</twBlockName><twBlockName>wi05/ep_dataout_0</twBlockName><twBlockName>wi05/ep_dataout_1</twBlockName><twBlockName>wi05/ep_dataout_2</twBlockName><twBlockName>wi05/ep_dataout_3</twBlockName><twBlockName>wi06/ep_datahold_0</twBlockName><twBlockName>wi06/ep_datahold_1</twBlockName><twBlockName>wi06/ep_datahold_2</twBlockName><twBlockName>wi06/ep_datahold_3</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twBlockName><twBlockName>wi12/ep_dataout_4</twBlockName><twBlockName>wi12/ep_dataout_5</twBlockName><twBlockName>wi12/ep_dataout_6</twBlockName><twBlockName>wi12/ep_dataout_7</twBlockName><twBlockName>wi1d/ep_dataout_8</twBlockName><twBlockName>wi1d/ep_dataout_9</twBlockName><twBlockName>wi14/ep_datahold_0</twBlockName><twBlockName>wi14/ep_datahold_1</twBlockName><twBlockName>wi14/ep_datahold_2</twBlockName><twBlockName>wi14/ep_datahold_3</twBlockName><twBlockName>wi05/ep_datahold_0</twBlockName><twBlockName>wi05/ep_datahold_1</twBlockName><twBlockName>wi05/ep_datahold_2</twBlockName><twBlockName>wi05/ep_datahold_3</twBlockName><twBlockName>wi06/ep_dataout_0</twBlockName><twBlockName>wi06/ep_dataout_1</twBlockName><twBlockName>wi06/ep_dataout_2</twBlockName><twBlockName>wi06/ep_dataout_3</twBlockName><twBlockName>wi13/ep_datahold_8</twBlockName><twBlockName>wi13/ep_datahold_9</twBlockName><twBlockName>wi13/ep_datahold_10</twBlockName><twBlockName>wi13/ep_datahold_11</twBlockName><twBlockName>ti41/eptrig_0</twBlockName><twBlockName>wi13/ep_dataout_4</twBlockName><twBlockName>wi13/ep_dataout_5</twBlockName><twBlockName>wi13/ep_dataout_6</twBlockName><twBlockName>wi13/ep_dataout_7</twBlockName><twBlockName>wi16/ep_datahold_4</twBlockName><twBlockName>wi16/ep_datahold_5</twBlockName><twBlockName>wi16/ep_datahold_6</twBlockName><twBlockName>wi16/ep_datahold_7</twBlockName><twBlockName>wi05/ep_dataout_4</twBlockName><twBlockName>wi05/ep_dataout_5</twBlockName><twBlockName>wi05/ep_dataout_6</twBlockName><twBlockName>wi05/ep_dataout_7</twBlockName><twBlockName>wi12/ep_datahold_12</twBlockName><twBlockName>wi12/ep_datahold_13</twBlockName><twBlockName>wi12/ep_datahold_14</twBlockName><twBlockName>wi12/ep_datahold_15</twBlockName><twBlockName>wi12/ep_dataout_12</twBlockName><twBlockName>wi12/ep_dataout_13</twBlockName><twBlockName>wi12/ep_dataout_14</twBlockName><twBlockName>wi12/ep_dataout_15</twBlockName><twBlockName>wi13/ep_dataout_8</twBlockName><twBlockName>wi13/ep_dataout_9</twBlockName><twBlockName>wi13/ep_dataout_10</twBlockName><twBlockName>wi13/ep_dataout_11</twBlockName><twBlockName>wi13/ep_datahold_4</twBlockName><twBlockName>wi13/ep_datahold_5</twBlockName><twBlockName>wi13/ep_datahold_6</twBlockName><twBlockName>wi13/ep_datahold_7</twBlockName><twBlockName>wi16/ep_dataout_4</twBlockName><twBlockName>wi16/ep_dataout_5</twBlockName><twBlockName>wi16/ep_dataout_6</twBlockName><twBlockName>wi16/ep_dataout_7</twBlockName><twBlockName>wi05/ep_datahold_4</twBlockName><twBlockName>wi05/ep_datahold_5</twBlockName><twBlockName>wi05/ep_datahold_6</twBlockName><twBlockName>wi05/ep_datahold_7</twBlockName><twBlockName>wi1e/ep_datahold_12</twBlockName><twBlockName>wi1e/ep_datahold_13</twBlockName><twBlockName>wi1e/ep_datahold_14</twBlockName><twBlockName>wi1e/ep_datahold_15</twBlockName><twBlockName>wi1e/ep_dataout_12</twBlockName><twBlockName>wi1e/ep_dataout_13</twBlockName><twBlockName>wi1e/ep_dataout_14</twBlockName><twBlockName>wi1e/ep_dataout_15</twBlockName><twBlockName>wi1a/ep_dataout_4</twBlockName><twBlockName>wi1a/ep_dataout_5</twBlockName><twBlockName>wi1a/ep_dataout_6</twBlockName><twBlockName>wi1a/ep_dataout_7</twBlockName><twBlockName>wi1b/ep_datahold_4</twBlockName><twBlockName>wi1b/ep_datahold_5</twBlockName><twBlockName>wi1b/ep_datahold_6</twBlockName><twBlockName>wi1b/ep_datahold_7</twBlockName><twBlockName>wi17/ep_datahold_0</twBlockName><twBlockName>wi17/ep_datahold_1</twBlockName><twBlockName>wi17/ep_datahold_2</twBlockName><twBlockName>wi17/ep_datahold_3</twBlockName><twBlockName>wi17/ep_dataout_0</twBlockName><twBlockName>wi17/ep_dataout_1</twBlockName><twBlockName>wi17/ep_dataout_2</twBlockName><twBlockName>wi17/ep_dataout_3</twBlockName><twBlockName>wi07/ep_dataout_4</twBlockName><twBlockName>wi07/ep_dataout_0</twBlockName><twBlockName>wi07/ep_dataout_5</twBlockName><twBlockName>wi07/ep_dataout_1</twBlockName><twBlockName>wi07/ep_dataout_6</twBlockName><twBlockName>wi07/ep_dataout_2</twBlockName><twBlockName>wi07/ep_dataout_7</twBlockName><twBlockName>wi07/ep_dataout_3</twBlockName><twBlockName>ti43/eptrig_1</twBlockName><twBlockName>ti43/eptrig_10</twBlockName><twBlockName>ti43/eptrig_11</twBlockName><twBlockName>ti43/eptrig_12</twBlockName><twBlockName>ti43/eptrig_13</twBlockName><twBlockName>ti43/eptrig_14</twBlockName><twBlockName>ti43/eptrig_9</twBlockName><twBlockName>ti43/eptrig_15</twBlockName><twBlockName>wi00/ep_datahold_14</twBlockName><twBlockName>wi00/ep_datahold_15</twBlockName><twBlockName>wi00/ep_datahold_0</twBlockName><twBlockName>wi00/ep_datahold_1</twBlockName><twBlockName>wi00/ep_datahold_2</twBlockName><twBlockName>wi00/ep_datahold_3</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5</twBlockName><twBlockName>wi1a/ep_datahold_4</twBlockName><twBlockName>wi1a/ep_datahold_5</twBlockName><twBlockName>wi1a/ep_datahold_6</twBlockName><twBlockName>wi1a/ep_datahold_7</twBlockName><twBlockName>wi1b/ep_dataout_4</twBlockName><twBlockName>wi1b/ep_dataout_5</twBlockName><twBlockName>wi1b/ep_dataout_6</twBlockName><twBlockName>wi1b/ep_dataout_7</twBlockName><twBlockName>wi1c/ep_datahold_0</twBlockName><twBlockName>wi1c/ep_datahold_1</twBlockName><twBlockName>wi1c/ep_datahold_2</twBlockName><twBlockName>wi1c/ep_datahold_3</twBlockName><twBlockName>wi07/ep_datahold_4</twBlockName><twBlockName>wi07/ep_datahold_5</twBlockName><twBlockName>wi07/ep_datahold_6</twBlockName><twBlockName>wi07/ep_datahold_7</twBlockName><twBlockName>wi07/ep_datahold_0</twBlockName><twBlockName>wi07/ep_datahold_1</twBlockName><twBlockName>wi07/ep_datahold_2</twBlockName><twBlockName>wi07/ep_datahold_3</twBlockName><twBlockName>ti43/trigff1_0</twBlockName><twBlockName>ti43/trigff0_0</twBlockName><twBlockName>ti43/trigff1_1</twBlockName><twBlockName>ti43/trigff0_1</twBlockName><twBlockName>ti43/trigff1_2</twBlockName><twBlockName>ti43/trigff0_2</twBlockName><twBlockName>ti43/trigff1_3</twBlockName><twBlockName>ti43/trigff0_3</twBlockName><twBlockName>ti43/trigff1_12</twBlockName><twBlockName>ti43/trigff0_12</twBlockName><twBlockName>ti43/trigff1_13</twBlockName><twBlockName>ti43/trigff0_13</twBlockName><twBlockName>ti43/trigff1_14</twBlockName><twBlockName>ti43/trigff0_14</twBlockName><twBlockName>ti43/trigff1_15</twBlockName><twBlockName>ti43/trigff0_15</twBlockName><twBlockName>wi00/ep_dataout_0</twBlockName><twBlockName>wi00/ep_dataout_1</twBlockName><twBlockName>wi00/ep_dataout_2</twBlockName><twBlockName>wi00/ep_dataout_3</twBlockName><twBlockName>wi00/ep_dataout_6</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twBlockName><twBlockName>wi11/ep_dataout_4</twBlockName><twBlockName>wi11/ep_dataout_5</twBlockName><twBlockName>wi11/ep_dataout_6</twBlockName><twBlockName>wi11/ep_dataout_7</twBlockName><twBlockName>wi13/ep_dataout_0</twBlockName><twBlockName>wi13/ep_dataout_1</twBlockName><twBlockName>wi13/ep_dataout_2</twBlockName><twBlockName>wi13/ep_dataout_3</twBlockName><twBlockName>wi04/ep_datahold_4</twBlockName><twBlockName>wi04/ep_datahold_5</twBlockName><twBlockName>wi04/ep_datahold_6</twBlockName><twBlockName>wi04/ep_datahold_7</twBlockName><twBlockName>wi12/ep_dataout_0</twBlockName><twBlockName>wi12/ep_dataout_1</twBlockName><twBlockName>wi12/ep_dataout_2</twBlockName><twBlockName>wi12/ep_dataout_3</twBlockName><twBlockName>wi1c/ep_dataout_4</twBlockName><twBlockName>wi1c/ep_dataout_5</twBlockName><twBlockName>wi1c/ep_dataout_6</twBlockName><twBlockName>wi1c/ep_dataout_7</twBlockName><twBlockName>wi17/ep_datahold_4</twBlockName><twBlockName>wi17/ep_datahold_5</twBlockName><twBlockName>wi17/ep_datahold_6</twBlockName><twBlockName>wi17/ep_datahold_7</twBlockName><twBlockName>wi1a/ep_datahold_0</twBlockName><twBlockName>wi1a/ep_datahold_1</twBlockName><twBlockName>wi1a/ep_datahold_2</twBlockName><twBlockName>wi1a/ep_datahold_3</twBlockName><twBlockName>wi1b/ep_datahold_0</twBlockName><twBlockName>wi1b/ep_datahold_1</twBlockName><twBlockName>wi1b/ep_datahold_2</twBlockName><twBlockName>wi1b/ep_datahold_3</twBlockName><twBlockName>wi1b/ep_dataout_0</twBlockName><twBlockName>wi1b/ep_dataout_1</twBlockName><twBlockName>wi1b/ep_dataout_2</twBlockName><twBlockName>wi1b/ep_dataout_3</twBlockName><twBlockName>wi07/ep_dataout_8</twBlockName><twBlockName>wi07/ep_dataout_9</twBlockName><twBlockName>wi07/ep_dataout_10</twBlockName><twBlockName>wi07/ep_dataout_11</twBlockName><twBlockName>ti43/trigff1_4</twBlockName><twBlockName>ti43/trigff0_4</twBlockName><twBlockName>ti43/trigff1_5</twBlockName><twBlockName>ti43/trigff0_5</twBlockName><twBlockName>ti43/trigff1_6</twBlockName><twBlockName>ti43/trigff0_6</twBlockName><twBlockName>ti43/trigff1_7</twBlockName><twBlockName>ti43/trigff0_7</twBlockName><twBlockName>ti43/trigff1_8</twBlockName><twBlockName>ti43/trigff0_8</twBlockName><twBlockName>ti43/trigff1_9</twBlockName><twBlockName>ti43/trigff0_9</twBlockName><twBlockName>ti43/trigff1_10</twBlockName><twBlockName>ti43/trigff0_10</twBlockName><twBlockName>ti43/trigff1_11</twBlockName><twBlockName>ti43/trigff0_11</twBlockName><twBlockName>wi00/ep_datahold_10</twBlockName><twBlockName>wi00/ep_datahold_11</twBlockName><twBlockName>wi00/ep_datahold_12</twBlockName><twBlockName>wi00/ep_datahold_13</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1</twBlockName><twBlockName>host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2</twBlockName><twBlockName>wi11/ep_datahold_4</twBlockName><twBlockName>wi11/ep_datahold_5</twBlockName><twBlockName>wi11/ep_datahold_6</twBlockName><twBlockName>wi11/ep_datahold_7</twBlockName><twBlockName>wi13/ep_datahold_0</twBlockName><twBlockName>wi13/ep_datahold_1</twBlockName><twBlockName>wi13/ep_datahold_2</twBlockName><twBlockName>wi13/ep_datahold_3</twBlockName><twBlockName>wi04/ep_dataout_4</twBlockName><twBlockName>wi04/ep_dataout_5</twBlockName><twBlockName>wi04/ep_dataout_6</twBlockName><twBlockName>wi04/ep_dataout_7</twBlockName><twBlockName>wi12/ep_datahold_0</twBlockName><twBlockName>wi12/ep_datahold_1</twBlockName><twBlockName>wi12/ep_datahold_2</twBlockName><twBlockName>wi12/ep_datahold_3</twBlockName><twBlockName>wi1e/ep_dataout_8</twBlockName><twBlockName>wi1e/ep_dataout_9</twBlockName><twBlockName>wi1e/ep_dataout_10</twBlockName><twBlockName>wi1e/ep_dataout_11</twBlockName><twBlockName>wi1e/ep_datahold_8</twBlockName><twBlockName>wi1e/ep_datahold_9</twBlockName><twBlockName>wi1e/ep_datahold_10</twBlockName><twBlockName>wi1e/ep_datahold_11</twBlockName><twBlockName>wi1c/ep_datahold_4</twBlockName><twBlockName>wi1c/ep_datahold_5</twBlockName><twBlockName>wi1c/ep_datahold_6</twBlockName><twBlockName>wi1c/ep_datahold_7</twBlockName><twBlockName>wi17/ep_dataout_4</twBlockName><twBlockName>wi17/ep_dataout_5</twBlockName><twBlockName>wi17/ep_dataout_6</twBlockName><twBlockName>wi17/ep_dataout_7</twBlockName><twBlockName>wi1a/ep_dataout_0</twBlockName><twBlockName>wi1c/ep_dataout_0</twBlockName><twBlockName>wi1a/ep_dataout_1</twBlockName><twBlockName>wi1c/ep_dataout_1</twBlockName><twBlockName>wi1a/ep_dataout_2</twBlockName><twBlockName>wi1c/ep_dataout_2</twBlockName><twBlockName>wi1a/ep_dataout_3</twBlockName><twBlockName>wi1c/ep_dataout_3</twBlockName><twBlockName>wi07/ep_datahold_8</twBlockName><twBlockName>wi07/ep_datahold_9</twBlockName><twBlockName>wi07/ep_datahold_10</twBlockName><twBlockName>wi07/ep_datahold_11</twBlockName><twBlockName>ti43/ep_trigger_0</twBlockName><twBlockName>ti43/ep_trigger_2</twBlockName><twBlockName>ti43/ep_trigger_3</twBlockName><twBlockName>ti43/ep_trigger_4</twBlockName><twBlockName>ti43/ep_trigger_5</twBlockName><twBlockName>ti43/ep_trigger_6</twBlockName><twBlockName>ti43/ep_trigger_7</twBlockName><twBlockName>ti43/ep_trigger_8</twBlockName><twBlockName>ti43/eptrig_0</twBlockName><twBlockName>ti43/eptrig_2</twBlockName><twBlockName>ti43/eptrig_3</twBlockName><twBlockName>ti43/eptrig_4</twBlockName><twBlockName>ti43/eptrig_5</twBlockName><twBlockName>ti43/eptrig_6</twBlockName><twBlockName>ti43/eptrig_7</twBlockName><twBlockName>ti43/eptrig_8</twBlockName><twBlockName>ti43/ep_trigger_1</twBlockName><twBlockName>ti43/ep_trigger_10</twBlockName><twBlockName>ti43/ep_trigger_11</twBlockName><twBlockName>ti43/ep_trigger_12</twBlockName><twBlockName>ti43/ep_trigger_13</twBlockName><twBlockName>ti43/ep_trigger_14</twBlockName><twBlockName>ti43/ep_trigger_9</twBlockName><twBlockName>ti43/ep_trigger_15</twBlockName><twBlockName>wi00/ep_dataout_15</twBlockName><twBlockName>wi00/ep_dataout_11</twBlockName><twBlockName>wi00/ep_dataout_12</twBlockName><twBlockName>wi00/ep_dataout_13</twBlockName><twBlockName>wi00/ep_dataout_14</twBlockName><twBlockName>wi04/ep_datahold_0</twBlockName><twBlockName>wi04/ep_datahold_1</twBlockName><twBlockName>wi04/ep_datahold_2</twBlockName><twBlockName>wi04/ep_datahold_3</twBlockName><twBlockName>wi07/ep_dataout_12</twBlockName><twBlockName>wi07/ep_dataout_13</twBlockName><twBlockName>wi07/ep_dataout_14</twBlockName><twBlockName>wi07/ep_dataout_15</twBlockName><twBlockName>wi17/ep_datahold_8</twBlockName><twBlockName>wi17/ep_datahold_9</twBlockName><twBlockName>wi17/ep_dataout_8</twBlockName><twBlockName>wi17/ep_dataout_9</twBlockName><twBlockName>wi00/ep_datahold_6</twBlockName><twBlockName>wi00/ep_datahold_7</twBlockName><twBlockName>wi00/ep_datahold_8</twBlockName><twBlockName>wi00/ep_datahold_9</twBlockName><twBlockName>wi00/ep_dataout_7</twBlockName><twBlockName>wi00/ep_dataout_8</twBlockName><twBlockName>wi00/ep_dataout_9</twBlockName><twBlockName>wi00/ep_dataout_10</twBlockName><twBlockName>wi04/ep_dataout_0</twBlockName><twBlockName>wi04/ep_dataout_1</twBlockName><twBlockName>wi04/ep_dataout_2</twBlockName><twBlockName>wi04/ep_dataout_3</twBlockName><twBlockName>wi07/ep_datahold_12</twBlockName><twBlockName>wi07/ep_datahold_13</twBlockName><twBlockName>wi07/ep_datahold_14</twBlockName><twBlockName>wi07/ep_datahold_15</twBlockName><twBlockName>wi1e/ep_dataout_0</twBlockName><twBlockName>wi1e/ep_dataout_1</twBlockName><twBlockName>wi1e/ep_dataout_2</twBlockName><twBlockName>wi1e/ep_dataout_3</twBlockName><twBlockName>wi1e/ep_datahold_0</twBlockName><twBlockName>wi1e/ep_datahold_1</twBlockName><twBlockName>wi1e/ep_datahold_2</twBlockName><twBlockName>wi1e/ep_datahold_3</twBlockName><twBlockName>wi11/ep_dataout_0</twBlockName><twBlockName>wi11/ep_dataout_1</twBlockName><twBlockName>wi11/ep_dataout_2</twBlockName><twBlockName>wi11/ep_dataout_3</twBlockName><twBlockName>wi04/ep_dataout_12</twBlockName><twBlockName>wi04/ep_dataout_13</twBlockName><twBlockName>wi04/ep_dataout_14</twBlockName><twBlockName>wi04/ep_dataout_15</twBlockName><twBlockName>wi1f/ep_dataout_7</twBlockName><twBlockName>wi1f/ep_dataout_6</twBlockName><twBlockName>wi1f/ep_dataout_5</twBlockName><twBlockName>wi1f/ep_dataout_4</twBlockName><twBlockName>wi11/ep_datahold_0</twBlockName><twBlockName>wi11/ep_datahold_1</twBlockName><twBlockName>wi11/ep_datahold_2</twBlockName><twBlockName>wi11/ep_datahold_3</twBlockName><twBlockName>wi04/ep_datahold_12</twBlockName><twBlockName>wi04/ep_datahold_13</twBlockName><twBlockName>wi04/ep_datahold_14</twBlockName><twBlockName>wi04/ep_datahold_15</twBlockName><twBlockName>wi1f/ep_datahold_4</twBlockName><twBlockName>wi1f/ep_datahold_5</twBlockName><twBlockName>wi1f/ep_datahold_6</twBlockName><twBlockName>wi1f/ep_datahold_7</twBlockName><twBlockName>wi12/ep_datahold_8</twBlockName><twBlockName>wi12/ep_datahold_9</twBlockName><twBlockName>wi12/ep_datahold_10</twBlockName><twBlockName>wi12/ep_datahold_11</twBlockName><twBlockName>wi1a/ep_datahold_8</twBlockName><twBlockName>wi1a/ep_datahold_9</twBlockName><twBlockName>wi1b/ep_datahold_8</twBlockName><twBlockName>wi1b/ep_datahold_9</twBlockName><twBlockName>wi1f/ep_dataout_11</twBlockName><twBlockName>wi1f/ep_dataout_10</twBlockName><twBlockName>wi1f/ep_dataout_9</twBlockName><twBlockName>wi1f/ep_dataout_8</twBlockName><twBlockName>wi15/ep_dataout_0</twBlockName><twBlockName>wi15/ep_dataout_1</twBlockName><twBlockName>wi15/ep_dataout_2</twBlockName><twBlockName>wi15/ep_dataout_3</twBlockName><twBlockName>wi12/ep_dataout_8</twBlockName><twBlockName>wi12/ep_dataout_9</twBlockName><twBlockName>wi12/ep_dataout_10</twBlockName><twBlockName>wi12/ep_dataout_11</twBlockName><twBlockName>wi1a/ep_dataout_8</twBlockName><twBlockName>wi1a/ep_dataout_9</twBlockName><twBlockName>wi1b/ep_dataout_8</twBlockName><twBlockName>wi1b/ep_dataout_9</twBlockName><twBlockName>wi1f/ep_datahold_8</twBlockName><twBlockName>wi1f/ep_datahold_9</twBlockName><twBlockName>wi1f/ep_datahold_10</twBlockName><twBlockName>wi1f/ep_datahold_11</twBlockName><twBlockName>wi15/ep_datahold_0</twBlockName><twBlockName>wi15/ep_datahold_1</twBlockName><twBlockName>wi15/ep_datahold_2</twBlockName><twBlockName>wi15/ep_datahold_3</twBlockName><twBlockName>wi1c/ep_dataout_8</twBlockName><twBlockName>wi1c/ep_dataout_9</twBlockName><twBlockName>wi15/ep_datahold_4</twBlockName><twBlockName>wi15/ep_datahold_5</twBlockName><twBlockName>wi15/ep_datahold_6</twBlockName><twBlockName>wi15/ep_datahold_7</twBlockName><twBlockName>wi1f/ep_datahold_0</twBlockName><twBlockName>wi1f/ep_datahold_1</twBlockName><twBlockName>wi1f/ep_datahold_2</twBlockName><twBlockName>wi1f/ep_datahold_3</twBlockName><twBlockName>wi04/ep_datahold_8</twBlockName><twBlockName>wi04/ep_datahold_9</twBlockName><twBlockName>wi04/ep_datahold_10</twBlockName><twBlockName>wi04/ep_datahold_11</twBlockName><twBlockName>wi1c/ep_datahold_8</twBlockName><twBlockName>wi1c/ep_datahold_9</twBlockName><twBlockName>wi15/ep_dataout_4</twBlockName><twBlockName>wi15/ep_dataout_5</twBlockName><twBlockName>wi15/ep_dataout_6</twBlockName><twBlockName>wi15/ep_dataout_7</twBlockName><twBlockName>wi1f/ep_dataout_0</twBlockName><twBlockName>wi1f/ep_dataout_1</twBlockName><twBlockName>wi1f/ep_dataout_2</twBlockName><twBlockName>wi1f/ep_dataout_3</twBlockName><twBlockName>host/core0/core0/hi_busy</twBlockName><twBlockName>ti46/eptrig_7</twBlockName><twBlockName>ti45/eptrig_0</twBlockName><twBlockName>ti45/eptrig_1</twBlockName><twBlockName>ti45/trigff1_0</twBlockName><twBlockName>ti45/ep_trigger_0</twBlockName><twBlockName>ti45/trigff1_1</twBlockName><twBlockName>ti45/ep_trigger_1</twBlockName><twBlockName>ti45/trigff0_0</twBlockName><twBlockName>ti45/trigff0_1</twBlockName><twBlockName>wi04/ep_dataout_8</twBlockName><twBlockName>wi04/ep_dataout_9</twBlockName><twBlockName>wi04/ep_dataout_10</twBlockName><twBlockName>wi04/ep_dataout_11</twBlockName><twBlockName>wi15/ep_datahold_8</twBlockName><twBlockName>wi15/ep_datahold_9</twBlockName><twBlockName>wi15/ep_datahold_10</twBlockName><twBlockName>wi15/ep_datahold_11</twBlockName><twBlockName>wi15/ep_datahold_12</twBlockName><twBlockName>wi15/ep_datahold_13</twBlockName><twBlockName>wi15/ep_datahold_14</twBlockName><twBlockName>wi15/ep_datahold_15</twBlockName><twBlockName>wi15/ep_dataout_8</twBlockName><twBlockName>wi15/ep_dataout_9</twBlockName><twBlockName>wi15/ep_dataout_10</twBlockName><twBlockName>wi15/ep_dataout_11</twBlockName><twBlockName>wi15/ep_dataout_12</twBlockName><twBlockName>wi15/ep_dataout_13</twBlockName><twBlockName>wi15/ep_dataout_14</twBlockName><twBlockName>wi15/ep_dataout_15</twBlockName><twBlockName>ti46/eptrig_1</twBlockName><twBlockName>ti46/eptrig_0</twBlockName><twBlockName>ti46/eptrig_2</twBlockName><twBlockName>ti46/eptrig_3</twBlockName><twBlockName>ti46/eptrig_4</twBlockName><twBlockName>ti46/eptrig_5</twBlockName><twBlockName>ti46/eptrig_6</twBlockName><twBlockName>ti46/ep_trigger_7</twBlockName><twBlockName>ti46/trigff1_4</twBlockName><twBlockName>ti46/trigff0_4</twBlockName><twBlockName>ti46/trigff1_5</twBlockName><twBlockName>ti46/trigff0_5</twBlockName><twBlockName>ti46/trigff1_6</twBlockName><twBlockName>ti46/trigff0_6</twBlockName><twBlockName>ti46/trigff1_7</twBlockName><twBlockName>ti46/trigff0_7</twBlockName><twBlockName>ti46/ep_trigger_1</twBlockName><twBlockName>ti46/ep_trigger_0</twBlockName><twBlockName>ti46/ep_trigger_2</twBlockName><twBlockName>ti46/ep_trigger_3</twBlockName><twBlockName>ti46/ep_trigger_4</twBlockName><twBlockName>ti46/ep_trigger_5</twBlockName><twBlockName>ti46/ep_trigger_6</twBlockName><twBlockName>ti46/trigff1_0</twBlockName><twBlockName>ti46/trigff0_0</twBlockName><twBlockName>ti46/trigff1_1</twBlockName><twBlockName>ti46/trigff0_1</twBlockName><twBlockName>ti46/trigff1_2</twBlockName><twBlockName>ti46/trigff0_2</twBlockName><twBlockName>ti46/trigff1_3</twBlockName><twBlockName>ti46/trigff0_3</twBlockName></twBlockList><twPinList><twPinName>RAM_bank_3\/RAM_block_10\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_11\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_12\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_8\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_3\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_4\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_12\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_13\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_14\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_5\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_6\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_1\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_14\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_15\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_7\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_8\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_3\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_9\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_5\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_0\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_1\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_10\/RAMB16BWER_inst.CLKA</twPinName><twPinName>host\/core0\/core0\/a0\/pm0\/ram_1k_generate.s6.kcpsm6_rom.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_11\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_7\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_2\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_3\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_11\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_12\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_13\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_9\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_4\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_5\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_0\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_13\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_14\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_15\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_6\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_7\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_2\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_15\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_3\/RAM_block_8\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_9\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_4\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_0\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_10\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_2\/RAM_block_6\/RAMB16BWER_inst.CLKA</twPinName><twPinName>SDRAM_FIFO_inst\/okPipeOut_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB</twPinName><twPinName>SDRAM_FIFO_inst\/okPipeOut_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB</twPinName><twPinName>RAM_bank_3\/RAM_block_1\/RAMB16BWER_inst.CLKA</twPinName><twPinName>RAM_bank_1\/RAM_block_2\/RAMB16BWER_inst.CLKA</twPinName><twPinName>SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2.O</twPinName><twPinName>host\/hi_dcm.CLKFB</twPinName><twPinName>variable_freq_clk_generator_inst\/DCM_CLKGEN_1.PROGCLK</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="312"><twTimeGrpName>SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in</twTimeGrpName><twBlockList><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3</twBlockName></twBlockList><twPinList><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.UICLK</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="313"><twTimeGrpName>SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180</twTimeGrpName><twPinList><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[3].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ldm_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[10].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_udm_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[7].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[14].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[0].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[4].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[11].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[8].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[15].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[1].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.PLLCLK1</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[5].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[12].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[9].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[2].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[6].oserdes2_dq_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[13].oserdes2_dq_0.CLK0</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="314"><twTimeGrpName>SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0</twTimeGrpName><twPinList><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ioi_odt.ioi_odt_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[3].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[8].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_cas_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_cke_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ras_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[12].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ck_0\/N.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[1].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_dqsn_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_dqsp_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[0].ioi_ba_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[6].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[10].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[1].ioi_ba_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[4].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[2].ioi_ba_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[9].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.PLLCLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ck_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_we_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_udqsn_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_udqsp_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[2].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[7].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[11].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[0].ioi_addr_0.CLK0</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[5].ioi_addr_0.CLK0</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="315"><twTimeGrpName>SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in</twTimeGrpName><twBlockList><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_8</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_3</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_4</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_5</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_6</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_7</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_8</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_9</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_10</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_11</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_12</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_13</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_14</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_15</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_16</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_17</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_18</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_19</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_20</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_21</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_22</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_23</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_24</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_25</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_26</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_27</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_28</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_29</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_3</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_4</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_5</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_6</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_7</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_8</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_9</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_10</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_11</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_12</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_13</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_14</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_15</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_16</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_17</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_18</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_19</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_20</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_21</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_22</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_23</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_27</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_3</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_15</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_16</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_17</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_30</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_31</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_rd_en_o</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_1</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_2</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7_1</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_3</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_4</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_5</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_6</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_7</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_8</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_9</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_35</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_36</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_37</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_38</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_47</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_48</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_49</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_en</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd1</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd9</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd10</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd11</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/read_mode</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd6</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_10</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_11</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_12</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_13</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_43</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_44</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_45</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_46</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_30</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_31</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_8</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_53</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_54</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_55</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_56</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_61</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_62</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_63</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_15</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_16</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_17</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_32</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_33</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_34</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_0</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_2</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_0</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_1</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_2</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_7</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_8</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_9</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_10</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_11</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_12</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_13</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_14</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_17</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_18</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_19</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_20</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_14</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_15</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_16</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_13</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_14</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_39</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_40</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_41</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_42</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_23</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_24</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_50</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_51</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_52</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_18</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_19</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_20</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_21</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_3</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_4</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_5</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_6</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_22</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_23</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_24</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_25</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_26</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_27</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_28</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_29</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5_1</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5_2</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_en</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_21</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_22</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_23</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_24</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8_1</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8_2</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4_1</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4_2</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_25</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_26</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_10</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_26</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_27</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_28</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_29</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_1</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_2</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_3</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ib_re</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_57</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_59</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_60</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_we</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_4</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1</twBlockName><twBlockName>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_4</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_0</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_5</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_1</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_6</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_7</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_12</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_8</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_9</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_13</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_14</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_15</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_16</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_21</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_17</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_22</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_18</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_23</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20</twBlockName><twBlockName>SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d</twBlockName></twBlockList><twPinList><twPinName>SDRAM_FIFO_inst\/okPipeOut_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA</twPinName><twPinName>SDRAM_FIFO_inst\/okPipeOut_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA</twPinName><twPinName>SDRAM_FIFO_inst\/okPipeIn_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB</twPinName><twPinName>SDRAM_FIFO_inst\/okPipeIn_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0CMDCLK</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0RDCLK</twPinName><twPinName>SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0WRCLK</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="316"><twTimeGrpName>okHostClk</twTimeGrpName><twBlockList><twBlockName>host/flop1</twBlockName><twBlockName>host/flop2</twBlockName><twBlockName>host/flop3</twBlockName><twBlockName>host/flop4</twBlockName></twBlockList><twPinList><twPinName>SP6_BUFIO_INSERT_ML_BUFIO2_0.DIVCLK</twPinName><twPinName>host\/hi_dcm.CLKIN</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="317"><twTimeGrpName>SYS_CLK3</twTimeGrpName><twBlockList><twBlockName>WS2812controller/bit_state_0</twBlockName><twBlockName>WS2812controller/bit_state_1</twBlockName><twBlockName>WS2812controller/bit_state_2</twBlockName><twBlockName>WS2812controller/bit_state_3</twBlockName><twBlockName>WS2812controller/bit_state_4</twBlockName><twBlockName>WS2812controller/bit_state_5</twBlockName><twBlockName>WS2812controller/bit_state_6</twBlockName><twBlockName>WS2812controller/bit_state_7</twBlockName><twBlockName>WS2812controller/bit_state_8</twBlockName><twBlockName>WS2812controller/bit_state_9</twBlockName><twBlockName>WS2812controller/bit_state_10</twBlockName><twBlockName>WS2812controller/bit_state_11</twBlockName><twBlockName>WS2812controller/bit_state_12</twBlockName><twBlockName>WS2812controller/bit_state_13</twBlockName><twBlockName>WS2812controller/bit_state_14</twBlockName><twBlockName>WS2812controller/bit_state_15</twBlockName><twBlockName>WS2812controller/LED_state_0</twBlockName><twBlockName>WS2812controller/LED_state_1</twBlockName><twBlockName>WS2812controller/LED_state_2</twBlockName><twBlockName>WS2812controller/LED_state_3</twBlockName><twBlockName>WS2812controller/LED_state_4</twBlockName><twBlockName>WS2812controller/LED_state_5</twBlockName><twBlockName>WS2812controller/LED_state_6</twBlockName><twBlockName>WS2812controller/LED_state_7</twBlockName><twBlockName>WS2812controller/LED_state_8</twBlockName><twBlockName>WS2812controller/LED_state_9</twBlockName><twBlockName>WS2812controller/LED_state_10</twBlockName><twBlockName>WS2812controller/LED_state_11</twBlockName><twBlockName>WS2812controller/LED_state_12</twBlockName><twBlockName>WS2812controller/LED_state_13</twBlockName><twBlockName>WS2812controller/LED_state_14</twBlockName><twBlockName>WS2812controller/LED_state_15</twBlockName><twBlockName>SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG</twBlockName><twBlockName>WS2812controller/GRB_reg_3</twBlockName><twBlockName>WS2812controller/dat_out</twBlockName><twBlockName>WS2812controller/GRB_state_0</twBlockName><twBlockName>WS2812controller/GRB_state_1</twBlockName><twBlockName>WS2812controller/GRB_state_2</twBlockName><twBlockName>WS2812controller/GRB_state_4</twBlockName><twBlockName>WS2812controller/GRB_state_3</twBlockName><twBlockName>WS2812controller/GRB_reg_0</twBlockName><twBlockName>WS2812controller/GRB_reg_2</twBlockName><twBlockName>WS2812controller/GRB_reg_7</twBlockName><twBlockName>WS2812controller/GRB_reg_1</twBlockName><twBlockName>WS2812controller/GRB_reg_6</twBlockName><twBlockName>WS2812controller/LED_reset</twBlockName><twBlockName>WS2812controller/led_bit</twBlockName><twBlockName>WS2812controller/GRB_reg_11</twBlockName><twBlockName>WS2812controller/GRB_reg_8</twBlockName><twBlockName>WS2812controller/GRB_reg_10</twBlockName><twBlockName>WS2812controller/GRB_reg_17</twBlockName><twBlockName>WS2812controller/GRB_reg_18</twBlockName><twBlockName>WS2812controller/GRB_reg_19</twBlockName><twBlockName>WS2812controller/GRB_reg_20</twBlockName><twBlockName>WS2812controller/GRB_reg_21</twBlockName><twBlockName>WS2812controller/GRB_reg_22</twBlockName><twBlockName>WS2812controller/GRB_reg_23</twBlockName><twBlockName>WS2812controller/GRB_reg_13</twBlockName><twBlockName>WS2812controller/GRB_reg_12</twBlockName><twBlockName>WS2812controller/GRB_reg_14</twBlockName><twBlockName>WS2812controller/GRB_reg_9</twBlockName><twBlockName>WS2812controller/GRB_reg_15</twBlockName><twBlockName>WS2812controller/GRB_reg_16</twBlockName><twBlockName>WS2812controller/GRB_reg_4</twBlockName><twBlockName>WS2812controller/GRB_reg_5</twBlockName></twBlockList><twPinList><twPinName>SDRAM_FIFO_inst\/memc3_infrastructure_inst\/u_pll_adv.CLKIN1</twPinName><twPinName>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1.DIVCLK</twPinName><twPinName>variable_freq_clk_generator_inst\/DCM_CLKGEN_1.CLKIN</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="318"><twTimeGrpName>okHostINOUT_grp</twTimeGrpName><twBlockList><twBlockName>hi_inout&lt;0&gt;</twBlockName><twBlockName>hi_inout&lt;1&gt;</twBlockName><twBlockName>hi_inout&lt;2&gt;</twBlockName><twBlockName>hi_inout&lt;3&gt;</twBlockName><twBlockName>hi_inout&lt;4&gt;</twBlockName><twBlockName>hi_inout&lt;5&gt;</twBlockName><twBlockName>hi_inout&lt;6&gt;</twBlockName><twBlockName>hi_inout&lt;7&gt;</twBlockName><twBlockName>hi_inout&lt;8&gt;</twBlockName><twBlockName>hi_inout&lt;9&gt;</twBlockName><twBlockName>hi_inout&lt;10&gt;</twBlockName><twBlockName>hi_inout&lt;11&gt;</twBlockName><twBlockName>hi_inout&lt;12&gt;</twBlockName><twBlockName>hi_inout&lt;13&gt;</twBlockName><twBlockName>hi_inout&lt;14&gt;</twBlockName><twBlockName>hi_inout&lt;15&gt;</twBlockName></twBlockList></twTimeGrp></twVerboseRpt></twBody><twSum anchorID="319"><twErrCnt>122</twErrCnt><twScore>784102</twScore><twSetupScore>781060</twSetupScore><twHoldScore>3042</twHoldScore><twConstCov><twPathCnt>10991574</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>38227</twConnCnt></twConstCov><twStats anchorID="320"><twMinPer>3919.360</twMinPer><twFootnote number="1" /><twMaxFreq>0.255</twMaxFreq><twMinInBeforeClk>9.146</twMinInBeforeClk><twMinOutAfterClk>8.527</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Oct  7 20:43:38 2015 </twTimestamp></twFoot><twClientInfo anchorID="321"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 594 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
