# clock cycles, tx0_i, tx0_q, tx1_i,tx1_q, fhdo_vx, fhdo_vy, fhdo_vz, fhdo_vz2, ocra1_vx, ocra1_vy, ocra1_vz, ocra1_vz2, rx0_rate, rx1_rate, rx0_rate_valid, rx1_rate_valid, rx0_rst_n, rx1_rst_n, tx_gate, rx_gate, trig_out, leds, csv_version_0.1
#  ticks, tx0_i, tx0_q, tx1_i, tx1_q, fhd_x, fhd_y, fhd_z,fhd_z2,  oc1_x,  oc1_y,  oc1_z, oc1_z2, rx0r, rx1r,0v,1v,r0,r1,tg,rg,to,leds
       0,     0,     0,     0,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     295,     1,     2,     3,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     296,     4,     5,     6,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     298,     7,     8,     9,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     301,    10,    11,    12,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     305,    13,    14,    15,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     310,    16,    17,    18,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     314,    19,    20,    21,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     317,    22,    23,    24,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     319,    25,    26,    27,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     320,    28,    29,    30,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0
     321,    31,    32,    33,     0,     0,     0,     0,     0,      0,      0,      0,      0,    0,    0, 0, 0, 0, 0, 0, 0, 0,   0