

================================================================
== Vivado HLS Report for 'reduce'
================================================================
* Date:           Thu Dec 17 12:39:12 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        disambiguation_network_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.50 ns | 6.846 ns |   1.56 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     684|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|        0|     684|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|        0|   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|        0|   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln746_1_fu_200_p2      |     +    |      0|  0|  24|          17|          17|
    |add_ln746_2_fu_254_p2      |     +    |      0|  0|  24|          17|          17|
    |add_ln746_3_fu_286_p2      |     +    |      0|  0|  24|          17|          17|
    |add_ln746_4_fu_362_p2      |     +    |      0|  0|  24|          17|          17|
    |add_ln746_5_fu_394_p2      |     +    |      0|  0|  24|          17|          17|
    |add_ln746_fu_168_p2        |     +    |      0|  0|  24|          17|          17|
    |p_Val2_12_fu_334_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_13_fu_356_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_14_fu_388_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_17_fu_420_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_1_fu_194_p2         |     +    |      0|  0|  25|          18|          18|
    |p_Val2_21_fu_464_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_4_fu_226_p2         |     +    |      0|  0|  25|          18|          18|
    |p_Val2_5_fu_248_p2         |     +    |      0|  0|  25|          18|          18|
    |p_Val2_6_fu_280_p2         |     +    |      0|  0|  25|          18|          18|
    |p_Val2_9_fu_312_p2         |     +    |      0|  0|  25|          18|          18|
    |p_Val2_s_fu_162_p2         |     +    |      0|  0|  25|          18|          18|
    |ret_V_fu_450_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_fu_484_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_fu_502_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  18|           1|          18|
    |p_Val2_10_fu_240_p3        |  select  |      0|  0|  18|           1|          17|
    |p_Val2_11_fu_326_p3        |  select  |      0|  0|  18|           1|          17|
    |p_Val2_15_fu_376_p3        |  select  |      0|  0|  17|           1|           2|
    |p_Val2_16_fu_408_p3        |  select  |      0|  0|  17|           1|           2|
    |p_Val2_18_fu_348_p3        |  select  |      0|  0|  18|           1|          17|
    |p_Val2_19_fu_434_p3        |  select  |      0|  0|  18|           1|          17|
    |p_Val2_2_fu_182_p3         |  select  |      0|  0|  17|           1|           2|
    |p_Val2_3_fu_214_p3         |  select  |      0|  0|  17|           1|           2|
    |p_Val2_7_fu_268_p3         |  select  |      0|  0|  17|           1|           2|
    |p_Val2_8_fu_300_p3         |  select  |      0|  0|  17|           1|           2|
    |select_ln340_26_fu_508_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln388_fu_516_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_1_fu_496_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_490_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln786_fu_478_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 684|         337|         460|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs |    reduce    | return value |
|ap_return    | out |   18| ap_ctrl_hs |    reduce    | return value |
|x_0_V_read   |  in |   17|   ap_none  |  x_0_V_read  |    scalar    |
|x_1_V_read   |  in |   17|   ap_none  |  x_1_V_read  |    scalar    |
|x_2_V_read   |  in |   17|   ap_none  |  x_2_V_read  |    scalar    |
|x_3_V_read   |  in |   17|   ap_none  |  x_3_V_read  |    scalar    |
|x_4_V_read   |  in |   17|   ap_none  |  x_4_V_read  |    scalar    |
|x_5_V_read   |  in |   17|   ap_none  |  x_5_V_read  |    scalar    |
|x_6_V_read   |  in |   17|   ap_none  |  x_6_V_read  |    scalar    |
|x_7_V_read   |  in |   17|   ap_none  |  x_7_V_read  |    scalar    |
|x_8_V_read   |  in |   17|   ap_none  |  x_8_V_read  |    scalar    |
|x_9_V_read   |  in |   17|   ap_none  |  x_9_V_read  |    scalar    |
|x_10_V_read  |  in |   17|   ap_none  |  x_10_V_read |    scalar    |
|x_11_V_read  |  in |   17|   ap_none  |  x_11_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.84>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_11_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_11_V_read)"   --->   Operation 2 'read' 'x_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_10_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_10_V_read)"   --->   Operation 3 'read' 'x_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_9_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_9_V_read)"   --->   Operation 4 'read' 'x_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_8_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_8_V_read)"   --->   Operation 5 'read' 'x_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_7_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_7_V_read)"   --->   Operation 6 'read' 'x_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_6_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_6_V_read)"   --->   Operation 7 'read' 'x_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_5_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_5_V_read)"   --->   Operation 8 'read' 'x_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_4_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_4_V_read)"   --->   Operation 9 'read' 'x_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_3_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_3_V_read)"   --->   Operation 10 'read' 'x_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_2_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_2_V_read)"   --->   Operation 11 'read' 'x_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_1_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_1_V_read)"   --->   Operation 12 'read' 'x_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_0_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_0_V_read)"   --->   Operation 13 'read' 'x_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_11_V_read_cast = zext i17 %x_11_V_read_1 to i18"   --->   Operation 14 'zext' 'x_11_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_10_V_read_cast = zext i17 %x_10_V_read_1 to i18"   --->   Operation 15 'zext' 'x_10_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_9_V_read_cast = zext i17 %x_9_V_read_1 to i18"   --->   Operation 16 'zext' 'x_9_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_8_V_read_cast = zext i17 %x_8_V_read_1 to i18"   --->   Operation 17 'zext' 'x_8_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_7_V_read_cast = zext i17 %x_7_V_read_1 to i18"   --->   Operation 18 'zext' 'x_7_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_6_V_read_cast = zext i17 %x_6_V_read_1 to i18"   --->   Operation 19 'zext' 'x_6_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_5_V_read_cast = zext i17 %x_5_V_read_1 to i18"   --->   Operation 20 'zext' 'x_5_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_4_V_read_cast = zext i17 %x_4_V_read_1 to i18"   --->   Operation 21 'zext' 'x_4_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_3_V_read_cast = zext i17 %x_3_V_read_1 to i18"   --->   Operation 22 'zext' 'x_3_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_2_V_read_cast = zext i17 %x_2_V_read_1 to i18"   --->   Operation 23 'zext' 'x_2_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_1_V_read_cast = zext i17 %x_1_V_read_1 to i18"   --->   Operation 24 'zext' 'x_1_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_0_V_read_cast = zext i17 %x_0_V_read_1 to i18"   --->   Operation 25 'zext' 'x_0_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%p_Val2_s = add i18 %x_1_V_read_cast, %x_0_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 26 'add' 'p_Val2_s' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%add_ln746 = add i17 %x_0_V_read_1, %x_1_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 27 'add' 'add_ln746' <Predicate = (!p_Result_s)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_s, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 28 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Val2_2 = select i1 %p_Result_s, i17 -1, i17 %add_ln746" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 29 'select' 'p_Val2_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln746 = zext i17 %p_Val2_2 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 30 'zext' 'zext_ln746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.42ns)   --->   "%p_Val2_1 = add i18 %x_3_V_read_cast, %x_2_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 31 'add' 'p_Val2_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.42ns)   --->   "%add_ln746_1 = add i17 %x_2_V_read_1, %x_3_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 32 'add' 'add_ln746_1' <Predicate = (!p_Result_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_1, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 33 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Val2_3 = select i1 %p_Result_1, i17 -1, i17 %add_ln746_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 34 'select' 'p_Val2_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln746_1 = zext i17 %p_Val2_3 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 35 'zext' 'zext_ln746_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.42ns) (out node of the LUT)   --->   "%p_Val2_4 = add i18 %zext_ln746_1, %zext_ln746" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 36 'add' 'p_Val2_4' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_4, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 37 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Val2_10 = select i1 %p_Result_2, i18 131071, i18 %p_Val2_4" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 38 'select' 'p_Val2_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.42ns)   --->   "%p_Val2_5 = add i18 %x_5_V_read_cast, %x_4_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 39 'add' 'p_Val2_5' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.42ns)   --->   "%add_ln746_2 = add i17 %x_4_V_read_1, %x_5_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 40 'add' 'add_ln746_2' <Predicate = (!p_Result_3)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 41 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_7 = select i1 %p_Result_3, i17 -1, i17 %add_ln746_2" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 42 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln746_2 = zext i17 %p_Val2_7 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 43 'zext' 'zext_ln746_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.42ns)   --->   "%p_Val2_6 = add i18 %x_7_V_read_cast, %x_6_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 44 'add' 'p_Val2_6' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.42ns)   --->   "%add_ln746_3 = add i17 %x_6_V_read_1, %x_7_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 45 'add' 'add_ln746_3' <Predicate = (!p_Result_4)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 46 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_8 = select i1 %p_Result_4, i17 -1, i17 %add_ln746_3" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 47 'select' 'p_Val2_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln746_3 = zext i17 %p_Val2_8 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 48 'zext' 'zext_ln746_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.42ns) (out node of the LUT)   --->   "%p_Val2_9 = add i18 %zext_ln746_3, %zext_ln746_2" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 49 'add' 'p_Val2_9' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 50 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Val2_11 = select i1 %p_Result_5, i18 131071, i18 %p_Val2_9" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 51 'select' 'p_Val2_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.42ns) (out node of the LUT)   --->   "%p_Val2_12 = add i18 %p_Val2_11, %p_Val2_10" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 52 'add' 'p_Val2_12' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_12, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 53 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%p_Val2_18 = select i1 %p_Result_6, i18 131071, i18 %p_Val2_12" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 54 'select' 'p_Val2_18' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.42ns)   --->   "%p_Val2_13 = add i18 %x_9_V_read_cast, %x_8_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 55 'add' 'p_Val2_13' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.42ns)   --->   "%add_ln746_4 = add i17 %x_8_V_read_1, %x_9_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 56 'add' 'add_ln746_4' <Predicate = (!p_Result_7)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_13, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 57 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Val2_15 = select i1 %p_Result_7, i17 -1, i17 %add_ln746_4" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 58 'select' 'p_Val2_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln746_4 = zext i17 %p_Val2_15 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 59 'zext' 'zext_ln746_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.42ns)   --->   "%p_Val2_14 = add i18 %x_11_V_read_cast, %x_10_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 60 'add' 'p_Val2_14' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.42ns)   --->   "%add_ln746_5 = add i17 %x_10_V_read_1, %x_11_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 61 'add' 'add_ln746_5' <Predicate = (!p_Result_8)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_14, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 62 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Val2_16 = select i1 %p_Result_8, i17 -1, i17 %add_ln746_5" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 63 'select' 'p_Val2_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln746_5 = zext i17 %p_Val2_16 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 64 'zext' 'zext_ln746_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.42ns) (out node of the LUT)   --->   "%p_Val2_17 = add i18 %zext_ln746_5, %zext_ln746_4" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 65 'add' 'p_Val2_17' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 66 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%p_Val2_19 = select i1 %p_Result_9, i18 131071, i18 %p_Val2_17" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 67 'select' 'p_Val2_19' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_18 to i19" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 68 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%rhs_V = zext i18 %p_Val2_19 to i19" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 69 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.42ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 70 'add' 'ret_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 71 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.42ns)   --->   "%p_Val2_21 = add i18 %p_Val2_19, %p_Val2_18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 72 'add' 'p_Val2_21' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_21, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 73 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_11, true" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 74 'xor' 'xor_ln786' <Predicate = (!or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_10, %xor_ln786" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 75 'and' 'underflow' <Predicate = (!or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln340 = xor i1 %p_Result_10, %p_Result_11" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 76 'xor' 'xor_ln340' <Predicate = (or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln340_1 = xor i1 %p_Result_10, true" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 77 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %p_Result_11, %xor_ln340_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 78 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%select_ln340_26 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_21" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 79 'select' 'select_ln340_26' <Predicate = (or_ln340)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_21" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 80 'select' 'select_ln388' <Predicate = (!or_ln340)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i18 %select_ln340_26, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 81 'select' 'select_ln340' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "ret i18 %select_ln340" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_11_V_read_1    (read     ) [ 00]
x_10_V_read_1    (read     ) [ 00]
x_9_V_read_1     (read     ) [ 00]
x_8_V_read_1     (read     ) [ 00]
x_7_V_read_1     (read     ) [ 00]
x_6_V_read_1     (read     ) [ 00]
x_5_V_read_1     (read     ) [ 00]
x_4_V_read_1     (read     ) [ 00]
x_3_V_read_1     (read     ) [ 00]
x_2_V_read_1     (read     ) [ 00]
x_1_V_read_1     (read     ) [ 00]
x_0_V_read_1     (read     ) [ 00]
x_11_V_read_cast (zext     ) [ 00]
x_10_V_read_cast (zext     ) [ 00]
x_9_V_read_cast  (zext     ) [ 00]
x_8_V_read_cast  (zext     ) [ 00]
x_7_V_read_cast  (zext     ) [ 00]
x_6_V_read_cast  (zext     ) [ 00]
x_5_V_read_cast  (zext     ) [ 00]
x_4_V_read_cast  (zext     ) [ 00]
x_3_V_read_cast  (zext     ) [ 00]
x_2_V_read_cast  (zext     ) [ 00]
x_1_V_read_cast  (zext     ) [ 00]
x_0_V_read_cast  (zext     ) [ 00]
p_Val2_s         (add      ) [ 00]
add_ln746        (add      ) [ 00]
p_Result_s       (bitselect) [ 01]
p_Val2_2         (select   ) [ 00]
zext_ln746       (zext     ) [ 00]
p_Val2_1         (add      ) [ 00]
add_ln746_1      (add      ) [ 00]
p_Result_1       (bitselect) [ 01]
p_Val2_3         (select   ) [ 00]
zext_ln746_1     (zext     ) [ 00]
p_Val2_4         (add      ) [ 00]
p_Result_2       (bitselect) [ 00]
p_Val2_10        (select   ) [ 00]
p_Val2_5         (add      ) [ 00]
add_ln746_2      (add      ) [ 00]
p_Result_3       (bitselect) [ 01]
p_Val2_7         (select   ) [ 00]
zext_ln746_2     (zext     ) [ 00]
p_Val2_6         (add      ) [ 00]
add_ln746_3      (add      ) [ 00]
p_Result_4       (bitselect) [ 01]
p_Val2_8         (select   ) [ 00]
zext_ln746_3     (zext     ) [ 00]
p_Val2_9         (add      ) [ 00]
p_Result_5       (bitselect) [ 00]
p_Val2_11        (select   ) [ 00]
p_Val2_12        (add      ) [ 00]
p_Result_6       (bitselect) [ 00]
p_Val2_18        (select   ) [ 00]
p_Val2_13        (add      ) [ 00]
add_ln746_4      (add      ) [ 00]
p_Result_7       (bitselect) [ 01]
p_Val2_15        (select   ) [ 00]
zext_ln746_4     (zext     ) [ 00]
p_Val2_14        (add      ) [ 00]
add_ln746_5      (add      ) [ 00]
p_Result_8       (bitselect) [ 01]
p_Val2_16        (select   ) [ 00]
zext_ln746_5     (zext     ) [ 00]
p_Val2_17        (add      ) [ 00]
p_Result_9       (bitselect) [ 00]
p_Val2_19        (select   ) [ 00]
lhs_V            (sext     ) [ 00]
rhs_V            (zext     ) [ 00]
ret_V            (add      ) [ 00]
p_Result_10      (bitselect) [ 00]
p_Val2_21        (add      ) [ 00]
p_Result_11      (bitselect) [ 00]
xor_ln786        (xor      ) [ 00]
underflow        (and      ) [ 00]
xor_ln340        (xor      ) [ 00]
xor_ln340_1      (xor      ) [ 00]
or_ln340         (or       ) [ 01]
select_ln340_26  (select   ) [ 00]
select_ln388     (select   ) [ 00]
select_ln340     (select   ) [ 00]
ret_ln80         (ret      ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="x_11_V_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="17" slack="0"/>
<pin id="44" dir="0" index="1" bw="17" slack="0"/>
<pin id="45" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_11_V_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="x_10_V_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="17" slack="0"/>
<pin id="50" dir="0" index="1" bw="17" slack="0"/>
<pin id="51" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_10_V_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="x_9_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="17" slack="0"/>
<pin id="56" dir="0" index="1" bw="17" slack="0"/>
<pin id="57" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_8_V_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="0" index="1" bw="17" slack="0"/>
<pin id="63" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_V_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="x_7_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="17" slack="0"/>
<pin id="68" dir="0" index="1" bw="17" slack="0"/>
<pin id="69" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_6_V_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="17" slack="0"/>
<pin id="74" dir="0" index="1" bw="17" slack="0"/>
<pin id="75" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_5_V_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="17" slack="0"/>
<pin id="80" dir="0" index="1" bw="17" slack="0"/>
<pin id="81" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_4_V_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="17" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_3_V_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="17" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_2_V_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="0"/>
<pin id="98" dir="0" index="1" bw="17" slack="0"/>
<pin id="99" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_1_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="17" slack="0"/>
<pin id="104" dir="0" index="1" bw="17" slack="0"/>
<pin id="105" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_0_V_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_11_V_read_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_11_V_read_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_10_V_read_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="17" slack="0"/>
<pin id="120" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_10_V_read_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_9_V_read_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_9_V_read_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_8_V_read_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_8_V_read_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_7_V_read_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_7_V_read_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_6_V_read_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="17" slack="0"/>
<pin id="136" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_6_V_read_cast/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="x_5_V_read_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_5_V_read_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_4_V_read_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_4_V_read_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_3_V_read_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_3_V_read_cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_2_V_read_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="0"/>
<pin id="152" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_2_V_read_cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="x_1_V_read_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_1_V_read_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_0_V_read_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_0_V_read_cast/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="17" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln746_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="17" slack="0"/>
<pin id="170" dir="0" index="1" bw="17" slack="0"/>
<pin id="171" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Result_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="18" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Val2_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="17" slack="0"/>
<pin id="185" dir="0" index="2" bw="17" slack="0"/>
<pin id="186" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln746_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="0"/>
<pin id="192" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Val2_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="0"/>
<pin id="196" dir="0" index="1" bw="17" slack="0"/>
<pin id="197" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln746_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="0"/>
<pin id="202" dir="0" index="1" bw="17" slack="0"/>
<pin id="203" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Result_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="18" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Val2_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="17" slack="0"/>
<pin id="217" dir="0" index="2" bw="17" slack="0"/>
<pin id="218" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln746_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="17" slack="0"/>
<pin id="224" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Val2_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="17" slack="0"/>
<pin id="228" dir="0" index="1" bw="17" slack="0"/>
<pin id="229" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="18" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Val2_10_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="18" slack="0"/>
<pin id="243" dir="0" index="2" bw="18" slack="0"/>
<pin id="244" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Val2_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="17" slack="0"/>
<pin id="250" dir="0" index="1" bw="17" slack="0"/>
<pin id="251" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln746_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="0"/>
<pin id="256" dir="0" index="1" bw="17" slack="0"/>
<pin id="257" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Result_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="18" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Val2_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="17" slack="0"/>
<pin id="271" dir="0" index="2" bw="17" slack="0"/>
<pin id="272" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln746_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="17" slack="0"/>
<pin id="278" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Val2_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="17" slack="0"/>
<pin id="282" dir="0" index="1" bw="17" slack="0"/>
<pin id="283" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln746_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="17" slack="0"/>
<pin id="288" dir="0" index="1" bw="17" slack="0"/>
<pin id="289" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746_3/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="18" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Val2_8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="17" slack="0"/>
<pin id="303" dir="0" index="2" bw="17" slack="0"/>
<pin id="304" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln746_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="0"/>
<pin id="310" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746_3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Val2_9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="17" slack="0"/>
<pin id="314" dir="0" index="1" bw="17" slack="0"/>
<pin id="315" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Result_5_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="18" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Val2_11_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="18" slack="0"/>
<pin id="329" dir="0" index="2" bw="18" slack="0"/>
<pin id="330" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Val2_12_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="18" slack="0"/>
<pin id="336" dir="0" index="1" bw="18" slack="0"/>
<pin id="337" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Result_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="18" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_Val2_18_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="18" slack="0"/>
<pin id="351" dir="0" index="2" bw="18" slack="0"/>
<pin id="352" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Val2_13_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="17" slack="0"/>
<pin id="358" dir="0" index="1" bw="17" slack="0"/>
<pin id="359" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln746_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="17" slack="0"/>
<pin id="364" dir="0" index="1" bw="17" slack="0"/>
<pin id="365" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746_4/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Result_7_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="18" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_Val2_15_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="17" slack="0"/>
<pin id="379" dir="0" index="2" bw="17" slack="0"/>
<pin id="380" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_15/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln746_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="17" slack="0"/>
<pin id="386" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746_4/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Val2_14_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="17" slack="0"/>
<pin id="390" dir="0" index="1" bw="17" slack="0"/>
<pin id="391" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln746_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="17" slack="0"/>
<pin id="396" dir="0" index="1" bw="17" slack="0"/>
<pin id="397" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746_5/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_8_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="18" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Val2_16_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="17" slack="0"/>
<pin id="411" dir="0" index="2" bw="17" slack="0"/>
<pin id="412" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln746_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="17" slack="0"/>
<pin id="418" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746_5/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Val2_17_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="17" slack="0"/>
<pin id="422" dir="0" index="1" bw="17" slack="0"/>
<pin id="423" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_9_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="18" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Val2_19_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="18" slack="0"/>
<pin id="437" dir="0" index="2" bw="18" slack="0"/>
<pin id="438" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_19/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="lhs_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="18" slack="0"/>
<pin id="444" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="rhs_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="18" slack="0"/>
<pin id="448" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="ret_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="18" slack="0"/>
<pin id="452" dir="0" index="1" bw="18" slack="0"/>
<pin id="453" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_Result_10_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="19" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Val2_21_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="18" slack="0"/>
<pin id="466" dir="0" index="1" bw="18" slack="0"/>
<pin id="467" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_11_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="18" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln786_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="underflow_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln340_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln340_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="or_ln340_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln340_26_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="18" slack="0"/>
<pin id="511" dir="0" index="2" bw="18" slack="0"/>
<pin id="512" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_26/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln388_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="18" slack="0"/>
<pin id="519" dir="0" index="2" bw="18" slack="0"/>
<pin id="520" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln340_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="18" slack="0"/>
<pin id="527" dir="0" index="2" bw="18" slack="0"/>
<pin id="528" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="42" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="48" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="54" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="60" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="72" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="78" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="84" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="90" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="96" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="102" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="108" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="154" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="108" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="102" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="162" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="168" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="146" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="150" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="96" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="90" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="194" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="200" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="190" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="226" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="138" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="142" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="84" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="78" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="248" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="254" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="130" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="134" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="72" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="66" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="280" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="286" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="276" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="312" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="240" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="334" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="122" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="126" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="60" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="54" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="356" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="368" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="362" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="114" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="118" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="48" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="42" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="388" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="28" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="394" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="384" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="32" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="420" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="348" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="434" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="442" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="434" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="348" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="28" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="456" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="456" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="470" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="456" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="38" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="470" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="490" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="32" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="464" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="521"><net_src comp="484" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="464" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="502" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="508" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="516" pin="3"/><net_sink comp="524" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce : x_0_V_read | {1 }
	Port: reduce : x_1_V_read | {1 }
	Port: reduce : x_2_V_read | {1 }
	Port: reduce : x_3_V_read | {1 }
	Port: reduce : x_4_V_read | {1 }
	Port: reduce : x_5_V_read | {1 }
	Port: reduce : x_6_V_read | {1 }
	Port: reduce : x_7_V_read | {1 }
	Port: reduce : x_8_V_read | {1 }
	Port: reduce : x_9_V_read | {1 }
	Port: reduce : x_10_V_read | {1 }
	Port: reduce : x_11_V_read | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		p_Result_s : 2
		p_Val2_2 : 3
		zext_ln746 : 4
		p_Val2_1 : 1
		p_Result_1 : 2
		p_Val2_3 : 3
		zext_ln746_1 : 4
		p_Val2_4 : 5
		p_Result_2 : 6
		p_Val2_10 : 7
		p_Val2_5 : 1
		p_Result_3 : 2
		p_Val2_7 : 3
		zext_ln746_2 : 4
		p_Val2_6 : 1
		p_Result_4 : 2
		p_Val2_8 : 3
		zext_ln746_3 : 4
		p_Val2_9 : 5
		p_Result_5 : 6
		p_Val2_11 : 7
		p_Val2_12 : 8
		p_Result_6 : 9
		p_Val2_18 : 10
		p_Val2_13 : 1
		p_Result_7 : 2
		p_Val2_15 : 3
		zext_ln746_4 : 4
		p_Val2_14 : 1
		p_Result_8 : 2
		p_Val2_16 : 3
		zext_ln746_5 : 4
		p_Val2_17 : 5
		p_Result_9 : 6
		p_Val2_19 : 7
		lhs_V : 11
		rhs_V : 8
		ret_V : 12
		p_Result_10 : 13
		p_Val2_21 : 11
		p_Result_11 : 12
		xor_ln786 : 13
		underflow : 13
		xor_ln340 : 14
		xor_ln340_1 : 14
		or_ln340 : 14
		select_ln340_26 : 14
		select_ln388 : 13
		select_ln340 : 14
		ret_ln80 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      p_Val2_s_fu_162     |    0    |    24   |
|          |     add_ln746_fu_168     |    0    |    24   |
|          |      p_Val2_1_fu_194     |    0    |    24   |
|          |    add_ln746_1_fu_200    |    0    |    24   |
|          |      p_Val2_4_fu_226     |    0    |    24   |
|          |      p_Val2_5_fu_248     |    0    |    24   |
|          |    add_ln746_2_fu_254    |    0    |    24   |
|          |      p_Val2_6_fu_280     |    0    |    24   |
|    add   |    add_ln746_3_fu_286    |    0    |    24   |
|          |      p_Val2_9_fu_312     |    0    |    24   |
|          |     p_Val2_12_fu_334     |    0    |    25   |
|          |     p_Val2_13_fu_356     |    0    |    24   |
|          |    add_ln746_4_fu_362    |    0    |    24   |
|          |     p_Val2_14_fu_388     |    0    |    24   |
|          |    add_ln746_5_fu_394    |    0    |    24   |
|          |     p_Val2_17_fu_420     |    0    |    24   |
|          |       ret_V_fu_450       |    0    |    25   |
|          |     p_Val2_21_fu_464     |    0    |    25   |
|----------|--------------------------|---------|---------|
|          |      p_Val2_2_fu_182     |    0    |    17   |
|          |      p_Val2_3_fu_214     |    0    |    17   |
|          |     p_Val2_10_fu_240     |    0    |    18   |
|          |      p_Val2_7_fu_268     |    0    |    17   |
|          |      p_Val2_8_fu_300     |    0    |    17   |
|          |     p_Val2_11_fu_326     |    0    |    18   |
|  select  |     p_Val2_18_fu_348     |    0    |    18   |
|          |     p_Val2_15_fu_376     |    0    |    17   |
|          |     p_Val2_16_fu_408     |    0    |    17   |
|          |     p_Val2_19_fu_434     |    0    |    18   |
|          |  select_ln340_26_fu_508  |    0    |    18   |
|          |    select_ln388_fu_516   |    0    |    18   |
|          |    select_ln340_fu_524   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     xor_ln786_fu_478     |    0    |    2    |
|    xor   |     xor_ln340_fu_490     |    0    |    2    |
|          |    xor_ln340_1_fu_496    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     underflow_fu_484     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln340_fu_502     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          | x_11_V_read_1_read_fu_42 |    0    |    0    |
|          | x_10_V_read_1_read_fu_48 |    0    |    0    |
|          |  x_9_V_read_1_read_fu_54 |    0    |    0    |
|          |  x_8_V_read_1_read_fu_60 |    0    |    0    |
|          |  x_7_V_read_1_read_fu_66 |    0    |    0    |
|   read   |  x_6_V_read_1_read_fu_72 |    0    |    0    |
|          |  x_5_V_read_1_read_fu_78 |    0    |    0    |
|          |  x_4_V_read_1_read_fu_84 |    0    |    0    |
|          |  x_3_V_read_1_read_fu_90 |    0    |    0    |
|          |  x_2_V_read_1_read_fu_96 |    0    |    0    |
|          | x_1_V_read_1_read_fu_102 |    0    |    0    |
|          | x_0_V_read_1_read_fu_108 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  x_11_V_read_cast_fu_114 |    0    |    0    |
|          |  x_10_V_read_cast_fu_118 |    0    |    0    |
|          |  x_9_V_read_cast_fu_122  |    0    |    0    |
|          |  x_8_V_read_cast_fu_126  |    0    |    0    |
|          |  x_7_V_read_cast_fu_130  |    0    |    0    |
|          |  x_6_V_read_cast_fu_134  |    0    |    0    |
|          |  x_5_V_read_cast_fu_138  |    0    |    0    |
|          |  x_4_V_read_cast_fu_142  |    0    |    0    |
|          |  x_3_V_read_cast_fu_146  |    0    |    0    |
|   zext   |  x_2_V_read_cast_fu_150  |    0    |    0    |
|          |  x_1_V_read_cast_fu_154  |    0    |    0    |
|          |  x_0_V_read_cast_fu_158  |    0    |    0    |
|          |     zext_ln746_fu_190    |    0    |    0    |
|          |    zext_ln746_1_fu_222   |    0    |    0    |
|          |    zext_ln746_2_fu_276   |    0    |    0    |
|          |    zext_ln746_3_fu_308   |    0    |    0    |
|          |    zext_ln746_4_fu_384   |    0    |    0    |
|          |    zext_ln746_5_fu_416   |    0    |    0    |
|          |       rhs_V_fu_446       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_s_fu_174    |    0    |    0    |
|          |     p_Result_1_fu_206    |    0    |    0    |
|          |     p_Result_2_fu_232    |    0    |    0    |
|          |     p_Result_3_fu_260    |    0    |    0    |
|          |     p_Result_4_fu_292    |    0    |    0    |
| bitselect|     p_Result_5_fu_318    |    0    |    0    |
|          |     p_Result_6_fu_340    |    0    |    0    |
|          |     p_Result_7_fu_368    |    0    |    0    |
|          |     p_Result_8_fu_400    |    0    |    0    |
|          |     p_Result_9_fu_426    |    0    |    0    |
|          |    p_Result_10_fu_456    |    0    |    0    |
|          |    p_Result_11_fu_470    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |       lhs_V_fu_442       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   673   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   673  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   673  |
+-----------+--------+--------+
