
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.56

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
     1    1.58    0.02    0.08    0.08 v count[0]$_SDFFE_PP0P_/QN (DFF_X2)
                                         _00_ (net)
                  0.02    0.00    0.08 v _31_/A2 (NAND2_X1)
     1    1.73    0.01    0.02    0.11 ^ _31_/ZN (NAND2_X1)
                                         _09_ (net)
                  0.01    0.00    0.11 ^ _34_/B1 (AOI221_X1)
     1    1.11    0.01    0.02    0.12 v _34_/ZN (AOI221_X1)
                                         _01_ (net)
                  0.01    0.00    0.12 v count[0]$_SDFFE_PP0P_/D (DFF_X2)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   12.68    0.02    0.12    0.12 ^ count[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net2 (net)
                  0.02    0.00    0.12 ^ _45_/A (HA_X1)
     1    2.10    0.01    0.03    0.16 ^ _45_/CO (HA_X1)
                                         _22_ (net)
                  0.01    0.00    0.16 ^ _27_/A2 (NAND2_X1)
     2    5.23    0.01    0.02    0.18 v _27_/ZN (NAND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.18 v _28_/A2 (NOR2_X1)
     2    2.96    0.02    0.04    0.21 ^ _28_/ZN (NOR2_X1)
                                         net6 (net)
                  0.02    0.00    0.21 ^ output6/A (BUF_X1)
     1    0.22    0.00    0.02    0.24 ^ output6/Z (BUF_X1)
                                         tc (net)
                  0.00    0.00    0.24 ^ tc (out)
                                  0.24   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   12.68    0.02    0.12    0.12 ^ count[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net2 (net)
                  0.02    0.00    0.12 ^ _45_/A (HA_X1)
     1    2.10    0.01    0.03    0.16 ^ _45_/CO (HA_X1)
                                         _22_ (net)
                  0.01    0.00    0.16 ^ _27_/A2 (NAND2_X1)
     2    5.23    0.01    0.02    0.18 v _27_/ZN (NAND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.18 v _28_/A2 (NOR2_X1)
     2    2.96    0.02    0.04    0.21 ^ _28_/ZN (NOR2_X1)
                                         net6 (net)
                  0.02    0.00    0.21 ^ output6/A (BUF_X1)
     1    0.22    0.00    0.02    0.24 ^ output6/Z (BUF_X1)
                                         tc (net)
                  0.00    0.00    0.24 ^ tc (out)
                                  0.24   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.1607864797115326

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8099

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.626808166503906

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9144

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.12    0.12 ^ count[0]$_SDFFE_PP0P_/Q (DFF_X2)
   0.03    0.16 ^ _46_/CO (HA_X1)
   0.02    0.17 v _39_/ZN (NAND2_X1)
   0.06    0.23 v _40_/Z (XOR2_X1)
   0.05    0.28 ^ _41_/ZN (NOR3_X1)
   0.00    0.28 ^ count[2]$_SDFFE_PP0P_/D (DFF_X1)
           0.28   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ count[2]$_SDFFE_PP0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.28   data arrival time
---------------------------------------------------------
           0.69   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.08    0.08 v count[0]$_SDFFE_PP0P_/QN (DFF_X2)
   0.02    0.11 ^ _31_/ZN (NAND2_X1)
   0.02    0.12 v _34_/ZN (AOI221_X1)
   0.00    0.12 v count[0]$_SDFFE_PP0P_/D (DFF_X2)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.2360

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.5640

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
238.983051

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.80e-05   2.55e-06   3.79e-07   3.09e-05  73.3%
Combinational          6.76e-06   3.70e-06   7.86e-07   1.12e-05  26.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.48e-05   6.25e-06   1.17e-06   4.22e-05 100.0%
                          82.4%      14.8%       2.8%
