read -sv run_verilog_mid/adder_32b_17_97_9a0b4373699fb00fc1c910350013a152.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_97_9a0b4373699fb00fc1c910350013a152_yosys.v
