!Device
manufacturer: Nordic Semiconductor
part_number: nrf51
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: POWER
  description: Power Control.
  base_addr: 0x40000000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_CONSTLAT
    addr: 0x78
    size_bits: 32
    description: Enable constant latency mode.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_LOWPWR
    addr: 0x7c
    size_bits: 32
    description: Enable low power mode (variable latency).
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_POFWARN
    addr: 0x108
    size_bits: 32
    description: Power failure warning.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POFWARN
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on POFWARN event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POFWARN
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on POFWARN event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: RESETREAS
    addr: 0x400
    size_bits: 32
    description: Reset reason.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESETPIN
      bit_offset: 0
      bit_width: 1
      description: Reset from pin-reset detected.
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: DOG
      bit_offset: 1
      bit_width: 1
      description: Reset from watchdog detected.
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: SREQ
      bit_offset: 2
      bit_width: 1
      description: Reset from AIRCR.SYSRESETREQ detected.
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: LOCKUP
      bit_offset: 3
      bit_width: 1
      description: Reset from CPU lock-up detected.
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: 'OFF'
      bit_offset: 16
      bit_width: 1
      description: Reset from wake-up from OFF mode detected by the use of DETECT
        signal from GPIO.
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: LPCOMP
      bit_offset: 17
      bit_width: 1
      description: Reset from wake-up from OFF mode detected by the use of ANADETECT
        signal from LPCOMP.
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: DIF
      bit_offset: 18
      bit_width: 1
      description: Reset from wake-up from OFF mode detected by entering into debug
        interface mode.
      enum_values:
        0: NotDetected
        1: Detected
  - !Register
    name: RAMSTATUS
    addr: 0x428
    size_bits: 32
    description: Ram status register.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RAMBLOCK0
      bit_offset: 0
      bit_width: 1
      description: RAM block 0 status.
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: RAMBLOCK1
      bit_offset: 1
      bit_width: 1
      description: RAM block 1 status.
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: RAMBLOCK2
      bit_offset: 2
      bit_width: 1
      description: RAM block 2 status.
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: RAMBLOCK3
      bit_offset: 3
      bit_width: 1
      description: RAM block 3 status.
      enum_values:
        0: 'Off'
        1: 'On'
  - !Register
    name: SYSTEMOFF
    addr: 0x500
    size_bits: 32
    description: System off register.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SYSTEMOFF
      bit_offset: 0
      bit_width: 1
      description: Enter system off mode.
      enum_values:
        1: Enter
  - !Register
    name: POFCON
    addr: 0x510
    size_bits: 32
    description: Power failure configuration.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POF
      bit_offset: 0
      bit_width: 1
      description: Power failure comparator enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: THRESHOLD
      bit_offset: 1
      bit_width: 2
      description: Set threshold level.
      enum_values:
        0: V21
        1: V23
        2: V25
        3: V27
  - !Register
    name: GPREGRET
    addr: 0x51c
    size_bits: 32
    description: General purpose retention register. This register is a retained register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPREGRET
      bit_offset: 0
      bit_width: 8
      description: General purpose retention register.
  - !Register
    name: RAMON
    addr: 0x524
    size_bits: 32
    description: Ram on/off.
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: ONRAM0
      bit_offset: 0
      bit_width: 1
      description: RAM block 0 behaviour in ON mode.
      enum_values:
        0: RAM0Off
        1: RAM0On
    - !Field
      name: ONRAM1
      bit_offset: 1
      bit_width: 1
      description: RAM block 1 behaviour in ON mode.
      enum_values:
        0: RAM1Off
        1: RAM1On
    - !Field
      name: OFFRAM0
      bit_offset: 16
      bit_width: 1
      description: RAM block 0 behaviour in OFF mode.
      enum_values:
        0: RAM0Off
        1: RAM0On
    - !Field
      name: OFFRAM1
      bit_offset: 17
      bit_width: 1
      description: RAM block 1 behaviour in OFF mode.
      enum_values:
        0: RAM1Off
        1: RAM1On
  - !Register
    name: RESET
    addr: 0x544
    size_bits: 32
    description: Pin reset functionality configuration register. This register is
      a retained register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESET
      bit_offset: 0
      bit_width: 1
      description: Enable or disable pin reset in debug interface mode.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: RAMONB
    addr: 0x554
    size_bits: 32
    description: Ram on/off.
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: ONRAM2
      bit_offset: 0
      bit_width: 1
      description: RAM block 2 behaviour in ON mode.
      enum_values:
        0: RAM2Off
        1: RAM2On
    - !Field
      name: ONRAM3
      bit_offset: 1
      bit_width: 1
      description: RAM block 3 behaviour in ON mode.
      enum_values:
        0: RAM3Off
        1: RAM3On
    - !Field
      name: OFFRAM2
      bit_offset: 16
      bit_width: 1
      description: RAM block 2 behaviour in OFF mode.
      enum_values:
        0: RAM2Off
        1: RAM2On
    - !Field
      name: OFFRAM3
      bit_offset: 17
      bit_width: 1
      description: RAM block 3 behaviour in OFF mode.
      enum_values:
        0: RAM3Off
        1: RAM3On
  - !Register
    name: DCDCEN
    addr: 0x578
    size_bits: 32
    description: DCDC converter enable configuration register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCDCEN
      bit_offset: 0
      bit_width: 1
      description: Enable DCDC converter.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: DCDCFORCE
    addr: 0xa08
    size_bits: 32
    description: DCDC power-up force register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FORCEOFF
      bit_offset: 0
      bit_width: 1
      description: DCDC power-up force off.
      enum_values:
        0: NoForce
        1: Force
    - !Field
      name: FORCEON
      bit_offset: 1
      bit_width: 1
      description: DCDC power-up force on.
      enum_values:
        0: NoForce
        1: Force
- !Module
  name: CLOCK
  description: Clock control.
  base_addr: 0x40000000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_HFCLKSTART
    addr: 0x0
    size_bits: 32
    description: Start HFCLK clock source.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_HFCLKSTOP
    addr: 0x4
    size_bits: 32
    description: Stop HFCLK clock source.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_LFCLKSTART
    addr: 0x8
    size_bits: 32
    description: Start LFCLK clock source.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_LFCLKSTOP
    addr: 0xc
    size_bits: 32
    description: Stop LFCLK clock source.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAL
    addr: 0x10
    size_bits: 32
    description: Start calibration of LFCLK RC oscillator.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CTSTART
    addr: 0x14
    size_bits: 32
    description: Start calibration timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CTSTOP
    addr: 0x18
    size_bits: 32
    description: Stop calibration timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_HFCLKSTARTED
    addr: 0x100
    size_bits: 32
    description: HFCLK oscillator started.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_LFCLKSTARTED
    addr: 0x104
    size_bits: 32
    description: LFCLK oscillator started.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_DONE
    addr: 0x10c
    size_bits: 32
    description: Calibration of LFCLK RC oscillator completed.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_CTTO
    addr: 0x110
    size_bits: 32
    description: Calibration timer timeout.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HFCLKSTARTED
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on HFCLKSTARTED event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: LFCLKSTARTED
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on LFCLKSTARTED event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: DONE
      bit_offset: 3
      bit_width: 1
      description: Enable interrupt on DONE event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CTTO
      bit_offset: 4
      bit_width: 1
      description: Enable interrupt on CTTO event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HFCLKSTARTED
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on HFCLKSTARTED event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: LFCLKSTARTED
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on LFCLKSTARTED event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: DONE
      bit_offset: 3
      bit_width: 1
      description: Disable interrupt on DONE event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CTTO
      bit_offset: 4
      bit_width: 1
      description: Disable interrupt on CTTO event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: HFCLKRUN
    addr: 0x408
    size_bits: 32
    description: Task HFCLKSTART trigger status.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 1
      description: Task HFCLKSTART trigger status.
      enum_values:
        0: NotTriggered
        1: Triggered
  - !Register
    name: HFCLKSTAT
    addr: 0x40c
    size_bits: 32
    description: High frequency clock status.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 1
      description: Active clock source for the HF clock.
      enum_values:
        0: RC
        1: Xtal
    - !Field
      name: STATE
      bit_offset: 16
      bit_width: 1
      description: State for the HFCLK.
      enum_values:
        0: NotRunning
        1: Running
  - !Register
    name: LFCLKRUN
    addr: 0x414
    size_bits: 32
    description: Task LFCLKSTART triggered status.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 1
      description: Task LFCLKSTART triggered status.
      enum_values:
        0: NotTriggered
        1: Triggered
  - !Register
    name: LFCLKSTAT
    addr: 0x418
    size_bits: 32
    description: Low frequency clock status.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 2
      description: Active clock source for the LF clock.
      enum_values:
        0: RC
        1: Xtal
        2: Synth
    - !Field
      name: STATE
      bit_offset: 16
      bit_width: 1
      description: State for the LF clock.
      enum_values:
        0: NotRunning
        1: Running
  - !Register
    name: LFCLKSRCCOPY
    addr: 0x41c
    size_bits: 32
    description: Clock source for the LFCLK clock, set when task LKCLKSTART is triggered.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 2
      description: Clock source for the LFCLK clock, set when task LKCLKSTART is triggered.
      enum_values:
        0: RC
        1: Xtal
        2: Synth
  - !Register
    name: LFCLKSRC
    addr: 0x518
    size_bits: 32
    description: Clock source for the LFCLK clock.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 2
      description: Clock source.
      enum_values:
        0: RC
        1: Xtal
        2: Synth
  - !Register
    name: CTIV
    addr: 0x538
    size_bits: 32
    description: Calibration timer interval.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTIV
      bit_offset: 0
      bit_width: 7
      description: Calibration timer interval in 0.25s resolution.
  - !Register
    name: XTALFREQ
    addr: 0x550
    size_bits: 32
    description: Crystal frequency.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: XTALFREQ
      bit_offset: 0
      bit_width: 8
      description: External Xtal frequency selection.
      enum_values:
        255: 16MHz
        0: 32MHz
- !Module
  name: MPU
  description: Memory Protection Unit.
  base_addr: 0x40000000
  size: 0x1000
  registers:
  - !Register
    name: PERR0
    addr: 0x528
    size_bits: 32
    description: Configuration of peripherals in mpu regions.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER_CLOCK
      bit_offset: 0
      bit_width: 1
      description: POWER_CLOCK region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: RADIO
      bit_offset: 1
      bit_width: 1
      description: RADIO region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: UART0
      bit_offset: 2
      bit_width: 1
      description: UART0 region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: SPI0_TWI0
      bit_offset: 3
      bit_width: 1
      description: SPI0 and TWI0 region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: SPI1_TWI1
      bit_offset: 4
      bit_width: 1
      description: SPI1 and TWI1 region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: GPIOTE
      bit_offset: 6
      bit_width: 1
      description: GPIOTE region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: ADC
      bit_offset: 7
      bit_width: 1
      description: ADC region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: TIMER0
      bit_offset: 8
      bit_width: 1
      description: TIMER0 region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: TIMER1
      bit_offset: 9
      bit_width: 1
      description: TIMER1 region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: TIMER2
      bit_offset: 10
      bit_width: 1
      description: TIMER2 region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: RTC0
      bit_offset: 11
      bit_width: 1
      description: RTC0 region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: TEMP
      bit_offset: 12
      bit_width: 1
      description: TEMP region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: RNG
      bit_offset: 13
      bit_width: 1
      description: RNG region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: ECB
      bit_offset: 14
      bit_width: 1
      description: ECB region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: CCM_AAR
      bit_offset: 15
      bit_width: 1
      description: CCM and AAR region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: WDT
      bit_offset: 16
      bit_width: 1
      description: WDT region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: RTC1
      bit_offset: 17
      bit_width: 1
      description: RTC1 region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: QDEC
      bit_offset: 18
      bit_width: 1
      description: QDEC region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: LPCOMP
      bit_offset: 19
      bit_width: 1
      description: LPCOMP region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: NVMC
      bit_offset: 30
      bit_width: 1
      description: NVMC region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
    - !Field
      name: PPI
      bit_offset: 31
      bit_width: 1
      description: PPI region configuration.
      enum_values:
        1: InRegion0
        0: InRegion1
  - !Register
    name: RLENR0
    addr: 0x52c
    size_bits: 32
    description: Length of RAM region 0.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: PROTENSET0
    addr: 0x600
    size_bits: 32
    description: Erase and write protection bit enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROTREG0
      bit_offset: 0
      bit_width: 1
      description: Protection enable for region 0.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG1
      bit_offset: 1
      bit_width: 1
      description: Protection enable for region 1.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG2
      bit_offset: 2
      bit_width: 1
      description: Protection enable for region 2.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG3
      bit_offset: 3
      bit_width: 1
      description: Protection enable for region 3.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG4
      bit_offset: 4
      bit_width: 1
      description: Protection enable for region 4.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG5
      bit_offset: 5
      bit_width: 1
      description: Protection enable for region 5.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG6
      bit_offset: 6
      bit_width: 1
      description: Protection enable for region 6.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG7
      bit_offset: 7
      bit_width: 1
      description: Protection enable for region 7.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG8
      bit_offset: 8
      bit_width: 1
      description: Protection enable for region 8.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG9
      bit_offset: 9
      bit_width: 1
      description: Protection enable for region 9.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG10
      bit_offset: 10
      bit_width: 1
      description: Protection enable for region 10.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG11
      bit_offset: 11
      bit_width: 1
      description: Protection enable for region 11.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG12
      bit_offset: 12
      bit_width: 1
      description: Protection enable for region 12.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG13
      bit_offset: 13
      bit_width: 1
      description: Protection enable for region 13.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG14
      bit_offset: 14
      bit_width: 1
      description: Protection enable for region 14.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG15
      bit_offset: 15
      bit_width: 1
      description: Protection enable for region 15.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG16
      bit_offset: 16
      bit_width: 1
      description: Protection enable for region 16.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG17
      bit_offset: 17
      bit_width: 1
      description: Protection enable for region 17.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG18
      bit_offset: 18
      bit_width: 1
      description: Protection enable for region 18.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG19
      bit_offset: 19
      bit_width: 1
      description: Protection enable for region 19.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG20
      bit_offset: 20
      bit_width: 1
      description: Protection enable for region 20.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG21
      bit_offset: 21
      bit_width: 1
      description: Protection enable for region 21.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG22
      bit_offset: 22
      bit_width: 1
      description: Protection enable for region 22.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG23
      bit_offset: 23
      bit_width: 1
      description: Protection enable for region 23.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG24
      bit_offset: 24
      bit_width: 1
      description: Protection enable for region 24.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG25
      bit_offset: 25
      bit_width: 1
      description: Protection enable for region 25.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG26
      bit_offset: 26
      bit_width: 1
      description: Protection enable for region 26.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG27
      bit_offset: 27
      bit_width: 1
      description: Protection enable for region 27.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG28
      bit_offset: 28
      bit_width: 1
      description: Protection enable for region 28.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG29
      bit_offset: 29
      bit_width: 1
      description: Protection enable for region 29.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG30
      bit_offset: 30
      bit_width: 1
      description: Protection enable for region 30.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG31
      bit_offset: 31
      bit_width: 1
      description: Protection enable for region 31.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: PROTENSET1
    addr: 0x604
    size_bits: 32
    description: Erase and write protection bit enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROTREG32
      bit_offset: 0
      bit_width: 1
      description: Protection enable for region 32.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG33
      bit_offset: 1
      bit_width: 1
      description: Protection enable for region 33.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG34
      bit_offset: 2
      bit_width: 1
      description: Protection enable for region 34.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG35
      bit_offset: 3
      bit_width: 1
      description: Protection enable for region 35.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG36
      bit_offset: 4
      bit_width: 1
      description: Protection enable for region 36.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG37
      bit_offset: 5
      bit_width: 1
      description: Protection enable for region 37.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG38
      bit_offset: 6
      bit_width: 1
      description: Protection enable for region 38.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG39
      bit_offset: 7
      bit_width: 1
      description: Protection enable for region 39.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG40
      bit_offset: 8
      bit_width: 1
      description: Protection enable for region 40.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG41
      bit_offset: 9
      bit_width: 1
      description: Protection enable for region 41.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG42
      bit_offset: 10
      bit_width: 1
      description: Protection enable for region 42.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG43
      bit_offset: 11
      bit_width: 1
      description: Protection enable for region 43.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG44
      bit_offset: 12
      bit_width: 1
      description: Protection enable for region 44.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG45
      bit_offset: 13
      bit_width: 1
      description: Protection enable for region 45.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG46
      bit_offset: 14
      bit_width: 1
      description: Protection enable for region 46.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG47
      bit_offset: 15
      bit_width: 1
      description: Protection enable for region 47.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG48
      bit_offset: 16
      bit_width: 1
      description: Protection enable for region 48.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG49
      bit_offset: 17
      bit_width: 1
      description: Protection enable for region 49.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG50
      bit_offset: 18
      bit_width: 1
      description: Protection enable for region 50.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG51
      bit_offset: 19
      bit_width: 1
      description: Protection enable for region 51.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG52
      bit_offset: 20
      bit_width: 1
      description: Protection enable for region 52.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG53
      bit_offset: 21
      bit_width: 1
      description: Protection enable for region 53.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG54
      bit_offset: 22
      bit_width: 1
      description: Protection enable for region 54.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG55
      bit_offset: 23
      bit_width: 1
      description: Protection enable for region 55.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG56
      bit_offset: 24
      bit_width: 1
      description: Protection enable for region 56.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG57
      bit_offset: 25
      bit_width: 1
      description: Protection enable for region 57.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG58
      bit_offset: 26
      bit_width: 1
      description: Protection enable for region 58.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG59
      bit_offset: 27
      bit_width: 1
      description: Protection enable for region 59.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG60
      bit_offset: 28
      bit_width: 1
      description: Protection enable for region 60.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG61
      bit_offset: 29
      bit_width: 1
      description: Protection enable for region 61.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG62
      bit_offset: 30
      bit_width: 1
      description: Protection enable for region 62.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PROTREG63
      bit_offset: 31
      bit_width: 1
      description: Protection enable for region 63.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: DISABLEINDEBUG
    addr: 0x608
    size_bits: 32
    description: Disable erase and write protection mechanism in debug mode.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: DISABLEINDEBUG
      bit_offset: 0
      bit_width: 1
      description: Disable protection mechanism in debug mode.
      enum_values:
        0: Enabled
        1: Disabled
  - !Register
    name: PROTBLOCKSIZE
    addr: 0x60c
    size_bits: 32
    description: Erase and write protection block size.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROTBLOCKSIZE
      bit_offset: 0
      bit_width: 2
      description: Erase and write protection block size.
      enum_values:
        0: 4k
- !Module
  name: RADIO
  description: The radio.
  base_addr: 0x40001000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_TXEN
    addr: 0x0
    size_bits: 32
    description: Enable radio in TX mode.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_RXEN
    addr: 0x4
    size_bits: 32
    description: Enable radio in RX mode.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_START
    addr: 0x8
    size_bits: 32
    description: Start radio.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0xc
    size_bits: 32
    description: Stop radio.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_DISABLE
    addr: 0x10
    size_bits: 32
    description: Disable radio.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_RSSISTART
    addr: 0x14
    size_bits: 32
    description: Start the RSSI and take one sample of the receive signal strength.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_RSSISTOP
    addr: 0x18
    size_bits: 32
    description: Stop the RSSI measurement.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_BCSTART
    addr: 0x1c
    size_bits: 32
    description: Start the bit counter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_BCSTOP
    addr: 0x20
    size_bits: 32
    description: Stop the bit counter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_READY
    addr: 0x100
    size_bits: 32
    description: Ready event.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ADDRESS
    addr: 0x104
    size_bits: 32
    description: Address event.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_PAYLOAD
    addr: 0x108
    size_bits: 32
    description: Payload event.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_END
    addr: 0x10c
    size_bits: 32
    description: End event.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_DISABLED
    addr: 0x110
    size_bits: 32
    description: Disable event.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_DEVMATCH
    addr: 0x114
    size_bits: 32
    description: A device address match occurred on the last received packet.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_DEVMISS
    addr: 0x118
    size_bits: 32
    description: No device address match occurred on the last received packet.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_RSSIEND
    addr: 0x11c
    size_bits: 32
    description: Sampling of the receive signal strength complete. A new RSSI sample
      is ready for readout at the RSSISAMPLE register.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_BCMATCH
    addr: 0x128
    size_bits: 32
    description: Bit counter reached bit count value specified in BCC register.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for the radio.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY_START
      bit_offset: 0
      bit_width: 1
      description: Shortcut between READY event and START task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: END_DISABLE
      bit_offset: 1
      bit_width: 1
      description: Shortcut between END event and DISABLE task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: DISABLED_TXEN
      bit_offset: 2
      bit_width: 1
      description: 'Shortcut between DISABLED event and TXEN task. '
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: DISABLED_RXEN
      bit_offset: 3
      bit_width: 1
      description: Shortcut between DISABLED event and RXEN task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDRESS_RSSISTART
      bit_offset: 4
      bit_width: 1
      description: Shortcut between ADDRESS event and RSSISTART task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: END_START
      bit_offset: 5
      bit_width: 1
      description: Shortcut between END event and START task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDRESS_BCSTART
      bit_offset: 6
      bit_width: 1
      description: Shortcut between ADDRESS event and BCSTART task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: DISABLED_RSSISTOP
      bit_offset: 8
      bit_width: 1
      description: Shortcut between DISABLED event and RSSISTOP task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ADDRESS
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on ADDRESS event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PAYLOAD
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on PAYLOAD event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: END
      bit_offset: 3
      bit_width: 1
      description: Enable interrupt on END event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: DISABLED
      bit_offset: 4
      bit_width: 1
      description: Enable interrupt on DISABLED event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: DEVMATCH
      bit_offset: 5
      bit_width: 1
      description: Enable interrupt on DEVMATCH event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: DEVMISS
      bit_offset: 6
      bit_width: 1
      description: Enable interrupt on DEVMISS event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RSSIEND
      bit_offset: 7
      bit_width: 1
      description: Enable interrupt on RSSIEND event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: BCMATCH
      bit_offset: 10
      bit_width: 1
      description: Enable interrupt on BCMATCH event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ADDRESS
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on ADDRESS event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: PAYLOAD
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on PAYLOAD event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: END
      bit_offset: 3
      bit_width: 1
      description: Disable interrupt on END event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: DISABLED
      bit_offset: 4
      bit_width: 1
      description: Disable interrupt on DISABLED event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: DEVMATCH
      bit_offset: 5
      bit_width: 1
      description: Disable interrupt on DEVMATCH event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: DEVMISS
      bit_offset: 6
      bit_width: 1
      description: Disable interrupt on DEVMISS event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RSSIEND
      bit_offset: 7
      bit_width: 1
      description: Disable interrupt on RSSIEND event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: BCMATCH
      bit_offset: 10
      bit_width: 1
      description: Disable interrupt on BCMATCH event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: CRCSTATUS
    addr: 0x400
    size_bits: 32
    description: CRC status of received packet.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CRCSTATUS
      bit_offset: 0
      bit_width: 1
      description: CRC status of received packet.
      enum_values:
        0: CRCError
        1: CRCOk
  - !Register
    name: RXMATCH
    addr: 0x408
    size_bits: 32
    description: Received address.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXMATCH
      bit_offset: 0
      bit_width: 3
      description: Logical address in which previous packet was received.
  - !Register
    name: RXCRC
    addr: 0x40c
    size_bits: 32
    description: Received CRC.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCRC
      bit_offset: 0
      bit_width: 24
      description: CRC field of previously received packet.
  - !Register
    name: DAI
    addr: 0x410
    size_bits: 32
    description: Device address match index.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DAI
      bit_offset: 0
      bit_width: 3
      description: Index (n) of device address (see DAB[n] and DAP[n]) that obtained
        an address match.
  - !Register
    name: PACKETPTR
    addr: 0x504
    size_bits: 32
    description: 'Packet pointer. Decision point: START task.'
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: FREQUENCY
    addr: 0x508
    size_bits: 32
    description: Frequency.
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: FREQUENCY
      bit_offset: 0
      bit_width: 7
      description: 'Radio channel frequency offset in MHz: RF Frequency = 2400 + FREQUENCY
        (MHz). Decision point: TXEN or RXEN task. '
  - !Register
    name: TXPOWER
    addr: 0x50c
    size_bits: 32
    description: Output power.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXPOWER
      bit_offset: 0
      bit_width: 8
      description: 'Radio output power. Decision point: TXEN task.'
      enum_values:
        4: Pos4dBm
        0: 0dBm
        252: Neg4dBm
        248: Neg8dBm
        244: Neg12dBm
        240: Neg16dBm
        236: Neg20dBm
        216: Neg30dBm
  - !Register
    name: MODE
    addr: 0x510
    size_bits: 32
    description: Data rate and modulation.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: 'Radio data rate and modulation setting. Decision point: TXEN or
        RXEN task.'
      enum_values:
        0: Nrf_1Mbit
        1: Nrf_2Mbit
        2: Nrf_250Kbit
        3: Ble_1Mbit
  - !Register
    name: PCNF0
    addr: 0x514
    size_bits: 32
    description: Packet configuration 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LFLEN
      bit_offset: 0
      bit_width: 4
      description: 'Length of length field in number of bits. Decision point: START
        task.'
    - !Field
      name: S0LEN
      bit_offset: 8
      bit_width: 1
      description: 'Length of S0 field in number of bytes. Decision point: START task.'
    - !Field
      name: S1LEN
      bit_offset: 16
      bit_width: 4
      description: 'Length of S1 field in number of bits. Decision point: START task.'
  - !Register
    name: PCNF1
    addr: 0x518
    size_bits: 32
    description: Packet configuration 1.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXLEN
      bit_offset: 0
      bit_width: 8
      description: Maximum length of packet payload in number of bytes.
    - !Field
      name: STATLEN
      bit_offset: 8
      bit_width: 8
      description: 'Static length in number of bytes. Decision point: START task.'
    - !Field
      name: BALEN
      bit_offset: 16
      bit_width: 3
      description: 'Base address length in number of bytes. Decision point: START
        task.'
    - !Field
      name: ENDIAN
      bit_offset: 24
      bit_width: 1
      description: 'On air endianness of packet length field. Decision point: START
        task.'
      enum_values:
        0: Little
        1: Big
    - !Field
      name: WHITEEN
      bit_offset: 25
      bit_width: 1
      description: Packet whitening enable.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: BASE0
    addr: 0x51c
    size_bits: 32
    description: 'Radio base address 0. Decision point: START task.'
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: BASE1
    addr: 0x520
    size_bits: 32
    description: 'Radio base address 1. Decision point: START task.'
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: PREFIX0
    addr: 0x524
    size_bits: 32
    description: Prefixes bytes for logical addresses 0 to 3.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AP0
      bit_offset: 0
      bit_width: 8
      description: 'Address prefix 0. Decision point: START task.'
    - !Field
      name: AP1
      bit_offset: 8
      bit_width: 8
      description: 'Address prefix 1. Decision point: START task.'
    - !Field
      name: AP2
      bit_offset: 16
      bit_width: 8
      description: 'Address prefix 2. Decision point: START task.'
    - !Field
      name: AP3
      bit_offset: 24
      bit_width: 8
      description: 'Address prefix 3. Decision point: START task.'
  - !Register
    name: PREFIX1
    addr: 0x528
    size_bits: 32
    description: Prefixes bytes for logical addresses 4 to 7.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AP4
      bit_offset: 0
      bit_width: 8
      description: 'Address prefix 4. Decision point: START task.'
    - !Field
      name: AP5
      bit_offset: 8
      bit_width: 8
      description: 'Address prefix 5. Decision point: START task.'
    - !Field
      name: AP6
      bit_offset: 16
      bit_width: 8
      description: 'Address prefix 6. Decision point: START task.'
    - !Field
      name: AP7
      bit_offset: 24
      bit_width: 8
      description: 'Address prefix 7. Decision point: START task.'
  - !Register
    name: TXADDRESS
    addr: 0x52c
    size_bits: 32
    description: Transmit address select.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXADDRESS
      bit_offset: 0
      bit_width: 3
      description: 'Logical address to be used when transmitting a packet. Decision
        point: START task.'
  - !Register
    name: RXADDRESSES
    addr: 0x530
    size_bits: 32
    description: Receive address select.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR0
      bit_offset: 0
      bit_width: 1
      description: 'Enable reception on logical address 0. Decision point: START task.'
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR1
      bit_offset: 1
      bit_width: 1
      description: 'Enable reception on logical address 1. Decision point: START task.'
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR2
      bit_offset: 2
      bit_width: 1
      description: 'Enable reception on logical address 2. Decision point: START task.'
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR3
      bit_offset: 3
      bit_width: 1
      description: 'Enable reception on logical address 3. Decision point: START task.'
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR4
      bit_offset: 4
      bit_width: 1
      description: 'Enable reception on logical address 4. Decision point: START task.'
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR5
      bit_offset: 5
      bit_width: 1
      description: 'Enable reception on logical address 5. Decision point: START task.'
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR6
      bit_offset: 6
      bit_width: 1
      description: 'Enable reception on logical address 6. Decision point: START task.'
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR7
      bit_offset: 7
      bit_width: 1
      description: 'Enable reception on logical address 7. Decision point: START task.'
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CRCCNF
    addr: 0x534
    size_bits: 32
    description: CRC configuration.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LEN
      bit_offset: 0
      bit_width: 2
      description: 'CRC length. Decision point: START task.'
      enum_values:
        0: Disabled
        1: One
        2: Two
        3: Three
    - !Field
      name: SKIPADDR
      bit_offset: 8
      bit_width: 1
      description: 'Leave packet address field out of the CRC calculation. Decision
        point: START task.'
      enum_values:
        0: Include
        1: Skip
  - !Register
    name: CRCPOLY
    addr: 0x538
    size_bits: 32
    description: CRC polynomial.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 24
      description: 'CRC polynomial. Decision point: START task.'
  - !Register
    name: CRCINIT
    addr: 0x53c
    size_bits: 32
    description: CRC initial value.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRCINIT
      bit_offset: 0
      bit_width: 24
      description: 'Initial value for CRC calculation. Decision point: START task.'
  - !Register
    name: TEST
    addr: 0x540
    size_bits: 32
    description: Test features enable register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CONSTCARRIER
      bit_offset: 0
      bit_width: 1
      description: 'Constant carrier. Decision point: TXEN task.'
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: PLLLOCK
      bit_offset: 1
      bit_width: 1
      description: 'PLL lock. Decision point: TXEN or RXEN task.'
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: TIFS
    addr: 0x544
    size_bits: 32
    description: Inter Frame Spacing in microseconds.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIFS
      bit_offset: 0
      bit_width: 8
      description: 'Inter frame spacing in microseconds. Decision point: START rask'
  - !Register
    name: RSSISAMPLE
    addr: 0x548
    size_bits: 32
    description: RSSI sample.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RSSISAMPLE
      bit_offset: 0
      bit_width: 7
      description: RSSI sample result. The result is read as a positive value so that
        ReceivedSignalStrength = -RSSISAMPLE dBm
  - !Register
    name: STATE
    addr: 0x550
    size_bits: 32
    description: Current radio state.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 4
      description: Current radio state.
      enum_values:
        0: Disabled
        1: RxRu
        2: RxIdle
        3: Rx
        4: RxDisable
        9: TxRu
        10: TxIdle
        11: Tx
        12: TxDisable
  - !Register
    name: DATAWHITEIV
    addr: 0x554
    size_bits: 32
    description: Data whitening initial value.
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: DATAWHITEIV
      bit_offset: 0
      bit_width: 7
      description: 'Data whitening initial value. Bit 0 corresponds to Position 0
        of the LSFR, Bit 1 to position 5... Decision point: TXEN or RXEN task.'
  - !Register
    name: BCC
    addr: 0x560
    size_bits: 32
    description: Bit counter compare.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: DACNF
    addr: 0x640
    size_bits: 32
    description: Device address match configuration.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENA0
      bit_offset: 0
      bit_width: 1
      description: Enable or disable device address matching using device address
        0.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA1
      bit_offset: 1
      bit_width: 1
      description: Enable or disable device address matching using device address
        1.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA2
      bit_offset: 2
      bit_width: 1
      description: Enable or disable device address matching using device address
        2.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA3
      bit_offset: 3
      bit_width: 1
      description: Enable or disable device address matching using device address
        3.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA4
      bit_offset: 4
      bit_width: 1
      description: Enable or disable device address matching using device address
        4.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA5
      bit_offset: 5
      bit_width: 1
      description: Enable or disable device address matching using device address
        5.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA6
      bit_offset: 6
      bit_width: 1
      description: Enable or disable device address matching using device address
        6.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA7
      bit_offset: 7
      bit_width: 1
      description: Enable or disable device address matching using device address
        7.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TXADD0
      bit_offset: 8
      bit_width: 1
      description: TxAdd for device address 0.
    - !Field
      name: TXADD1
      bit_offset: 9
      bit_width: 1
      description: TxAdd for device address 1.
    - !Field
      name: TXADD2
      bit_offset: 10
      bit_width: 1
      description: TxAdd for device address 2.
    - !Field
      name: TXADD3
      bit_offset: 11
      bit_width: 1
      description: TxAdd for device address 3.
    - !Field
      name: TXADD4
      bit_offset: 12
      bit_width: 1
      description: TxAdd for device address 4.
    - !Field
      name: TXADD5
      bit_offset: 13
      bit_width: 1
      description: TxAdd for device address 5.
    - !Field
      name: TXADD6
      bit_offset: 14
      bit_width: 1
      description: TxAdd for device address 6.
    - !Field
      name: TXADD7
      bit_offset: 15
      bit_width: 1
      description: TxAdd for device address 7.
  - !Register
    name: OVERRIDE0
    addr: 0x724
    size_bits: 32
    description: Trim value override register 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRIDE0
      bit_offset: 0
      bit_width: 32
      description: Trim value override 0.
  - !Register
    name: OVERRIDE1
    addr: 0x728
    size_bits: 32
    description: Trim value override register 1.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRIDE1
      bit_offset: 0
      bit_width: 32
      description: Trim value override 1.
  - !Register
    name: OVERRIDE2
    addr: 0x72c
    size_bits: 32
    description: Trim value override register 2.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRIDE2
      bit_offset: 0
      bit_width: 32
      description: Trim value override 2.
  - !Register
    name: OVERRIDE3
    addr: 0x730
    size_bits: 32
    description: Trim value override register 3.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRIDE3
      bit_offset: 0
      bit_width: 32
      description: Trim value override 3.
  - !Register
    name: OVERRIDE4
    addr: 0x734
    size_bits: 32
    description: Trim value override register 4.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRIDE4
      bit_offset: 0
      bit_width: 28
      description: Trim value override 4.
    - !Field
      name: ENABLE
      bit_offset: 31
      bit_width: 1
      description: Enable or disable override of default trim values.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: DAB[0]
    addr: 0x600
    description: Device address base segment.
    fields: []
  - !Register
    name: DAB[1]
    addr: 0x604
    description: Device address base segment.
    fields: []
  - !Register
    name: DAB[2]
    addr: 0x608
    description: Device address base segment.
    fields: []
  - !Register
    name: DAB[3]
    addr: 0x60c
    description: Device address base segment.
    fields: []
  - !Register
    name: DAB[4]
    addr: 0x610
    description: Device address base segment.
    fields: []
  - !Register
    name: DAB[5]
    addr: 0x614
    description: Device address base segment.
    fields: []
  - !Register
    name: DAB[6]
    addr: 0x618
    description: Device address base segment.
    fields: []
  - !Register
    name: DAB[7]
    addr: 0x61c
    description: Device address base segment.
    fields: []
  - !Register
    name: DAP[0]
    addr: 0x620
    description: Device address prefix.
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix.
  - !Register
    name: DAP[1]
    addr: 0x624
    description: Device address prefix.
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix.
  - !Register
    name: DAP[2]
    addr: 0x628
    description: Device address prefix.
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix.
  - !Register
    name: DAP[3]
    addr: 0x62c
    description: Device address prefix.
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix.
  - !Register
    name: DAP[4]
    addr: 0x630
    description: Device address prefix.
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix.
  - !Register
    name: DAP[5]
    addr: 0x634
    description: Device address prefix.
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix.
  - !Register
    name: DAP[6]
    addr: 0x638
    description: Device address prefix.
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix.
  - !Register
    name: DAP[7]
    addr: 0x63c
    description: Device address prefix.
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix.
- !Module
  name: UART0
  description: Universal Asynchronous Receiver/Transmitter.
  base_addr: 0x40002000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_STARTRX
    addr: 0x0
    size_bits: 32
    description: Start UART receiver.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOPRX
    addr: 0x4
    size_bits: 32
    description: Stop UART receiver.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STARTTX
    addr: 0x8
    size_bits: 32
    description: Start UART transmitter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOPTX
    addr: 0xc
    size_bits: 32
    description: Stop UART transmitter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_SUSPEND
    addr: 0x1c
    size_bits: 32
    description: Suspend UART.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_CTS
    addr: 0x100
    size_bits: 32
    description: CTS activated.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_NCTS
    addr: 0x104
    size_bits: 32
    description: CTS deactivated.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_RXDRDY
    addr: 0x108
    size_bits: 32
    description: Data received in RXD.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_TXDRDY
    addr: 0x11c
    size_bits: 32
    description: Data sent from TXD.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ERROR
    addr: 0x124
    size_bits: 32
    description: Error detected.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_RXTO
    addr: 0x144
    size_bits: 32
    description: Receiver timeout.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for UART.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTS_STARTRX
      bit_offset: 3
      bit_width: 1
      description: Shortcut between CTS event and STARTRX task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: NCTS_STOPRX
      bit_offset: 4
      bit_width: 1
      description: Shortcut between NCTS event and STOPRX task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTS
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on CTS event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: NCTS
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on NCTS event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXDRDY
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on RXRDY event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TXDRDY
      bit_offset: 7
      bit_width: 1
      description: Enable interrupt on TXRDY event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Enable interrupt on ERROR event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXTO
      bit_offset: 17
      bit_width: 1
      description: Enable interrupt on RXTO event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTS
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on CTS event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: NCTS
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on NCTS event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXDRDY
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on RXRDY event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TXDRDY
      bit_offset: 7
      bit_width: 1
      description: Disable interrupt on TXRDY event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Disable interrupt on ERROR event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXTO
      bit_offset: 17
      bit_width: 1
      description: Disable interrupt on RXTO event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ERRORSRC
    addr: 0x480
    size_bits: 32
    description: Error source. Write error field to 1 to clear error.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRUN
      bit_offset: 0
      bit_width: 1
      description: A start bit is received while the previous data still lies in RXD.
        (Data loss).
      enum_values:
        0: NotPresent
        1: Clear
    - !Field
      name: PARITY
      bit_offset: 1
      bit_width: 1
      description: A character with bad parity is received. Only checked if HW parity
        control is enabled.
      enum_values:
        0: NotPresent
        1: Clear
    - !Field
      name: FRAMING
      bit_offset: 2
      bit_width: 1
      description: A valid stop bit is not detected on the serial data input after
        all bits in a character have been received.
      enum_values:
        0: NotPresent
        1: Clear
    - !Field
      name: BREAK
      bit_offset: 3
      bit_width: 1
      description: The serial data input is '0' for longer than the length of a data
        frame.
      enum_values:
        0: NotPresent
        1: Clear
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable UART and acquire IOs.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 3
      description: Enable or disable UART and acquire IOs.
      enum_values:
        0: Disabled
        4: Enabled
  - !Register
    name: PSELRTS
    addr: 0x508
    size_bits: 32
    description: Pin select for RTS.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELTXD
    addr: 0x50c
    size_bits: 32
    description: Pin select for TXD.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELCTS
    addr: 0x510
    size_bits: 32
    description: Pin select for CTS.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELRXD
    addr: 0x514
    size_bits: 32
    description: Pin select for RXD.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: RXD
    addr: 0x518
    size_bits: 32
    description: RXD register. On read action the buffer pointer is displaced. Once
      read the character is consumed. If read when no character available, the UART
      will stop working.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXD
      bit_offset: 0
      bit_width: 8
      description: RX data from previous transfer. Double buffered.
  - !Register
    name: TXD
    addr: 0x51c
    size_bits: 32
    description: TXD register.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXD
      bit_offset: 0
      bit_width: 8
      description: TX data for transfer.
  - !Register
    name: BAUDRATE
    addr: 0x524
    size_bits: 32
    description: UART Baudrate.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BAUDRATE
      bit_offset: 0
      bit_width: 32
      description: UART baudrate.
      enum_values:
        323584: Baud1200
        643072: Baud2400
        1290240: Baud4800
        2576384: Baud9600
        3866624: Baud14400
        5152768: Baud19200
        7729152: Baud28800
        8388608: Baud31250
        10309632: Baud38400
        15007744: Baud56000
        15462400: Baud57600
        20615168: Baud76800
        30924800: Baud115200
        61845504: Baud230400
        67108864: Baud250000
        123695104: Baud460800
        247386112: Baud921600
        268435456: Baud1M
  - !Register
    name: CONFIG
    addr: 0x56c
    size_bits: 32
    description: Configuration of parity and hardware flow control register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWFC
      bit_offset: 0
      bit_width: 1
      description: Hardware flow control.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: PARITY
      bit_offset: 1
      bit_width: 3
      description: Include parity bit.
      enum_values:
        0: Excluded
        7: Included
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: SPI0
  description: SPI master 0.
  base_addr: 0x40003000
  size: 0x1000
  registers:
  - !Register
    name: EVENTS_READY
    addr: 0x108
    size_bits: 32
    description: TXD byte sent and RXD byte received.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable SPI.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 3
      description: Enable or disable SPI.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PSELSCK
    addr: 0x508
    size_bits: 32
    description: Pin select for SCK.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELMOSI
    addr: 0x50c
    size_bits: 32
    description: Pin select for MOSI.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELMISO
    addr: 0x510
    size_bits: 32
    description: Pin select for MISO.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: RXD
    addr: 0x518
    size_bits: 32
    description: RX data.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXD
      bit_offset: 0
      bit_width: 8
      description: RX data from last transfer.
  - !Register
    name: TXD
    addr: 0x51c
    size_bits: 32
    description: TX data.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXD
      bit_offset: 0
      bit_width: 8
      description: TX data for next transfer.
  - !Register
    name: FREQUENCY
    addr: 0x524
    size_bits: 32
    description: SPI frequency
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: FREQUENCY
      bit_offset: 0
      bit_width: 32
      description: SPI data rate.
      enum_values:
        33554432: K125
        67108864: K250
        134217728: K500
        268435456: M1
        536870912: M2
        1073741824: M4
        2147483648: M8
  - !Register
    name: CONFIG
    addr: 0x554
    size_bits: 32
    description: Configuration register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ORDER
      bit_offset: 0
      bit_width: 1
      description: Bit order.
      enum_values:
        0: MsbFirst
        1: LsbFirst
    - !Field
      name: CPHA
      bit_offset: 1
      bit_width: 1
      description: Serial clock (SCK) phase.
      enum_values:
        0: Leading
        1: Trailing
    - !Field
      name: CPOL
      bit_offset: 2
      bit_width: 1
      description: Serial clock (SCK) polarity.
      enum_values:
        0: ActiveHigh
        1: ActiveLow
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: TWI0
  description: Two-wire interface master 0.
  base_addr: 0x40003000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_STARTRX
    addr: 0x0
    size_bits: 32
    description: Start 2-Wire master receive sequence.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STARTTX
    addr: 0x8
    size_bits: 32
    description: Start 2-Wire master transmit sequence.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x14
    size_bits: 32
    description: Stop 2-Wire transaction.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_SUSPEND
    addr: 0x1c
    size_bits: 32
    description: Suspend 2-Wire transaction.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_RESUME
    addr: 0x20
    size_bits: 32
    description: Resume 2-Wire transaction.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_STOPPED
    addr: 0x104
    size_bits: 32
    description: Two-wire stopped.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_RXDREADY
    addr: 0x108
    size_bits: 32
    description: Two-wire ready to deliver new RXD byte received.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_TXDSENT
    addr: 0x11c
    size_bits: 32
    description: Two-wire finished sending last TXD byte.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ERROR
    addr: 0x124
    size_bits: 32
    description: Two-wire error detected.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_BB
    addr: 0x138
    size_bits: 32
    description: Two-wire byte boundary.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_SUSPENDED
    addr: 0x148
    size_bits: 32
    description: Two-wire suspended.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for TWI.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BB_SUSPEND
      bit_offset: 0
      bit_width: 1
      description: Shortcut between BB event and the SUSPEND task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: BB_STOP
      bit_offset: 1
      bit_width: 1
      description: Shortcut between BB event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on STOPPED event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXDREADY
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TXDSENT
      bit_offset: 7
      bit_width: 1
      description: Enable interrupt on TXDSENT event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Enable interrupt on ERROR event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: BB
      bit_offset: 14
      bit_width: 1
      description: Enable interrupt on BB event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: SUSPENDED
      bit_offset: 18
      bit_width: 1
      description: Enable interrupt on SUSPENDED event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on STOPPED event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXDREADY
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on RXDREADY event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TXDSENT
      bit_offset: 7
      bit_width: 1
      description: Disable interrupt on TXDSENT event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Disable interrupt on ERROR event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: BB
      bit_offset: 14
      bit_width: 1
      description: Disable interrupt on BB event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: SUSPENDED
      bit_offset: 18
      bit_width: 1
      description: Disable interrupt on SUSPENDED event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ERRORSRC
    addr: 0x4c4
    size_bits: 32
    description: Two-wire error source. Write error field to 1 to clear error.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRUN
      bit_offset: 0
      bit_width: 1
      description: Byte received in RXD register before read of the last received
        byte (data loss).
      enum_values:
        0: NotPresent
        1: Clear
    - !Field
      name: ANACK
      bit_offset: 1
      bit_width: 1
      description: NACK received after sending the address.
      enum_values:
        0: NotPresent
        1: Clear
    - !Field
      name: DNACK
      bit_offset: 2
      bit_width: 1
      description: NACK received after sending a data byte.
      enum_values:
        0: NotPresent
        1: Clear
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable two-wire master.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 3
      description: Enable or disable W2M
      enum_values:
        0: Disabled
        5: Enabled
  - !Register
    name: PSELSCL
    addr: 0x508
    size_bits: 32
    description: Pin select for SCL.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELSDA
    addr: 0x50c
    size_bits: 32
    description: Pin select for SDA.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: RXD
    addr: 0x518
    size_bits: 32
    description: RX data register.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXD
      bit_offset: 0
      bit_width: 8
      description: RX data from last transfer.
  - !Register
    name: TXD
    addr: 0x51c
    size_bits: 32
    description: TX data register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXD
      bit_offset: 0
      bit_width: 8
      description: TX data for next transfer.
  - !Register
    name: FREQUENCY
    addr: 0x524
    size_bits: 32
    description: Two-wire frequency.
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: FREQUENCY
      bit_offset: 0
      bit_width: 32
      description: Two-wire master clock frequency.
      enum_values:
        26738688: K100
        67108864: K250
        107479040: K400
  - !Register
    name: ADDRESS
    addr: 0x588
    size_bits: 32
    description: Address used in the two-wire transfer.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 7
      description: Two-wire address.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: SPI1
  description: SPI master 1.
  base_addr: 0x40004000
  size: 0x1000
  registers:
  - !Register
    name: EVENTS_READY
    addr: 0x108
    size_bits: 32
    description: TXD byte sent and RXD byte received.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable SPI.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 3
      description: Enable or disable SPI.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PSELSCK
    addr: 0x508
    size_bits: 32
    description: Pin select for SCK.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELMOSI
    addr: 0x50c
    size_bits: 32
    description: Pin select for MOSI.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELMISO
    addr: 0x510
    size_bits: 32
    description: Pin select for MISO.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: RXD
    addr: 0x518
    size_bits: 32
    description: RX data.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXD
      bit_offset: 0
      bit_width: 8
      description: RX data from last transfer.
  - !Register
    name: TXD
    addr: 0x51c
    size_bits: 32
    description: TX data.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXD
      bit_offset: 0
      bit_width: 8
      description: TX data for next transfer.
  - !Register
    name: FREQUENCY
    addr: 0x524
    size_bits: 32
    description: SPI frequency
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: FREQUENCY
      bit_offset: 0
      bit_width: 32
      description: SPI data rate.
      enum_values:
        33554432: K125
        67108864: K250
        134217728: K500
        268435456: M1
        536870912: M2
        1073741824: M4
        2147483648: M8
  - !Register
    name: CONFIG
    addr: 0x554
    size_bits: 32
    description: Configuration register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ORDER
      bit_offset: 0
      bit_width: 1
      description: Bit order.
      enum_values:
        0: MsbFirst
        1: LsbFirst
    - !Field
      name: CPHA
      bit_offset: 1
      bit_width: 1
      description: Serial clock (SCK) phase.
      enum_values:
        0: Leading
        1: Trailing
    - !Field
      name: CPOL
      bit_offset: 2
      bit_width: 1
      description: Serial clock (SCK) polarity.
      enum_values:
        0: ActiveHigh
        1: ActiveLow
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: TWI1
  description: Two-wire interface master 1.
  base_addr: 0x40004000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_STARTRX
    addr: 0x0
    size_bits: 32
    description: Start 2-Wire master receive sequence.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STARTTX
    addr: 0x8
    size_bits: 32
    description: Start 2-Wire master transmit sequence.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x14
    size_bits: 32
    description: Stop 2-Wire transaction.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_SUSPEND
    addr: 0x1c
    size_bits: 32
    description: Suspend 2-Wire transaction.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_RESUME
    addr: 0x20
    size_bits: 32
    description: Resume 2-Wire transaction.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_STOPPED
    addr: 0x104
    size_bits: 32
    description: Two-wire stopped.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_RXDREADY
    addr: 0x108
    size_bits: 32
    description: Two-wire ready to deliver new RXD byte received.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_TXDSENT
    addr: 0x11c
    size_bits: 32
    description: Two-wire finished sending last TXD byte.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ERROR
    addr: 0x124
    size_bits: 32
    description: Two-wire error detected.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_BB
    addr: 0x138
    size_bits: 32
    description: Two-wire byte boundary.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_SUSPENDED
    addr: 0x148
    size_bits: 32
    description: Two-wire suspended.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for TWI.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BB_SUSPEND
      bit_offset: 0
      bit_width: 1
      description: Shortcut between BB event and the SUSPEND task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: BB_STOP
      bit_offset: 1
      bit_width: 1
      description: Shortcut between BB event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on STOPPED event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXDREADY
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TXDSENT
      bit_offset: 7
      bit_width: 1
      description: Enable interrupt on TXDSENT event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Enable interrupt on ERROR event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: BB
      bit_offset: 14
      bit_width: 1
      description: Enable interrupt on BB event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: SUSPENDED
      bit_offset: 18
      bit_width: 1
      description: Enable interrupt on SUSPENDED event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on STOPPED event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXDREADY
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on RXDREADY event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TXDSENT
      bit_offset: 7
      bit_width: 1
      description: Disable interrupt on TXDSENT event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Disable interrupt on ERROR event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: BB
      bit_offset: 14
      bit_width: 1
      description: Disable interrupt on BB event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: SUSPENDED
      bit_offset: 18
      bit_width: 1
      description: Disable interrupt on SUSPENDED event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ERRORSRC
    addr: 0x4c4
    size_bits: 32
    description: Two-wire error source. Write error field to 1 to clear error.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRUN
      bit_offset: 0
      bit_width: 1
      description: Byte received in RXD register before read of the last received
        byte (data loss).
      enum_values:
        0: NotPresent
        1: Clear
    - !Field
      name: ANACK
      bit_offset: 1
      bit_width: 1
      description: NACK received after sending the address.
      enum_values:
        0: NotPresent
        1: Clear
    - !Field
      name: DNACK
      bit_offset: 2
      bit_width: 1
      description: NACK received after sending a data byte.
      enum_values:
        0: NotPresent
        1: Clear
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable two-wire master.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 3
      description: Enable or disable W2M
      enum_values:
        0: Disabled
        5: Enabled
  - !Register
    name: PSELSCL
    addr: 0x508
    size_bits: 32
    description: Pin select for SCL.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELSDA
    addr: 0x50c
    size_bits: 32
    description: Pin select for SDA.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: RXD
    addr: 0x518
    size_bits: 32
    description: RX data register.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXD
      bit_offset: 0
      bit_width: 8
      description: RX data from last transfer.
  - !Register
    name: TXD
    addr: 0x51c
    size_bits: 32
    description: TX data register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXD
      bit_offset: 0
      bit_width: 8
      description: TX data for next transfer.
  - !Register
    name: FREQUENCY
    addr: 0x524
    size_bits: 32
    description: Two-wire frequency.
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: FREQUENCY
      bit_offset: 0
      bit_width: 32
      description: Two-wire master clock frequency.
      enum_values:
        26738688: K100
        67108864: K250
        107479040: K400
  - !Register
    name: ADDRESS
    addr: 0x588
    size_bits: 32
    description: Address used in the two-wire transfer.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 7
      description: Two-wire address.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: SPIS1
  description: SPI slave 1.
  base_addr: 0x40004000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_ACQUIRE
    addr: 0x24
    size_bits: 32
    description: Acquire SPI semaphore.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_RELEASE
    addr: 0x28
    size_bits: 32
    description: Release SPI semaphore.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_END
    addr: 0x104
    size_bits: 32
    description: Granted transaction completed.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ENDRX
    addr: 0x110
    size_bits: 32
    description: End of RXD buffer reached
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ACQUIRED
    addr: 0x128
    size_bits: 32
    description: Semaphore acquired.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for SPIS.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END_ACQUIRE
      bit_offset: 2
      bit_width: 1
      description: Shortcut between END event and the ACQUIRE task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on END event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ENDRX
      bit_offset: 4
      bit_width: 1
      description: enable interrupt on ENDRX event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ACQUIRED
      bit_offset: 10
      bit_width: 1
      description: Enable interrupt on ACQUIRED event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on END event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ENDRX
      bit_offset: 4
      bit_width: 1
      description: Disable interrupt on ENDRX event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ACQUIRED
      bit_offset: 10
      bit_width: 1
      description: Disable interrupt on ACQUIRED event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: SEMSTAT
    addr: 0x400
    size_bits: 32
    description: Semaphore status.
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: SEMSTAT
      bit_offset: 0
      bit_width: 2
      description: Semaphore status.
      enum_values:
        0: Free
        1: CPU
        2: SPIS
        3: CPUPending
  - !Register
    name: STATUS
    addr: 0x440
    size_bits: 32
    description: Status from last transaction.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERREAD
      bit_offset: 0
      bit_width: 1
      description: TX buffer overread detected, and prevented.
      enum_values:
        0: NotPresent
        1: Clear
    - !Field
      name: OVERFLOW
      bit_offset: 1
      bit_width: 1
      description: RX buffer overflow detected, and prevented.
      enum_values:
        0: NotPresent
        1: Clear
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable SPIS.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 3
      description: Enable or disable SPIS.
      enum_values:
        0: Disabled
        2: Enabled
  - !Register
    name: PSELSCK
    addr: 0x508
    size_bits: 32
    description: Pin select for SCK.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELMISO
    addr: 0x50c
    size_bits: 32
    description: Pin select for MISO.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELMOSI
    addr: 0x510
    size_bits: 32
    description: Pin select for MOSI.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELCSN
    addr: 0x514
    size_bits: 32
    description: Pin select for CSN.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: RXDPTR
    addr: 0x534
    size_bits: 32
    description: RX data pointer.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: MAXRX
    addr: 0x538
    size_bits: 32
    description: Maximum number of bytes in the receive buffer.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXRX
      bit_offset: 0
      bit_width: 8
      description: Maximum number of bytes in the receive buffer.
  - !Register
    name: AMOUNTRX
    addr: 0x53c
    size_bits: 32
    description: Number of bytes received in last granted transaction.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNTRX
      bit_offset: 0
      bit_width: 8
      description: Number of bytes received in last granted transaction.
  - !Register
    name: TXDPTR
    addr: 0x544
    size_bits: 32
    description: TX data pointer.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: MAXTX
    addr: 0x548
    size_bits: 32
    description: Maximum number of bytes in the transmit buffer.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXTX
      bit_offset: 0
      bit_width: 8
      description: Maximum number of bytes in the transmit buffer.
  - !Register
    name: AMOUNTTX
    addr: 0x54c
    size_bits: 32
    description: Number of bytes transmitted in last granted transaction.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNTTX
      bit_offset: 0
      bit_width: 8
      description: Number of bytes transmitted in last granted transaction.
  - !Register
    name: CONFIG
    addr: 0x554
    size_bits: 32
    description: Configuration register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ORDER
      bit_offset: 0
      bit_width: 1
      description: Bit order.
      enum_values:
        0: MsbFirst
        1: LsbFirst
    - !Field
      name: CPHA
      bit_offset: 1
      bit_width: 1
      description: Serial clock (SCK) phase.
      enum_values:
        0: Leading
        1: Trailing
    - !Field
      name: CPOL
      bit_offset: 2
      bit_width: 1
      description: Serial clock (SCK) polarity.
      enum_values:
        0: ActiveHigh
        1: ActiveLow
  - !Register
    name: DEF
    addr: 0x55c
    size_bits: 32
    description: Default character.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEF
      bit_offset: 0
      bit_width: 8
      description: Default character.
  - !Register
    name: ORC
    addr: 0x5c0
    size_bits: 32
    description: Over-read character.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ORC
      bit_offset: 0
      bit_width: 8
      description: Over-read character.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: GPIOTE
  description: GPIO tasks and events.
  base_addr: 0x40006000
  size: 0x1000
  registers:
  - !Register
    name: EVENTS_PORT
    addr: 0x17c
    size_bits: 32
    description: Event generated from multiple pins.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN0
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on IN[0] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN1
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on IN[1] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN2
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on IN[2] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN3
      bit_offset: 3
      bit_width: 1
      description: Enable interrupt on IN[3] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PORT
      bit_offset: 31
      bit_width: 1
      description: Enable interrupt on PORT event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN0
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on IN[0] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN1
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on IN[1] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN2
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on IN[2] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN3
      bit_offset: 3
      bit_width: 1
      description: Disable interrupt on IN[3] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: PORT
      bit_offset: 31
      bit_width: 1
      description: Disable interrupt on PORT event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: TASKS_OUT[0]
    addr: 0x0
    description: Tasks asssociated with GPIOTE channels.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_OUT[1]
    addr: 0x4
    description: Tasks asssociated with GPIOTE channels.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_OUT[2]
    addr: 0x8
    description: Tasks asssociated with GPIOTE channels.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_OUT[3]
    addr: 0xc
    description: Tasks asssociated with GPIOTE channels.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_IN[0]
    addr: 0x100
    description: Tasks asssociated with GPIOTE channels.
    fields: []
  - !Register
    name: EVENTS_IN[1]
    addr: 0x104
    description: Tasks asssociated with GPIOTE channels.
    fields: []
  - !Register
    name: EVENTS_IN[2]
    addr: 0x108
    description: Tasks asssociated with GPIOTE channels.
    fields: []
  - !Register
    name: EVENTS_IN[3]
    addr: 0x10c
    description: Tasks asssociated with GPIOTE channels.
    fields: []
  - !Register
    name: CONFIG[0]
    addr: 0x510
    description: Channel configuration registers.
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: Pin select.
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: Effects on output when in Task mode, or events on input that generates
        an event.
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: Initial value of the output when the GPIOTE channel is configured
        as a Task.
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[1]
    addr: 0x514
    description: Channel configuration registers.
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: Pin select.
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: Effects on output when in Task mode, or events on input that generates
        an event.
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: Initial value of the output when the GPIOTE channel is configured
        as a Task.
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[2]
    addr: 0x518
    description: Channel configuration registers.
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: Pin select.
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: Effects on output when in Task mode, or events on input that generates
        an event.
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: Initial value of the output when the GPIOTE channel is configured
        as a Task.
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[3]
    addr: 0x51c
    description: Channel configuration registers.
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: Pin select.
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: Effects on output when in Task mode, or events on input that generates
        an event.
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: Initial value of the output when the GPIOTE channel is configured
        as a Task.
      enum_values:
        0: Low
        1: High
- !Module
  name: ADC
  description: Analog to digital converter.
  base_addr: 0x40007000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start an ADC conversion.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop ADC.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_END
    addr: 0x100
    size_bits: 32
    description: ADC conversion complete.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on END event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on END event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: BUSY
    addr: 0x400
    size_bits: 32
    description: ADC busy register.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BUSY
      bit_offset: 0
      bit_width: 1
      description: ADC busy register.
      enum_values:
        0: Ready
        1: Busy
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: ADC enable.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 2
      description: ADC enable.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CONFIG
    addr: 0x504
    size_bits: 32
    description: ADC configuration register.
    read_allowed: true
    write_allowed: true
    reset_value: 0x18
    fields:
    - !Field
      name: RES
      bit_offset: 0
      bit_width: 2
      description: ADC resolution.
      enum_values:
        0: 8bit
        1: 9bit
        2: 10bit
    - !Field
      name: INPSEL
      bit_offset: 2
      bit_width: 3
      description: ADC input selection.
      enum_values:
        0: AnalogInputNoPrescaling
        1: AnalogInputTwoThirdsPrescaling
        2: AnalogInputOneThirdPrescaling
        5: SupplyTwoThirdsPrescaling
        6: SupplyOneThirdPrescaling
    - !Field
      name: REFSEL
      bit_offset: 5
      bit_width: 2
      description: ADC reference selection.
      enum_values:
        0: VBG
        1: External
        2: SupplyOneHalfPrescaling
        3: SupplyOneThirdPrescaling
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 8
      description: ADC analog pin selection.
      enum_values:
        0: Disabled
        1: AnalogInput0
        2: AnalogInput1
        4: AnalogInput2
        8: AnalogInput3
        16: AnalogInput4
        32: AnalogInput5
        64: AnalogInput6
        128: AnalogInput7
    - !Field
      name: EXTREFSEL
      bit_offset: 16
      bit_width: 2
      description: ADC external reference pin selection.
      enum_values:
        0: None
        1: AnalogReference0
        2: AnalogReference1
  - !Register
    name: RESULT
    addr: 0x508
    size_bits: 32
    description: Result of ADC conversion.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESULT
      bit_offset: 0
      bit_width: 10
      description: Result of ADC conversion.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: TIMER0
  description: Timer 0.
  base_addr: 0x40008000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start Timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop Timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_COUNT
    addr: 0x8
    size_bits: 32
    description: Increment Timer (In counter mode).
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CLEAR
    addr: 0xc
    size_bits: 32
    description: Clear timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_SHUTDOWN
    addr: 0x10
    size_bits: 32
    description: Shutdown timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for Timer.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Shortcut between CC[0] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_CLEAR
      bit_offset: 1
      bit_width: 1
      description: Shortcut between CC[1] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Shortcut between CC[2] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_CLEAR
      bit_offset: 3
      bit_width: 1
      description: Shortcut between CC[3] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0_STOP
      bit_offset: 8
      bit_width: 1
      description: Shortcut between CC[0] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_STOP
      bit_offset: 9
      bit_width: 1
      description: Shortcut between CC[1] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_STOP
      bit_offset: 10
      bit_width: 1
      description: Shortcut between CC[2] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_STOP
      bit_offset: 11
      bit_width: 1
      description: Shortcut between CC[3] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable interrupt on COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable interrupt on COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable interrupt on COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable interrupt on COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Disable interrupt on COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Disable interrupt on COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Disable interrupt on COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Disable interrupt on COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: MODE
    addr: 0x504
    size_bits: 32
    description: Timer Mode selection.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 1
      description: Select Normal or Counter mode.
      enum_values:
        1: Counter
        0: Timer
  - !Register
    name: BITMODE
    addr: 0x508
    size_bits: 32
    description: Sets timer behaviour.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITMODE
      bit_offset: 0
      bit_width: 2
      description: Sets timer behaviour ro be like the implementation of a timer with
        width as indicated.
      enum_values:
        0: 16Bit
        1: 08Bit
        2: 24Bit
        3: 32Bit
  - !Register
    name: PRESCALER
    addr: 0x510
    size_bits: 32
    description: 4-bit prescaler to source clock frequency (max value 9). Source clock
      frequency is divided by 2^SCALE.
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Timer PRESCALER value. Max value is 9.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: TASKS_CAPTURE[0]
    addr: 0x40
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAPTURE[1]
    addr: 0x44
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAPTURE[2]
    addr: 0x48
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAPTURE[3]
    addr: 0x4c
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: CC[0]
    addr: 0x540
    description: Capture/compare registers.
    fields: []
  - !Register
    name: CC[1]
    addr: 0x544
    description: Capture/compare registers.
    fields: []
  - !Register
    name: CC[2]
    addr: 0x548
    description: Capture/compare registers.
    fields: []
  - !Register
    name: CC[3]
    addr: 0x54c
    description: Capture/compare registers.
    fields: []
- !Module
  name: TIMER1
  description: Timer 1.
  base_addr: 0x40009000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start Timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop Timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_COUNT
    addr: 0x8
    size_bits: 32
    description: Increment Timer (In counter mode).
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CLEAR
    addr: 0xc
    size_bits: 32
    description: Clear timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_SHUTDOWN
    addr: 0x10
    size_bits: 32
    description: Shutdown timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for Timer.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Shortcut between CC[0] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_CLEAR
      bit_offset: 1
      bit_width: 1
      description: Shortcut between CC[1] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Shortcut between CC[2] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_CLEAR
      bit_offset: 3
      bit_width: 1
      description: Shortcut between CC[3] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0_STOP
      bit_offset: 8
      bit_width: 1
      description: Shortcut between CC[0] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_STOP
      bit_offset: 9
      bit_width: 1
      description: Shortcut between CC[1] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_STOP
      bit_offset: 10
      bit_width: 1
      description: Shortcut between CC[2] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_STOP
      bit_offset: 11
      bit_width: 1
      description: Shortcut between CC[3] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable interrupt on COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable interrupt on COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable interrupt on COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable interrupt on COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Disable interrupt on COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Disable interrupt on COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Disable interrupt on COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Disable interrupt on COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: MODE
    addr: 0x504
    size_bits: 32
    description: Timer Mode selection.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 1
      description: Select Normal or Counter mode.
      enum_values:
        1: Counter
        0: Timer
  - !Register
    name: BITMODE
    addr: 0x508
    size_bits: 32
    description: Sets timer behaviour.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITMODE
      bit_offset: 0
      bit_width: 2
      description: Sets timer behaviour ro be like the implementation of a timer with
        width as indicated.
      enum_values:
        0: 16Bit
        1: 08Bit
        2: 24Bit
        3: 32Bit
  - !Register
    name: PRESCALER
    addr: 0x510
    size_bits: 32
    description: 4-bit prescaler to source clock frequency (max value 9). Source clock
      frequency is divided by 2^SCALE.
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Timer PRESCALER value. Max value is 9.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: TASKS_CAPTURE[0]
    addr: 0x40
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAPTURE[1]
    addr: 0x44
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAPTURE[2]
    addr: 0x48
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAPTURE[3]
    addr: 0x4c
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: CC[0]
    addr: 0x540
    description: Capture/compare registers.
    fields: []
  - !Register
    name: CC[1]
    addr: 0x544
    description: Capture/compare registers.
    fields: []
  - !Register
    name: CC[2]
    addr: 0x548
    description: Capture/compare registers.
    fields: []
  - !Register
    name: CC[3]
    addr: 0x54c
    description: Capture/compare registers.
    fields: []
- !Module
  name: TIMER2
  description: Timer 2.
  base_addr: 0x4000a000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start Timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop Timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_COUNT
    addr: 0x8
    size_bits: 32
    description: Increment Timer (In counter mode).
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CLEAR
    addr: 0xc
    size_bits: 32
    description: Clear timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_SHUTDOWN
    addr: 0x10
    size_bits: 32
    description: Shutdown timer.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for Timer.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Shortcut between CC[0] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_CLEAR
      bit_offset: 1
      bit_width: 1
      description: Shortcut between CC[1] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Shortcut between CC[2] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_CLEAR
      bit_offset: 3
      bit_width: 1
      description: Shortcut between CC[3] event and the CLEAR task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0_STOP
      bit_offset: 8
      bit_width: 1
      description: Shortcut between CC[0] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_STOP
      bit_offset: 9
      bit_width: 1
      description: Shortcut between CC[1] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_STOP
      bit_offset: 10
      bit_width: 1
      description: Shortcut between CC[2] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_STOP
      bit_offset: 11
      bit_width: 1
      description: Shortcut between CC[3] event and the STOP task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable interrupt on COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable interrupt on COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable interrupt on COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable interrupt on COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Disable interrupt on COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Disable interrupt on COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Disable interrupt on COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Disable interrupt on COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: MODE
    addr: 0x504
    size_bits: 32
    description: Timer Mode selection.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 1
      description: Select Normal or Counter mode.
      enum_values:
        1: Counter
        0: Timer
  - !Register
    name: BITMODE
    addr: 0x508
    size_bits: 32
    description: Sets timer behaviour.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITMODE
      bit_offset: 0
      bit_width: 2
      description: Sets timer behaviour ro be like the implementation of a timer with
        width as indicated.
      enum_values:
        0: 16Bit
        1: 08Bit
        2: 24Bit
        3: 32Bit
  - !Register
    name: PRESCALER
    addr: 0x510
    size_bits: 32
    description: 4-bit prescaler to source clock frequency (max value 9). Source clock
      frequency is divided by 2^SCALE.
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Timer PRESCALER value. Max value is 9.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: TASKS_CAPTURE[0]
    addr: 0x40
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAPTURE[1]
    addr: 0x44
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAPTURE[2]
    addr: 0x48
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CAPTURE[3]
    addr: 0x4c
    description: Capture Timer value to CC[n] registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: CC[0]
    addr: 0x540
    description: Capture/compare registers.
    fields: []
  - !Register
    name: CC[1]
    addr: 0x544
    description: Capture/compare registers.
    fields: []
  - !Register
    name: CC[2]
    addr: 0x548
    description: Capture/compare registers.
    fields: []
  - !Register
    name: CC[3]
    addr: 0x54c
    description: Capture/compare registers.
    fields: []
- !Module
  name: RTC0
  description: Real time counter 0.
  base_addr: 0x4000b000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start RTC Counter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop RTC Counter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CLEAR
    addr: 0x8
    size_bits: 32
    description: Clear RTC Counter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_TRIGOVRFLW
    addr: 0xc
    size_bits: 32
    description: Set COUNTER to 0xFFFFFFF0.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_TICK
    addr: 0x100
    size_bits: 32
    description: Event on COUNTER increment.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_OVRFLW
    addr: 0x104
    size_bits: 32
    description: Event on COUNTER overflow.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on TICK event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on OVRFLW event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable interrupt on COMPARE[0] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable interrupt on COMPARE[1] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable interrupt on COMPARE[2] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable interrupt on COMPARE[3] event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on TICK event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on OVRFLW event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Disable interrupt on COMPARE[0] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Disable interrupt on COMPARE[1] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Disable interrupt on COMPARE[2] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Disable interrupt on COMPARE[3] event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: EVTEN
    addr: 0x340
    size_bits: 32
    description: Configures event enable routing to PPI for each RTC event.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: TICK event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: OVRFLW event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: COMPARE[0] event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: COMPARE[1] event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: COMPARE[2] event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: COMPARE[3] event enable.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVTENSET
    addr: 0x344
    size_bits: 32
    description: Enable events routing to PPI. The reading of this register gives
      the value of EVTEN.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Enable routing to PPI of TICK event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Enable routing to PPI of OVRFLW event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable routing to PPI of COMPARE[0] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable routing to PPI of COMPARE[1] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable routing to PPI of COMPARE[2] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable routing to PPI of COMPARE[3] event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: EVTENCLR
    addr: 0x348
    size_bits: 32
    description: Disable events routing to PPI. The reading of this register gives
      the value of EVTEN.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Disable routing to PPI of TICK event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Disable routing to PPI of OVRFLW event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Disable routing to PPI of COMPARE[0] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Disable routing to PPI of COMPARE[1] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Disable routing to PPI of COMPARE[2] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Disable routing to PPI of COMPARE[3] event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: COUNTER
    addr: 0x504
    size_bits: 32
    description: Current COUNTER value.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 24
      description: Counter value.
  - !Register
    name: PRESCALER
    addr: 0x508
    size_bits: 32
    description: 12-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must
      be written when RTC is STOPed.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 12
      description: RTC PRESCALER value.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: CC[0]
    addr: 0x540
    description: Capture/compare registers.
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value.
  - !Register
    name: CC[1]
    addr: 0x544
    description: Capture/compare registers.
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value.
  - !Register
    name: CC[2]
    addr: 0x548
    description: Capture/compare registers.
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value.
  - !Register
    name: CC[3]
    addr: 0x54c
    description: Capture/compare registers.
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value.
- !Module
  name: TEMP
  description: Temperature Sensor.
  base_addr: 0x4000c000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start temperature measurement.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop temperature measurement.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_DATARDY
    addr: 0x100
    size_bits: 32
    description: Temperature measurement complete, data ready event.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATARDY
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on DATARDY event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATARDY
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on DATARDY event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: TEMP
    addr: 0x508
    size_bits: 32
    description: Die temperature in degC, 2's complement format, 0.25 degC pecision.
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: RNG
  description: Random Number Generator.
  base_addr: 0x4000d000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start the random number generator.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop the random number generator.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_VALRDY
    addr: 0x100
    size_bits: 32
    description: New random number generated and written to VALUE register.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for the RNG.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALRDY_STOP
      bit_offset: 0
      bit_width: 1
      description: Shortcut between VALRDY event and STOP task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALRDY
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on VALRDY event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALRDY
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on VALRDY event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: CONFIG
    addr: 0x504
    size_bits: 32
    description: Configuration register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DERCEN
      bit_offset: 0
      bit_width: 1
      description: Digital error correction enable.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: VALUE
    addr: 0x508
    size_bits: 32
    description: RNG random number.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 8
      description: Generated random number.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: ECB
  description: AES ECB Mode Encryption.
  base_addr: 0x4000e000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_STARTECB
    addr: 0x0
    size_bits: 32
    description: Start ECB block encrypt. If a crypto operation is running, this will
      not initiate a new encryption and the ERRORECB event will be triggered.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOPECB
    addr: 0x4
    size_bits: 32
    description: Stop current ECB encryption. If a crypto operation is running, this
      will will trigger the ERRORECB event.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ENDECB
    addr: 0x100
    size_bits: 32
    description: ECB block encrypt complete.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ERRORECB
    addr: 0x104
    size_bits: 32
    description: ECB block encrypt aborted due to a STOPECB task or due to an error.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDECB
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on ENDECB event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERRORECB
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on ERRORECB event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDECB
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on ENDECB event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERRORECB
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on ERRORECB event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ECBDATAPTR
    addr: 0x504
    size_bits: 32
    description: ECB block encrypt memory pointer.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: AAR
  description: Accelerated Address Resolver.
  base_addr: 0x4000f000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start resolving addresses based on IRKs specified in the IRK data
      structure.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x8
    size_bits: 32
    description: Stop resolving addresses.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_END
    addr: 0x100
    size_bits: 32
    description: Address resolution procedure completed.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_RESOLVED
    addr: 0x104
    size_bits: 32
    description: Address resolved.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_NOTRESOLVED
    addr: 0x108
    size_bits: 32
    description: Address not resolved.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on END event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RESOLVED
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on RESOLVED event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: NOTRESOLVED
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on NOTRESOLVED event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on ENDKSGEN event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RESOLVED
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on RESOLVED event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: NOTRESOLVED
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on NOTRESOLVED event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: STATUS
    addr: 0x400
    size_bits: 32
    description: Resolution status.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 4
      description: The IRK used last time an address was resolved.
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable AAR.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 2
      description: Enable AAR.
      enum_values:
        0: Disabled
        3: Enabled
  - !Register
    name: NIRK
    addr: 0x504
    size_bits: 32
    description: Number of Identity root Keys in the IRK data structure.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: NIRK
      bit_offset: 0
      bit_width: 5
      description: Number of Identity root Keys in the IRK data structure.
  - !Register
    name: IRKPTR
    addr: 0x508
    size_bits: 32
    description: Pointer to the IRK data structure.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: ADDRPTR
    addr: 0x510
    size_bits: 32
    description: Pointer to the resolvable address (6 bytes).
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SCRATCHPTR
    addr: 0x514
    size_bits: 32
    description: Pointer to a scratch data area used for temporary storage during
      resolution. A minimum of 3 bytes must be reserved.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: CCM
  description: AES CCM Mode Encryption.
  base_addr: 0x4000f000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_KSGEN
    addr: 0x0
    size_bits: 32
    description: Start generation of key-stream. This operation will stop by itself
      when completed.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CRYPT
    addr: 0x4
    size_bits: 32
    description: Start encrypt/decrypt. This operation will stop by itself when completed.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x8
    size_bits: 32
    description: Stop encrypt/decrypt.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ENDKSGEN
    addr: 0x100
    size_bits: 32
    description: Keystream generation completed.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ENDCRYPT
    addr: 0x104
    size_bits: 32
    description: Encrypt/decrypt completed.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ERROR
    addr: 0x108
    size_bits: 32
    description: Error happened.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for the CCM.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDKSGEN_CRYPT
      bit_offset: 0
      bit_width: 1
      description: Shortcut between ENDKSGEN event and CRYPT task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDKSGEN
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on ENDKSGEN event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ENDCRYPT
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on ENDCRYPT event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERROR
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on ERROR event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDKSGEN
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on ENDKSGEN event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ENDCRYPT
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on ENDCRYPT event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERROR
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on ERROR event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: MICSTATUS
    addr: 0x400
    size_bits: 32
    description: CCM RX MIC check result.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MICSTATUS
      bit_offset: 0
      bit_width: 1
      description: Result of the MIC check performed during the previous CCM RX STARTCRYPT
      enum_values:
        0: CheckFailed
        1: CheckPassed
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: CCM enable.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 2
      description: CCM enable.
      enum_values:
        0: Disabled
        2: Enabled
  - !Register
    name: MODE
    addr: 0x504
    size_bits: 32
    description: Operation mode.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 1
      description: CCM mode operation.
      enum_values:
        0: Encryption
        1: Decryption
  - !Register
    name: CNFPTR
    addr: 0x508
    size_bits: 32
    description: Pointer to a data structure holding AES key and NONCE vector.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INPTR
    addr: 0x50c
    size_bits: 32
    description: Pointer to the input packet.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: OUTPTR
    addr: 0x510
    size_bits: 32
    description: Pointer to the output packet.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SCRATCHPTR
    addr: 0x514
    size_bits: 32
    description: Pointer to a scratch data area used for temporary storage during
      resolution. A minimum of 43 bytes must be reserved.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: WDT
  description: Watchdog Timer.
  base_addr: 0x40010000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start the watchdog.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_TIMEOUT
    addr: 0x100
    size_bits: 32
    description: Watchdog timeout.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on TIMEOUT event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on TIMEOUT event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: RUNSTATUS
    addr: 0x400
    size_bits: 32
    description: Watchdog running status.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RUNSTATUS
      bit_offset: 0
      bit_width: 1
      description: Watchdog running status.
      enum_values:
        0: NotRunning
        1: Running
  - !Register
    name: REQSTATUS
    addr: 0x404
    size_bits: 32
    description: Request status.
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: RR0
      bit_offset: 0
      bit_width: 1
      description: Request status for RR[0].
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR1
      bit_offset: 1
      bit_width: 1
      description: Request status for RR[1].
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR2
      bit_offset: 2
      bit_width: 1
      description: Request status for RR[2].
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR3
      bit_offset: 3
      bit_width: 1
      description: Request status for RR[3].
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR4
      bit_offset: 4
      bit_width: 1
      description: Request status for RR[4].
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR5
      bit_offset: 5
      bit_width: 1
      description: Request status for RR[5].
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR6
      bit_offset: 6
      bit_width: 1
      description: Request status for RR[6].
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR7
      bit_offset: 7
      bit_width: 1
      description: Request status for RR[7].
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
  - !Register
    name: CRV
    addr: 0x504
    size_bits: 32
    description: Counter reload value in number of 32kiHz clock cycles.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: RREN
    addr: 0x508
    size_bits: 32
    description: Reload request enable.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RR0
      bit_offset: 0
      bit_width: 1
      description: Enable or disable RR[0] register.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR1
      bit_offset: 1
      bit_width: 1
      description: Enable or disable RR[1] register.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR2
      bit_offset: 2
      bit_width: 1
      description: Enable or disable RR[2] register.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR3
      bit_offset: 3
      bit_width: 1
      description: Enable or disable RR[3] register.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR4
      bit_offset: 4
      bit_width: 1
      description: Enable or disable RR[4] register.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR5
      bit_offset: 5
      bit_width: 1
      description: Enable or disable RR[5] register.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR6
      bit_offset: 6
      bit_width: 1
      description: Enable or disable RR[6] register.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR7
      bit_offset: 7
      bit_width: 1
      description: Enable or disable RR[7] register.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CONFIG
    addr: 0x50c
    size_bits: 32
    description: Configuration register.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SLEEP
      bit_offset: 0
      bit_width: 1
      description: Configure the watchdog to pause or not while the CPU is sleeping.
      enum_values:
        0: Pause
        1: Run
    - !Field
      name: HALT
      bit_offset: 3
      bit_width: 1
      description: Configure the watchdog to pause or not while the CPU is halted
        by the debugger.
      enum_values:
        0: Pause
        1: Run
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: RR[0]
    addr: 0x600
    description: Reload requests registers.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload register.
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[1]
    addr: 0x604
    description: Reload requests registers.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload register.
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[2]
    addr: 0x608
    description: Reload requests registers.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload register.
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[3]
    addr: 0x60c
    description: Reload requests registers.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload register.
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[4]
    addr: 0x610
    description: Reload requests registers.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload register.
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[5]
    addr: 0x614
    description: Reload requests registers.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload register.
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[6]
    addr: 0x618
    description: Reload requests registers.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload register.
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[7]
    addr: 0x61c
    description: Reload requests registers.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload register.
      enum_values:
        1850885685: Reload
- !Module
  name: RTC1
  description: Real time counter 1.
  base_addr: 0x40011000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start RTC Counter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop RTC Counter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CLEAR
    addr: 0x8
    size_bits: 32
    description: Clear RTC Counter.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_TRIGOVRFLW
    addr: 0xc
    size_bits: 32
    description: Set COUNTER to 0xFFFFFFF0.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_TICK
    addr: 0x100
    size_bits: 32
    description: Event on COUNTER increment.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_OVRFLW
    addr: 0x104
    size_bits: 32
    description: Event on COUNTER overflow.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on TICK event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on OVRFLW event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable interrupt on COMPARE[0] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable interrupt on COMPARE[1] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable interrupt on COMPARE[2] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable interrupt on COMPARE[3] event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on TICK event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on OVRFLW event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Disable interrupt on COMPARE[0] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Disable interrupt on COMPARE[1] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Disable interrupt on COMPARE[2] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Disable interrupt on COMPARE[3] event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: EVTEN
    addr: 0x340
    size_bits: 32
    description: Configures event enable routing to PPI for each RTC event.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: TICK event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: OVRFLW event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: COMPARE[0] event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: COMPARE[1] event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: COMPARE[2] event enable.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: COMPARE[3] event enable.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVTENSET
    addr: 0x344
    size_bits: 32
    description: Enable events routing to PPI. The reading of this register gives
      the value of EVTEN.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Enable routing to PPI of TICK event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Enable routing to PPI of OVRFLW event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable routing to PPI of COMPARE[0] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable routing to PPI of COMPARE[1] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable routing to PPI of COMPARE[2] event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable routing to PPI of COMPARE[3] event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: EVTENCLR
    addr: 0x348
    size_bits: 32
    description: Disable events routing to PPI. The reading of this register gives
      the value of EVTEN.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Disable routing to PPI of TICK event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Disable routing to PPI of OVRFLW event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Disable routing to PPI of COMPARE[0] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Disable routing to PPI of COMPARE[1] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Disable routing to PPI of COMPARE[2] event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Disable routing to PPI of COMPARE[3] event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: COUNTER
    addr: 0x504
    size_bits: 32
    description: Current COUNTER value.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 24
      description: Counter value.
  - !Register
    name: PRESCALER
    addr: 0x508
    size_bits: 32
    description: 12-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must
      be written when RTC is STOPed.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 12
      description: RTC PRESCALER value.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: Compare event on CC[n] match.
    fields: []
  - !Register
    name: CC[0]
    addr: 0x540
    description: Capture/compare registers.
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value.
  - !Register
    name: CC[1]
    addr: 0x544
    description: Capture/compare registers.
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value.
  - !Register
    name: CC[2]
    addr: 0x548
    description: Capture/compare registers.
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value.
  - !Register
    name: CC[3]
    addr: 0x54c
    description: Capture/compare registers.
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value.
- !Module
  name: QDEC
  description: Rotary decoder.
  base_addr: 0x40012000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start the quadrature decoder.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop the quadrature decoder.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_READCLRACC
    addr: 0x8
    size_bits: 32
    description: Transfers the content from ACC registers to ACCREAD registers, and
      clears the ACC registers.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_SAMPLERDY
    addr: 0x100
    size_bits: 32
    description: A new sample is written to the sample register.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_REPORTRDY
    addr: 0x104
    size_bits: 32
    description: REPORTPER number of samples accumulated in ACC register, and ACC
      register different than zero.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_ACCOF
    addr: 0x108
    size_bits: 32
    description: ACC or ACCDBL register overflow.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for the QDEC.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPORTRDY_READCLRACC
      bit_offset: 0
      bit_width: 1
      description: Shortcut between REPORTRDY event and READCLRACC task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: SAMPLERDY_STOP
      bit_offset: 1
      bit_width: 1
      description: Shortcut between SAMPLERDY event and STOP task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAMPLERDY
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on SAMPLERDY event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: REPORTRDY
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on REPORTRDY event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ACCOF
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on ACCOF event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAMPLERDY
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on SAMPLERDY event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: REPORTRDY
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on REPORTRDY event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ACCOF
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on ACCOF event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable the QDEC.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Enable or disable QDEC.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: LEDPOL
    addr: 0x504
    size_bits: 32
    description: LED output pin polarity.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LEDPOL
      bit_offset: 0
      bit_width: 1
      description: LED output pin polarity.
      enum_values:
        0: ActiveLow
        1: ActiveHigh
  - !Register
    name: SAMPLEPER
    addr: 0x508
    size_bits: 32
    description: Sample period.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAMPLEPER
      bit_offset: 0
      bit_width: 3
      description: Sample period.
      enum_values:
        0: 128us
        1: 256us
        2: 512us
        3: 1024us
        4: 2048us
        5: 4096us
        6: 8192us
        7: 16384us
  - !Register
    name: SAMPLE
    addr: 0x50c
    size_bits: 32
    description: Motion sample value.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SAMPLE
      bit_offset: 0
      bit_width: 32
      description: Last sample taken in compliment to 2.
  - !Register
    name: REPORTPER
    addr: 0x510
    size_bits: 32
    description: Number of samples to generate an EVENT_REPORTRDY.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPORTPER
      bit_offset: 0
      bit_width: 3
      description: Number of samples to generate an EVENT_REPORTRDY.
      enum_values:
        0: 10Smpl
        1: 40Smpl
        2: 80Smpl
        3: 120Smpl
        4: 160Smpl
        5: 200Smpl
        6: 240Smpl
        7: 280Smpl
  - !Register
    name: ACC
    addr: 0x514
    size_bits: 32
    description: Accumulated valid transitions register.
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: ACCREAD
    addr: 0x518
    size_bits: 32
    description: Snapshot of ACC register. Value generated by the TASKS_READCLEACC
      task.
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: PSELLED
    addr: 0x51c
    size_bits: 32
    description: Pin select for LED output.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELA
    addr: 0x520
    size_bits: 32
    description: Pin select for phase A input.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PSELB
    addr: 0x524
    size_bits: 32
    description: Pin select for phase B input.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: DBFEN
    addr: 0x528
    size_bits: 32
    description: Enable debouncer input filters.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBFEN
      bit_offset: 0
      bit_width: 1
      description: Enable debounce input filters.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: LEDPRE
    addr: 0x540
    size_bits: 32
    description: Time LED is switched ON before the sample.
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: LEDPRE
      bit_offset: 0
      bit_width: 9
      description: Period in us the LED in switched on prior to sampling.
  - !Register
    name: ACCDBL
    addr: 0x544
    size_bits: 32
    description: Accumulated double (error) transitions register.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACCDBL
      bit_offset: 0
      bit_width: 4
      description: Accumulated double (error) transitions.
  - !Register
    name: ACCDBLREAD
    addr: 0x548
    size_bits: 32
    description: Snapshot of ACCDBL register. Value generated by the TASKS_READCLEACC
      task.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACCDBLREAD
      bit_offset: 0
      bit_width: 4
      description: Snapshot of accumulated double (error) transitions.
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: LPCOMP
  description: Low power comparator.
  base_addr: 0x40013000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start the comparator.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop the comparator.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_SAMPLE
    addr: 0x8
    size_bits: 32
    description: Sample comparator value.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_READY
    addr: 0x100
    size_bits: 32
    description: LPCOMP is ready and output is valid.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_DOWN
    addr: 0x104
    size_bits: 32
    description: Input voltage crossed the threshold going down.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_UP
    addr: 0x108
    size_bits: 32
    description: Input voltage crossed the threshold going up.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: EVENTS_CROSS
    addr: 0x10c
    size_bits: 32
    description: Input voltage crossed the threshold in any direction.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts for the LPCOMP.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY_SAMPLE
      bit_offset: 0
      bit_width: 1
      description: Shortcut between READY event and SAMPLE task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: READY_STOP
      bit_offset: 1
      bit_width: 1
      description: Shortcut between RADY event and STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: DOWN_STOP
      bit_offset: 2
      bit_width: 1
      description: Shortcut between DOWN event and STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: UP_STOP
      bit_offset: 3
      bit_width: 1
      description: Shortcut between UP event and STOP task.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CROSS_STOP
      bit_offset: 4
      bit_width: 1
      description: Shortcut between CROSS event and STOP task.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Interrupt enable set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 0
      bit_width: 1
      description: Enable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: DOWN
      bit_offset: 1
      bit_width: 1
      description: Enable interrupt on DOWN event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: UP
      bit_offset: 2
      bit_width: 1
      description: Enable interrupt on UP event.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CROSS
      bit_offset: 3
      bit_width: 1
      description: Enable interrupt on CROSS event.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Interrupt enable clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 0
      bit_width: 1
      description: Disable interrupt on READY event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: DOWN
      bit_offset: 1
      bit_width: 1
      description: Disable interrupt on DOWN event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: UP
      bit_offset: 2
      bit_width: 1
      description: Disable interrupt on UP event.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CROSS
      bit_offset: 3
      bit_width: 1
      description: Disable interrupt on CROSS event.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: RESULT
    addr: 0x400
    size_bits: 32
    description: Result of last compare.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RESULT
      bit_offset: 0
      bit_width: 1
      description: Result of last compare. Decision point SAMPLE task.
      enum_values:
        0: Below
        1: Above
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable the LPCOMP.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 2
      description: Enable or disable LPCOMP.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PSEL
    addr: 0x504
    size_bits: 32
    description: Input pin select.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSEL
      bit_offset: 0
      bit_width: 3
      description: Analog input pin select.
      enum_values:
        0: AnalogInput0
        1: AnalogInput1
        2: AnalogInput2
        3: AnalogInput3
        4: AnalogInput4
        5: AnalogInput5
        6: AnalogInput6
        7: AnalogInput7
  - !Register
    name: REFSEL
    addr: 0x508
    size_bits: 32
    description: Reference select.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REFSEL
      bit_offset: 0
      bit_width: 3
      description: Reference select.
      enum_values:
        0: SupplyOneEighthPrescaling
        1: SupplyTwoEighthsPrescaling
        2: SupplyThreeEighthsPrescaling
        3: SupplyFourEighthsPrescaling
        4: SupplyFiveEighthsPrescaling
        5: SupplySixEighthsPrescaling
        6: SupplySevenEighthsPrescaling
        7: ARef
  - !Register
    name: EXTREFSEL
    addr: 0x50c
    size_bits: 32
    description: External reference select.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXTREFSEL
      bit_offset: 0
      bit_width: 1
      description: External analog reference pin selection.
      enum_values:
        0: AnalogReference0
        1: AnalogReference1
  - !Register
    name: ANADETECT
    addr: 0x520
    size_bits: 32
    description: Analog detect configuration.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ANADETECT
      bit_offset: 0
      bit_width: 2
      description: Analog detect configuration.
      enum_values:
        0: Cross
        1: Up
        2: Down
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: SWI
  description: SW Interrupts.
  base_addr: 0x40014000
  size: 0x6000
  registers:
  - !Register
    name: UNUSED
    addr: 0x0
    size_bits: 32
    description: Unused.
    read_allowed: true
    write_allowed: false
    fields: []
- !Module
  name: NVMC
  description: Non Volatile Memory Controller.
  base_addr: 0x4001e000
  size: 0x1000
  registers:
  - !Register
    name: READY
    addr: 0x400
    size_bits: 32
    description: Ready flag.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: READY
      bit_offset: 0
      bit_width: 1
      description: NVMC ready.
      enum_values:
        0: Busy
        1: Ready
  - !Register
    name: CONFIG
    addr: 0x504
    size_bits: 32
    description: Configuration register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WEN
      bit_offset: 0
      bit_width: 2
      description: Program write enable.
      enum_values:
        0: Ren
        1: Wen
        2: Een
  - !Register
    name: ERASEPAGE
    addr: 0x508
    size_bits: 32
    description: Register for erasing a non-protected non-volatile memory page.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: ERASEPCR1
    addr: 0x508
    size_bits: 32
    description: Register for erasing a non-protected non-volatile memory page.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: ERASEALL
    addr: 0x50c
    size_bits: 32
    description: Register for erasing all non-volatile user memory.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERASEALL
      bit_offset: 0
      bit_width: 1
      description: Starts the erasing of all user NVM (code region 0/1 and UICR registers).
      enum_values:
        0: NoOperation
        1: Erase
  - !Register
    name: ERASEPCR0
    addr: 0x510
    size_bits: 32
    description: Register for erasing a protected non-volatile memory page.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: ERASEUICR
    addr: 0x514
    size_bits: 32
    description: Register for start erasing User Information Congfiguration Registers.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERASEUICR
      bit_offset: 0
      bit_width: 1
      description: It can only be used when all contents of code region 1 are erased.
      enum_values:
        0: NoOperation
        1: Erase
- !Module
  name: PPI
  description: PPI controller.
  base_addr: 0x4001f000
  size: 0x1000
  registers:
  - !Register
    name: CHEN
    addr: 0x500
    size_bits: 32
    description: Channel enable.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Enable PPI channel 0.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Enable PPI channel 1.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Enable PPI channel 2.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Enable PPI channel 3.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Enable PPI channel 4.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Enable PPI channel 5.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Enable PPI channel 6.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Enable PPI channel 7.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Enable PPI channel 8.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Enable PPI channel 9.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Enable PPI channel 10.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Enable PPI channel 11.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Enable PPI channel 12.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Enable PPI channel 13.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Enable PPI channel 14.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Enable PPI channel 15.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH20
      bit_offset: 20
      bit_width: 1
      description: Enable PPI channel 20.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH21
      bit_offset: 21
      bit_width: 1
      description: Enable PPI channel 21.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH22
      bit_offset: 22
      bit_width: 1
      description: Enable PPI channel 22.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH23
      bit_offset: 23
      bit_width: 1
      description: Enable PPI channel 23.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH24
      bit_offset: 24
      bit_width: 1
      description: Enable PPI channel 24.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH25
      bit_offset: 25
      bit_width: 1
      description: Enable PPI channel 25.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH26
      bit_offset: 26
      bit_width: 1
      description: Enable PPI channel 26.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH27
      bit_offset: 27
      bit_width: 1
      description: Enable PPI channel 27.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH28
      bit_offset: 28
      bit_width: 1
      description: Enable PPI channel 28.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH29
      bit_offset: 29
      bit_width: 1
      description: Enable PPI channel 29.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH30
      bit_offset: 30
      bit_width: 1
      description: Enable PPI channel 30.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH31
      bit_offset: 31
      bit_width: 1
      description: Enable PPI channel 31.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CHENSET
    addr: 0x504
    size_bits: 32
    description: Channel enable set.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Enable PPI channel 0.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Enable PPI channel 1.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Enable PPI channel 2.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Enable PPI channel 3.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Enable PPI channel 4.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Enable PPI channel 5.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Enable PPI channel 6.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Enable PPI channel 7.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Enable PPI channel 8.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Enable PPI channel 9.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Enable PPI channel 10.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Enable PPI channel 11.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Enable PPI channel 12.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Enable PPI channel 13.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Enable PPI channel 14.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Enable PPI channel 15.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH20
      bit_offset: 20
      bit_width: 1
      description: Enable PPI channel 20.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH21
      bit_offset: 21
      bit_width: 1
      description: Enable PPI channel 21.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH22
      bit_offset: 22
      bit_width: 1
      description: Enable PPI channel 22.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH23
      bit_offset: 23
      bit_width: 1
      description: Enable PPI channel 23.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH24
      bit_offset: 24
      bit_width: 1
      description: Enable PPI channel 24.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH25
      bit_offset: 25
      bit_width: 1
      description: Enable PPI channel 25.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH26
      bit_offset: 26
      bit_width: 1
      description: Enable PPI channel 26.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH27
      bit_offset: 27
      bit_width: 1
      description: Enable PPI channel 27.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH28
      bit_offset: 28
      bit_width: 1
      description: Enable PPI channel 28.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH29
      bit_offset: 29
      bit_width: 1
      description: Enable PPI channel 29.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH30
      bit_offset: 30
      bit_width: 1
      description: Enable PPI channel 30.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH31
      bit_offset: 31
      bit_width: 1
      description: Enable PPI channel 31.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: CHENCLR
    addr: 0x508
    size_bits: 32
    description: Channel enable clear.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Disable PPI channel 0.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Disable PPI channel 1.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Disable PPI channel 2.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Disable PPI channel 3.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Disable PPI channel 4.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Disable PPI channel 5.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Disable PPI channel 6.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Disable PPI channel 7.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Disable PPI channel 8.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Disable PPI channel 9.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Disable PPI channel 10.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Disable PPI channel 11.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Disable PPI channel 12.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Disable PPI channel 13.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Disable PPI channel 14.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Disable PPI channel 15.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH20
      bit_offset: 20
      bit_width: 1
      description: Disable PPI channel 20.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH21
      bit_offset: 21
      bit_width: 1
      description: Disable PPI channel 21.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH22
      bit_offset: 22
      bit_width: 1
      description: Disable PPI channel 22.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH23
      bit_offset: 23
      bit_width: 1
      description: Disable PPI channel 23.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH24
      bit_offset: 24
      bit_width: 1
      description: Disable PPI channel 24.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH25
      bit_offset: 25
      bit_width: 1
      description: Disable PPI channel 25.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH26
      bit_offset: 26
      bit_width: 1
      description: Disable PPI channel 26.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH27
      bit_offset: 27
      bit_width: 1
      description: Disable PPI channel 27.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH28
      bit_offset: 28
      bit_width: 1
      description: Disable PPI channel 28.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH29
      bit_offset: 29
      bit_width: 1
      description: Disable PPI channel 29.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH30
      bit_offset: 30
      bit_width: 1
      description: Disable PPI channel 30.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH31
      bit_offset: 31
      bit_width: 1
      description: Disable PPI channel 31.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: CHG[0]
    addr: 0x800
    description: Channel group configuration.
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include CH0 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include CH1 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include CH2 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include CH3 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include CH4 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include CH5 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include CH6 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include CH7 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include CH8 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include CH9 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include CH10 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include CH11 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include CH12 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include CH13 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include CH14 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include CH15 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH20
      bit_offset: 20
      bit_width: 1
      description: Include CH20 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH21
      bit_offset: 21
      bit_width: 1
      description: Include CH21 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH22
      bit_offset: 22
      bit_width: 1
      description: Include CH22 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH23
      bit_offset: 23
      bit_width: 1
      description: Include CH23 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH24
      bit_offset: 24
      bit_width: 1
      description: Include CH24 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH25
      bit_offset: 25
      bit_width: 1
      description: Include CH25 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH26
      bit_offset: 26
      bit_width: 1
      description: Include CH26 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH27
      bit_offset: 27
      bit_width: 1
      description: Include CH27 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH28
      bit_offset: 28
      bit_width: 1
      description: Include CH28 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH29
      bit_offset: 29
      bit_width: 1
      description: Include CH29 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH30
      bit_offset: 30
      bit_width: 1
      description: Include CH30 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH31
      bit_offset: 31
      bit_width: 1
      description: Include CH31 in channel group.
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: CHG[1]
    addr: 0x804
    description: Channel group configuration.
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include CH0 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include CH1 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include CH2 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include CH3 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include CH4 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include CH5 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include CH6 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include CH7 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include CH8 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include CH9 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include CH10 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include CH11 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include CH12 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include CH13 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include CH14 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include CH15 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH20
      bit_offset: 20
      bit_width: 1
      description: Include CH20 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH21
      bit_offset: 21
      bit_width: 1
      description: Include CH21 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH22
      bit_offset: 22
      bit_width: 1
      description: Include CH22 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH23
      bit_offset: 23
      bit_width: 1
      description: Include CH23 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH24
      bit_offset: 24
      bit_width: 1
      description: Include CH24 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH25
      bit_offset: 25
      bit_width: 1
      description: Include CH25 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH26
      bit_offset: 26
      bit_width: 1
      description: Include CH26 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH27
      bit_offset: 27
      bit_width: 1
      description: Include CH27 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH28
      bit_offset: 28
      bit_width: 1
      description: Include CH28 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH29
      bit_offset: 29
      bit_width: 1
      description: Include CH29 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH30
      bit_offset: 30
      bit_width: 1
      description: Include CH30 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH31
      bit_offset: 31
      bit_width: 1
      description: Include CH31 in channel group.
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: CHG[2]
    addr: 0x808
    description: Channel group configuration.
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include CH0 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include CH1 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include CH2 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include CH3 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include CH4 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include CH5 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include CH6 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include CH7 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include CH8 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include CH9 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include CH10 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include CH11 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include CH12 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include CH13 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include CH14 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include CH15 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH20
      bit_offset: 20
      bit_width: 1
      description: Include CH20 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH21
      bit_offset: 21
      bit_width: 1
      description: Include CH21 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH22
      bit_offset: 22
      bit_width: 1
      description: Include CH22 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH23
      bit_offset: 23
      bit_width: 1
      description: Include CH23 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH24
      bit_offset: 24
      bit_width: 1
      description: Include CH24 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH25
      bit_offset: 25
      bit_width: 1
      description: Include CH25 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH26
      bit_offset: 26
      bit_width: 1
      description: Include CH26 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH27
      bit_offset: 27
      bit_width: 1
      description: Include CH27 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH28
      bit_offset: 28
      bit_width: 1
      description: Include CH28 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH29
      bit_offset: 29
      bit_width: 1
      description: Include CH29 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH30
      bit_offset: 30
      bit_width: 1
      description: Include CH30 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH31
      bit_offset: 31
      bit_width: 1
      description: Include CH31 in channel group.
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: CHG[3]
    addr: 0x80c
    description: Channel group configuration.
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include CH0 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include CH1 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include CH2 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include CH3 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include CH4 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include CH5 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include CH6 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include CH7 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include CH8 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include CH9 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include CH10 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include CH11 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include CH12 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include CH13 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include CH14 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include CH15 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH20
      bit_offset: 20
      bit_width: 1
      description: Include CH20 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH21
      bit_offset: 21
      bit_width: 1
      description: Include CH21 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH22
      bit_offset: 22
      bit_width: 1
      description: Include CH22 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH23
      bit_offset: 23
      bit_width: 1
      description: Include CH23 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH24
      bit_offset: 24
      bit_width: 1
      description: Include CH24 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH25
      bit_offset: 25
      bit_width: 1
      description: Include CH25 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH26
      bit_offset: 26
      bit_width: 1
      description: Include CH26 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH27
      bit_offset: 27
      bit_width: 1
      description: Include CH27 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH28
      bit_offset: 28
      bit_width: 1
      description: Include CH28 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH29
      bit_offset: 29
      bit_width: 1
      description: Include CH29 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH30
      bit_offset: 30
      bit_width: 1
      description: Include CH30 in channel group.
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH31
      bit_offset: 31
      bit_width: 1
      description: Include CH31 in channel group.
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: TASKS_CHG[0]_EN
    addr: 0x0
    description: Enable channel group.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CHG[0]_DIS
    addr: 0x4
    description: Disable channel group.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CHG[1]_EN
    addr: 0x8
    description: Enable channel group.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CHG[1]_DIS
    addr: 0xc
    description: Disable channel group.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CHG[2]_EN
    addr: 0x10
    description: Enable channel group.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CHG[2]_DIS
    addr: 0x14
    description: Disable channel group.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CHG[3]_EN
    addr: 0x18
    description: Enable channel group.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: TASKS_CHG[3]_DIS
    addr: 0x1c
    description: Disable channel group.
    read_allowed: false
    write_allowed: true
    fields: []
  - !Register
    name: CH[0]_EEP
    addr: 0x510
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[0]_TEP
    addr: 0x514
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[1]_EEP
    addr: 0x518
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[1]_TEP
    addr: 0x51c
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[2]_EEP
    addr: 0x520
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[2]_TEP
    addr: 0x524
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[3]_EEP
    addr: 0x528
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[3]_TEP
    addr: 0x52c
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[4]_EEP
    addr: 0x530
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[4]_TEP
    addr: 0x534
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[5]_EEP
    addr: 0x538
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[5]_TEP
    addr: 0x53c
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[6]_EEP
    addr: 0x540
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[6]_TEP
    addr: 0x544
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[7]_EEP
    addr: 0x548
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[7]_TEP
    addr: 0x54c
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[8]_EEP
    addr: 0x550
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[8]_TEP
    addr: 0x554
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[9]_EEP
    addr: 0x558
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[9]_TEP
    addr: 0x55c
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[10]_EEP
    addr: 0x560
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[10]_TEP
    addr: 0x564
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[11]_EEP
    addr: 0x568
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[11]_TEP
    addr: 0x56c
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[12]_EEP
    addr: 0x570
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[12]_TEP
    addr: 0x574
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[13]_EEP
    addr: 0x578
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[13]_TEP
    addr: 0x57c
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[14]_EEP
    addr: 0x580
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[14]_TEP
    addr: 0x584
    description: Channel task end-point.
    fields: []
  - !Register
    name: CH[15]_EEP
    addr: 0x588
    description: Channel event end-point.
    fields: []
  - !Register
    name: CH[15]_TEP
    addr: 0x58c
    description: Channel task end-point.
    fields: []
- !Module
  name: FICR
  description: Factory Information Configuration.
  base_addr: 0x10000000
  size: 0x1000
  registers:
  - !Register
    name: CODEPAGESIZE
    addr: 0x10
    size_bits: 32
    description: Code memory page size in bytes.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: CODESIZE
    addr: 0x14
    size_bits: 32
    description: Code memory size in pages.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: CLENR0
    addr: 0x28
    size_bits: 32
    description: Length of code region 0 in bytes.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: PPFC
    addr: 0x2c
    size_bits: 32
    description: Pre-programmed factory code present.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PPFC
      bit_offset: 0
      bit_width: 8
      description: Pre-programmed factory code present.
      enum_values:
        255: NotPresent
        0: Present
  - !Register
    name: NUMRAMBLOCK
    addr: 0x34
    size_bits: 32
    description: Number of individualy controllable RAM blocks.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: SIZERAMBLOCKS
    addr: 0x38
    size_bits: 32
    description: Size of RAM blocks in bytes.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: CONFIGID
    addr: 0x5c
    size_bits: 32
    description: Configuration identifier.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: HWID
      bit_offset: 0
      bit_width: 16
      description: Hardware Identification Number.
    - !Field
      name: FWID
      bit_offset: 16
      bit_width: 16
      description: Firmware Identification Number pre-loaded into the flash.
  - !Register
    name: DEVICEADDRTYPE
    addr: 0xa0
    size_bits: 32
    description: Device address type.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DEVICEADDRTYPE
      bit_offset: 0
      bit_width: 1
      description: Device address type.
      enum_values:
        0: Public
        1: Random
  - !Register
    name: OVERRIDEEN
    addr: 0xac
    size_bits: 32
    description: Radio calibration override enable.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRF_1MBIT
      bit_offset: 0
      bit_width: 1
      description: Override default values for NRF_1Mbit mode.
      enum_values:
        0: Override
        1: NotOverride
    - !Field
      name: BLE_1MBIT
      bit_offset: 3
      bit_width: 1
      description: Override default values for BLE_1Mbit mode.
      enum_values:
        0: Override
        1: NotOverride
  - !Register
    name: SIZERAMBLOCK[0]
    addr: 0x38
    description: Deprecated array of size of RAM block in bytes. This name is kept
      for backward compatinility purposes. Use SIZERAMBLOCKS instead.
    fields: []
  - !Register
    name: SIZERAMBLOCK[1]
    addr: 0x3c
    description: Deprecated array of size of RAM block in bytes. This name is kept
      for backward compatinility purposes. Use SIZERAMBLOCKS instead.
    fields: []
  - !Register
    name: SIZERAMBLOCK[2]
    addr: 0x40
    description: Deprecated array of size of RAM block in bytes. This name is kept
      for backward compatinility purposes. Use SIZERAMBLOCKS instead.
    fields: []
  - !Register
    name: SIZERAMBLOCK[3]
    addr: 0x44
    description: Deprecated array of size of RAM block in bytes. This name is kept
      for backward compatinility purposes. Use SIZERAMBLOCKS instead.
    fields: []
  - !Register
    name: DEVICEID[0]
    addr: 0x60
    description: Device identifier.
    fields: []
  - !Register
    name: DEVICEID[1]
    addr: 0x64
    description: Device identifier.
    fields: []
  - !Register
    name: ER[0]
    addr: 0x80
    description: Encryption root.
    fields: []
  - !Register
    name: ER[1]
    addr: 0x84
    description: Encryption root.
    fields: []
  - !Register
    name: ER[2]
    addr: 0x88
    description: Encryption root.
    fields: []
  - !Register
    name: ER[3]
    addr: 0x8c
    description: Encryption root.
    fields: []
  - !Register
    name: IR[0]
    addr: 0x90
    description: Identity root.
    fields: []
  - !Register
    name: IR[1]
    addr: 0x94
    description: Identity root.
    fields: []
  - !Register
    name: IR[2]
    addr: 0x98
    description: Identity root.
    fields: []
  - !Register
    name: IR[3]
    addr: 0x9c
    description: Identity root.
    fields: []
  - !Register
    name: DEVICEADDR[0]
    addr: 0xa4
    description: Device address.
    fields: []
  - !Register
    name: DEVICEADDR[1]
    addr: 0xa8
    description: Device address.
    fields: []
  - !Register
    name: NRF_1MBIT[0]
    addr: 0xb0
    description: Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit
      mode.
    fields: []
  - !Register
    name: NRF_1MBIT[1]
    addr: 0xb4
    description: Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit
      mode.
    fields: []
  - !Register
    name: NRF_1MBIT[2]
    addr: 0xb8
    description: Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit
      mode.
    fields: []
  - !Register
    name: NRF_1MBIT[3]
    addr: 0xbc
    description: Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit
      mode.
    fields: []
  - !Register
    name: NRF_1MBIT[4]
    addr: 0xc0
    description: Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit
      mode.
    fields: []
  - !Register
    name: BLE_1MBIT[0]
    addr: 0xec
    description: Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit
      mode.
    fields: []
  - !Register
    name: BLE_1MBIT[1]
    addr: 0xf0
    description: Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit
      mode.
    fields: []
  - !Register
    name: BLE_1MBIT[2]
    addr: 0xf4
    description: Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit
      mode.
    fields: []
  - !Register
    name: BLE_1MBIT[3]
    addr: 0xf8
    description: Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit
      mode.
    fields: []
  - !Register
    name: BLE_1MBIT[4]
    addr: 0xfc
    description: Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit
      mode.
    fields: []
- !Module
  name: UICR
  description: User Information Configuration.
  base_addr: 0x10001000
  size: 0x1000
  registers:
  - !Register
    name: CLENR0
    addr: 0x0
    size_bits: 32
    description: Length of code region 0.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: RBPCONF
    addr: 0x4
    size_bits: 32
    description: Readback protection configuration.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PR0
      bit_offset: 0
      bit_width: 8
      description: Readback protect region 0. Will be ignored if pre-programmed factory
        code is present on the chip.
      enum_values:
        255: Disabled
        0: Enabled
    - !Field
      name: PALL
      bit_offset: 8
      bit_width: 8
      description: Readback protect all code in the device.
      enum_values:
        255: Disabled
        0: Enabled
  - !Register
    name: XTALFREQ
    addr: 0x8
    size_bits: 32
    description: Reset value for CLOCK XTALFREQ register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: XTALFREQ
      bit_offset: 0
      bit_width: 8
      description: Reset value for CLOCK XTALFREQ register.
      enum_values:
        255: 16MHz
        0: 32MHz
  - !Register
    name: FWID
    addr: 0x10
    size_bits: 32
    description: Firmware ID.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FWID
      bit_offset: 0
      bit_width: 16
      description: Identification number for the firmware loaded into the chip.
  - !Register
    name: BOOTLOADERADDR
    addr: 0x14
    size_bits: 32
    description: Bootloader start address.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: NRFFW[0]
    addr: 0x14
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[1]
    addr: 0x18
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[2]
    addr: 0x1c
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[3]
    addr: 0x20
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[4]
    addr: 0x24
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[5]
    addr: 0x28
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[6]
    addr: 0x2c
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[7]
    addr: 0x30
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[8]
    addr: 0x34
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[9]
    addr: 0x38
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[10]
    addr: 0x3c
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[11]
    addr: 0x40
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[12]
    addr: 0x44
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[13]
    addr: 0x48
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFFW[14]
    addr: 0x4c
    description: Reserved for Nordic firmware design.
    fields: []
  - !Register
    name: NRFHW[0]
    addr: 0x50
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[1]
    addr: 0x54
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[2]
    addr: 0x58
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[3]
    addr: 0x5c
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[4]
    addr: 0x60
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[5]
    addr: 0x64
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[6]
    addr: 0x68
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[7]
    addr: 0x6c
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[8]
    addr: 0x70
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[9]
    addr: 0x74
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[10]
    addr: 0x78
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: NRFHW[11]
    addr: 0x7c
    description: Reserved for Nordic hardware design.
    fields: []
  - !Register
    name: CUSTOMER[0]
    addr: 0x80
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[1]
    addr: 0x84
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[2]
    addr: 0x88
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[3]
    addr: 0x8c
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[4]
    addr: 0x90
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[5]
    addr: 0x94
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[6]
    addr: 0x98
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[7]
    addr: 0x9c
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[8]
    addr: 0xa0
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[9]
    addr: 0xa4
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[10]
    addr: 0xa8
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[11]
    addr: 0xac
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[12]
    addr: 0xb0
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[13]
    addr: 0xb4
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[14]
    addr: 0xb8
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[15]
    addr: 0xbc
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[16]
    addr: 0xc0
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[17]
    addr: 0xc4
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[18]
    addr: 0xc8
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[19]
    addr: 0xcc
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[20]
    addr: 0xd0
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[21]
    addr: 0xd4
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[22]
    addr: 0xd8
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[23]
    addr: 0xdc
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[24]
    addr: 0xe0
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[25]
    addr: 0xe4
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[26]
    addr: 0xe8
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[27]
    addr: 0xec
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[28]
    addr: 0xf0
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[29]
    addr: 0xf4
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[30]
    addr: 0xf8
    description: Reserved for customer.
    fields: []
  - !Register
    name: CUSTOMER[31]
    addr: 0xfc
    description: Reserved for customer.
    fields: []
- !Module
  name: GPIO
  description: General purpose input and output.
  base_addr: 0x50000000
  size: 0x1000
  registers:
  - !Register
    name: OUT
    addr: 0x504
    size_bits: 32
    description: Write GPIO port.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31.
      enum_values:
        0: Low
        1: High
  - !Register
    name: OUTSET
    addr: 0x508
    size_bits: 32
    description: Set individual bits in GPIO port.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30.
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31.
      enum_values:
        0: Low
        1: Set
  - !Register
    name: OUTCLR
    addr: 0x50c
    size_bits: 32
    description: Clear individual bits in GPIO port.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30.
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31.
      enum_values:
        0: Low
        1: Clear
  - !Register
    name: IN
    addr: 0x510
    size_bits: 32
    description: Read GPIO port.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30.
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31.
      enum_values:
        0: Low
        1: High
  - !Register
    name: DIR
    addr: 0x514
    size_bits: 32
    description: Direction of GPIO pins.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31.
      enum_values:
        0: Input
        1: Output
  - !Register
    name: DIRSET
    addr: 0x518
    size_bits: 32
    description: DIR set register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Set as output pin 0.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Set as output pin 1.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Set as output pin 2.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Set as output pin 3.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Set as output pin 4.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Set as output pin 5.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Set as output pin 6.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Set as output pin 7.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Set as output pin 8.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Set as output pin 9.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Set as output pin 10.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Set as output pin 11.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Set as output pin 12.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Set as output pin 13.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Set as output pin 14.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Set as output pin 15.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Set as output pin 16.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Set as output pin 17.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Set as output pin 18.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Set as output pin 19.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Set as output pin 20.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Set as output pin 21.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Set as output pin 22.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Set as output pin 23.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Set as output pin 24.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Set as output pin 25.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Set as output pin 26.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Set as output pin 27.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Set as output pin 28.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Set as output pin 29.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Set as output pin 30.
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Set as output pin 31.
      enum_values:
        0: Input
        1: Set
  - !Register
    name: DIRCLR
    addr: 0x51c
    size_bits: 32
    description: DIR clear register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Set as input pin 0.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Set as input pin 1.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Set as input pin 2.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Set as input pin 3.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Set as input pin 4.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Set as input pin 5.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Set as input pin 6.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Set as input pin 7.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Set as input pin 8.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Set as input pin 9.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Set as input pin 10.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Set as input pin 11.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Set as input pin 12.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Set as input pin 13.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Set as input pin 14.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Set as input pin 15.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Set as input pin 16.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Set as input pin 17.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Set as input pin 18.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Set as input pin 19.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Set as input pin 20.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Set as input pin 21.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Set as input pin 22.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Set as input pin 23.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Set as input pin 24.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Set as input pin 25.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Set as input pin 26.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Set as input pin 27.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Set as input pin 28.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Set as input pin 29.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Set as input pin 30.
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Set as input pin 31.
      enum_values:
        0: Input
        1: Clear
  - !Register
    name: PIN_CNF[0]
    addr: 0x700
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[1]
    addr: 0x704
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[2]
    addr: 0x708
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[3]
    addr: 0x70c
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[4]
    addr: 0x710
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[5]
    addr: 0x714
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[6]
    addr: 0x718
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[7]
    addr: 0x71c
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[8]
    addr: 0x720
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[9]
    addr: 0x724
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[10]
    addr: 0x728
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[11]
    addr: 0x72c
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[12]
    addr: 0x730
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[13]
    addr: 0x734
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[14]
    addr: 0x738
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[15]
    addr: 0x73c
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[16]
    addr: 0x740
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[17]
    addr: 0x744
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[18]
    addr: 0x748
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[19]
    addr: 0x74c
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[20]
    addr: 0x750
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[21]
    addr: 0x754
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[22]
    addr: 0x758
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[23]
    addr: 0x75c
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[24]
    addr: 0x760
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[25]
    addr: 0x764
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[26]
    addr: 0x768
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[27]
    addr: 0x76c
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[28]
    addr: 0x770
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[29]
    addr: 0x774
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[30]
    addr: 0x778
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
  - !Register
    name: PIN_CNF[31]
    addr: 0x77c
    description: Configuration of GPIO pins.
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction.
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input path.
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull-up or -down configuration.
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 3
      description: Drive configuration.
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism.
      enum_values:
        0: Disabled
        2: High
        3: Low
