// Seed: 3362919208
module module_0 (
    output wor id_0,
    input wire id_1,
    input tri0 id_2,
    input wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6
);
endmodule
module module_1 #(
    parameter id_2 = 32'd16,
    parameter id_3 = 32'd39,
    parameter id_4 = 32'd74,
    parameter id_5 = 32'd44,
    parameter id_7 = 32'd96
) (
    output tri id_0,
    output wand id_1,
    output wor _id_2,
    input supply1 _id_3[id_5 : id_2],
    input wor _id_4,
    input tri _id_5,
    input tri0 id_6,
    input tri _id_7,
    output logic id_8,
    input wire id_9
);
  wire [-1 : id_3] id_11;
  wire [id_7 : id_4] id_12, id_13;
  tri0 id_14, id_15;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6
  );
  assign modCall_1.id_3 = 0;
  always id_8 = -1;
  assign id_15 = id_3 > id_14 - id_6;
endmodule
