

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_141_5'
================================================================
* Date:           Thu Jun 12 21:02:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_5  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [bnn.cpp:141]   --->   Operation 6 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%colsW1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %colsW1"   --->   Operation 7 'read' 'colsW1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%colsW2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %colsW2"   --->   Operation 8 'read' 'colsW2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%colsW2_cast = zext i31 %colsW2_read"   --->   Operation 9 'zext' 'colsW2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln141 = store i32 0, i32 %i_3" [bnn.cpp:141]   --->   Operation 10 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57.0"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i32 %i_3" [bnn.cpp:141]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_ult  i32 %i, i32 %colsW2_cast" [bnn.cpp:141]   --->   Operation 13 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc71.lr.ph.exitStub, void %for.inc57.0.split" [bnn.cpp:141]   --->   Operation 14 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %i, i32 2, i32 6" [bnn.cpp:141]   --->   Operation 15 'partselect' 'lshr_ln3' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i5 %lshr_ln3" [bnn.cpp:141]   --->   Operation 16 'zext' 'zext_ln141' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_activations_addr = getelementptr i32 %layer2_activations, i64 0, i64 %zext_ln141" [bnn.cpp:144]   --->   Operation 17 'getelementptr' 'layer2_activations_addr' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%layer2_activations_load = load i5 %layer2_activations_addr" [bnn.cpp:144]   --->   Operation 18 'load' 'layer2_activations_load' <Predicate = (icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %i, i32 1, i32 30" [bnn.cpp:141]   --->   Operation 19 'partselect' 'tmp_4' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_4, i1 1" [bnn.cpp:141]   --->   Operation 20 'bitconcatenate' 'or_ln1' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.52ns)   --->   "%icmp_ln141_1 = icmp_ult  i31 %or_ln1, i31 %colsW2_read" [bnn.cpp:141]   --->   Operation 21 'icmp' 'icmp_ln141_1' <Predicate = (icmp_ln141)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141_1, void %for.inc71.lr.ph.exitStub, void %for.inc57.1" [bnn.cpp:141]   --->   Operation 22 'br' 'br_ln141' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_activations_4_addr = getelementptr i32 %layer2_activations_4, i64 0, i64 %zext_ln141" [bnn.cpp:144]   --->   Operation 23 'getelementptr' 'layer2_activations_4_addr' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%layer2_activations_4_load = load i5 %layer2_activations_4_addr" [bnn.cpp:144]   --->   Operation 24 'load' 'layer2_activations_4_load' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %i, i32 2, i32 30" [bnn.cpp:141]   --->   Operation 25 'partselect' 'tmp_6' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln141_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %tmp_6, i2 2" [bnn.cpp:141]   --->   Operation 26 'bitconcatenate' 'or_ln141_1' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.52ns)   --->   "%icmp_ln141_2 = icmp_ult  i31 %or_ln141_1, i31 %colsW2_read" [bnn.cpp:141]   --->   Operation 27 'icmp' 'icmp_ln141_2' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141_2, void %for.inc71.lr.ph.exitStub, void %for.inc57.2" [bnn.cpp:141]   --->   Operation 28 'br' 'br_ln141' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_activations_5_addr = getelementptr i32 %layer2_activations_5, i64 0, i64 %zext_ln141" [bnn.cpp:144]   --->   Operation 29 'getelementptr' 'layer2_activations_5_addr' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%layer2_activations_5_load = load i5 %layer2_activations_5_addr" [bnn.cpp:144]   --->   Operation 30 'load' 'layer2_activations_5_load' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln141_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %tmp_6, i2 3" [bnn.cpp:141]   --->   Operation 31 'bitconcatenate' 'or_ln141_2' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.52ns)   --->   "%icmp_ln141_3 = icmp_ult  i31 %or_ln141_2, i31 %colsW2_read" [bnn.cpp:141]   --->   Operation 32 'icmp' 'icmp_ln141_3' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141_3, void %for.inc71.lr.ph.exitStub, void %for.inc57.3" [bnn.cpp:141]   --->   Operation 33 'br' 'br_ln141' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer2_activations_6_addr = getelementptr i32 %layer2_activations_6, i64 0, i64 %zext_ln141" [bnn.cpp:144]   --->   Operation 34 'getelementptr' 'layer2_activations_6_addr' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2 & icmp_ln141_3)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%layer2_activations_6_load = load i5 %layer2_activations_6_addr" [bnn.cpp:144]   --->   Operation 35 'load' 'layer2_activations_6_load' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2 & icmp_ln141_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln141 = add i32 %i, i32 4" [bnn.cpp:141]   --->   Operation 36 'add' 'add_ln141' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2 & icmp_ln141_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln141 = store i32 %add_ln141, i32 %i_3" [bnn.cpp:141]   --->   Operation 37 'store' 'store_ln141' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2 & icmp_ln141_3)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer2_activations_load = load i5 %layer2_activations_addr" [bnn.cpp:144]   --->   Operation 38 'load' 'layer2_activations_load' <Predicate = (icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln144)   --->   "%shl_ln144 = shl i32 %layer2_activations_load, i32 1" [bnn.cpp:144]   --->   Operation 39 'shl' 'shl_ln144' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln144 = sub i32 %shl_ln144, i32 %colsW1_read" [bnn.cpp:144]   --->   Operation 40 'sub' 'sub_ln144' <Predicate = (icmp_ln141)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer2_activations_4_load = load i5 %layer2_activations_4_addr" [bnn.cpp:144]   --->   Operation 41 'load' 'layer2_activations_4_load' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sub_ln144_1)   --->   "%shl_ln144_1 = shl i32 %layer2_activations_4_load, i32 1" [bnn.cpp:144]   --->   Operation 42 'shl' 'shl_ln144_1' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln144_1 = sub i32 %shl_ln144_1, i32 %colsW1_read" [bnn.cpp:144]   --->   Operation 43 'sub' 'sub_ln144_1' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer2_activations_5_load = load i5 %layer2_activations_5_addr" [bnn.cpp:144]   --->   Operation 44 'load' 'layer2_activations_5_load' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sub_ln144_2)   --->   "%shl_ln144_2 = shl i32 %layer2_activations_5_load, i32 1" [bnn.cpp:144]   --->   Operation 45 'shl' 'shl_ln144_2' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln144_2 = sub i32 %shl_ln144_2, i32 %colsW1_read" [bnn.cpp:144]   --->   Operation 46 'sub' 'sub_ln144_2' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer2_activations_6_load = load i5 %layer2_activations_6_addr" [bnn.cpp:144]   --->   Operation 47 'load' 'layer2_activations_6_load' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2 & icmp_ln141_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln144_3)   --->   "%shl_ln144_3 = shl i32 %layer2_activations_6_load, i32 1" [bnn.cpp:144]   --->   Operation 48 'shl' 'shl_ln144_3' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2 & icmp_ln141_3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln144_3 = sub i32 %shl_ln144_3, i32 %colsW1_read" [bnn.cpp:144]   --->   Operation 49 'sub' 'sub_ln144_3' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2 & icmp_ln141_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln141 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [bnn.cpp:141]   --->   Operation 50 'specpipeline' 'specpipeline_ln141' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [bnn.cpp:141]   --->   Operation 51 'specloopname' 'specloopname_ln141' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln144 = store i32 %sub_ln144, i5 %layer2_activations_addr" [bnn.cpp:144]   --->   Operation 52 'store' 'store_ln144' <Predicate = (icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln144 = store i32 %sub_ln144_1, i5 %layer2_activations_4_addr" [bnn.cpp:144]   --->   Operation 53 'store' 'store_ln144' <Predicate = (icmp_ln141 & icmp_ln141_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 54 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln144 = store i32 %sub_ln144_2, i5 %layer2_activations_5_addr" [bnn.cpp:144]   --->   Operation 54 'store' 'store_ln144' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln144 = store i32 %sub_ln144_3, i5 %layer2_activations_6_addr" [bnn.cpp:144]   --->   Operation 55 'store' 'store_ln144' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2 & icmp_ln141_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc57.0" [bnn.cpp:141]   --->   Operation 56 'br' 'br_ln141' <Predicate = (icmp_ln141 & icmp_ln141_1 & icmp_ln141_2 & icmp_ln141_3)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (!icmp_ln141_3) | (!icmp_ln141_2) | (!icmp_ln141_1) | (!icmp_ln141)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln141', bnn.cpp:141) of constant 0 on local variable 'i', bnn.cpp:141 [11]  (1.588 ns)
	'load' operation 32 bit ('i', bnn.cpp:141) on local variable 'i', bnn.cpp:141 [14]  (0.000 ns)
	'add' operation 32 bit ('add_ln141', bnn.cpp:141) [56]  (2.552 ns)
	'store' operation 0 bit ('store_ln141', bnn.cpp:141) of variable 'add_ln141', bnn.cpp:141 on local variable 'i', bnn.cpp:141 [57]  (1.588 ns)

 <State 2>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('layer2_activations_5_load', bnn.cpp:144) on array 'layer2_activations_5' [43]  (3.254 ns)
	'shl' operation 32 bit ('shl_ln144_2', bnn.cpp:144) [44]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln144_2', bnn.cpp:144) [45]  (2.552 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln144', bnn.cpp:144) of variable 'sub_ln144_3', bnn.cpp:144 on array 'layer2_activations_6' [55]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
