xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Dec 19, 2024 at 12:17:20 -03
xrun
	-64bit
	/home/cinovador/Documents/course_files/digital_logic/verilog_files/PT2262-PT2272-enc_dec/encoder/codificador_pt2262_tb.sv
	/home/cinovador/Documents/course_files/digital_logic/verilog_files/PT2262-PT2272-enc_dec/encoder/codificador_pt2262.sv
	/home/cinovador/Documents/course_files/digital_logic/verilog_files/PT2262-PT2272-enc_dec/addr_interpreter/addr_interpreter.sv
	/home/cinovador/Documents/course_files/digital_logic/verilog_files/PT2262-PT2272-enc_dec/addr_interpreter/comp_endereco.sv
	/home/cinovador/Documents/course_files/digital_logic/verilog_files/PT2262-PT2272-enc_dec/bit_gen/bit_generator.sv
	/home/cinovador/Documents/course_files/digital_logic/verilog_files/PT2262-PT2272-enc_dec/oscillator/clock_divider.sv
	+access+rw
	+gui
	-s
Recompiling... reason: file './encoder/codificador_pt2262.sv' is newer than expected.
	expected: Thu Dec 19 12:04:04 2024
	actual:   Thu Dec 19 12:16:43 2024
file: /home/cinovador/Documents/course_files/digital_logic/verilog_files/PT2262-PT2272-enc_dec/encoder/codificador_pt2262_tb.sv
	module worklib.PT2262_ENCODER_TB:sv
		errors: 0, warnings: 0
file: /home/cinovador/Documents/course_files/digital_logic/verilog_files/PT2262-PT2272-enc_dec/encoder/codificador_pt2262.sv
	module worklib.PT2262_ENCODER:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		PT2262_ENCODER_TB
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.PT2262_ENCODER_TB:sv <0x3f0ea9eb>
			streams:   8, words:  4953
		worklib.PT2262_ENCODER:sv <0x5eb48dd9>
			streams:  21, words: 15384
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 6       6
		Registers:              37      37
		Scalar wires:           17       -
		Vectored wires:         11       -
		Always blocks:          11      11
		Initial blocks:          3       3
		Cont. assignments:       3       3
		Pseudo assignments:     17      17
		Simulation timescale:  1ns
	Writing initial simulation snapshot: worklib.PT2262_ENCODER_TB:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> 
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> 
-------------------------------------
Relinquished control to SimVision...
# Restoring simulation environment...
xcelium> input -quiet .reinvoke.sim
xcelium> file delete .reinvoke.sim
xcelium> run
Simulation complete via $finish(1) at time 20667075 NS + 3
./encoder/codificador_pt2262_tb.sv:51         $finish;
xcelium> 