<!doctype html>
<html lang="it" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-2025-26 docs-doc-page docs-doc-id-esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.9.1">
<title data-rh="true">Sintassi per reti sincronizzate | Esercitazioni di Reti Logiche</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:image" content="https://your-docusaurus-site.example.com/reti-logiche-esercitazioni/img/docusaurus-social-card.jpg"><meta data-rh="true" name="twitter:image" content="https://your-docusaurus-site.example.com/reti-logiche-esercitazioni/img/docusaurus-social-card.jpg"><meta data-rh="true" property="og:url" content="https://your-docusaurus-site.example.com/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate"><meta data-rh="true" property="og:locale" content="it"><meta data-rh="true" name="docusaurus_locale" content="it"><meta data-rh="true" name="docsearch:language" content="it"><meta data-rh="true" name="docusaurus_version" content="2025-26"><meta data-rh="true" name="docusaurus_tag" content="docs-default-2025-26"><meta data-rh="true" name="docsearch:version" content="2025-26"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-2025-26"><meta data-rh="true" property="og:title" content="Sintassi per reti sincronizzate | Esercitazioni di Reti Logiche"><link data-rh="true" rel="icon" href="/reti-logiche-esercitazioni/img/favicon.png"><link data-rh="true" rel="canonical" href="https://your-docusaurus-site.example.com/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate"><link data-rh="true" rel="alternate" href="https://your-docusaurus-site.example.com/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate" hreflang="it"><link data-rh="true" rel="alternate" href="https://your-docusaurus-site.example.com/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate" hreflang="x-default"><link data-rh="true" rel="preconnect" href="https://X6QFHIGLL7-dsn.algolia.net" crossorigin="anonymous"><script data-rh="true" type="application/ld+json">{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Verilog","item":"https://your-docusaurus-site.example.com/reti-logiche-esercitazioni/category/verilog"},{"@type":"ListItem","position":2,"name":"Documentazione","item":"https://your-docusaurus-site.example.com/reti-logiche-esercitazioni/category/documentazione-1"},{"@type":"ListItem","position":3,"name":"Sintassi per reti sincronizzate","item":"https://your-docusaurus-site.example.com/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate"}]}</script><link rel="alternate" type="application/rss+xml" href="/reti-logiche-esercitazioni/blog/rss.xml" title="Esercitazioni di Reti Logiche RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/reti-logiche-esercitazioni/blog/atom.xml" title="Esercitazioni di Reti Logiche Atom Feed">

<link rel="preconnect" href="https://www.google-analytics.com">
<link rel="preconnect" href="https://www.googletagmanager.com">
<script async src="https://www.googletagmanager.com/gtag/js?id=G-GHFPG7JFTZ"></script>
<script>function gtag(){dataLayer.push(arguments)}window.dataLayer=window.dataLayer||[],gtag("js",new Date),gtag("config","G-GHFPG7JFTZ",{anonymize_ip:!0})</script>



<link rel="search" type="application/opensearchdescription+xml" title="Esercitazioni di Reti Logiche" href="/reti-logiche-esercitazioni/opensearch.xml">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.13.24/dist/katex.min.css" integrity="sha384-odtC+0UGzzFL/6PNoE8rX/SPcQDXBJ+uRepguP4QkPCm2LBxH3FA3y+fKSiJ+AmM" crossorigin="anonymous"><link rel="stylesheet" href="/reti-logiche-esercitazioni/assets/css/styles.e959b96b.css">
<script src="/reti-logiche-esercitazioni/assets/js/runtime~main.69acda48.js" defer="defer"></script>
<script src="/reti-logiche-esercitazioni/assets/js/main.3fe4dc9d.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<svg style="display: none;"><defs>
<symbol id="theme-svg-external-link" viewBox="0 0 24 24"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"/></symbol>
</defs></svg>
<script>!function(){var t=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();document.documentElement.setAttribute("data-theme",t||"light"),document.documentElement.setAttribute("data-theme-choice",t||"light")}(),function(){try{const c=new URLSearchParams(window.location.search).entries();for(var[t,e]of c)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><div role="region" aria-label="Passa al contenuto principale"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Passa al contenuto principale</a></div><nav aria-label="Principale" class="theme-layout-navbar navbar navbar--fixed-top"><div class="navbar__inner"><div class="theme-layout-navbar-left navbar__items"><button aria-label="Attiva/disattiva la barra di navigazione" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/reti-logiche-esercitazioni/"><div class="navbar__logo"><img src="/reti-logiche-esercitazioni/img/logo.png" alt="Reti Logiche" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/reti-logiche-esercitazioni/img/logo.png" alt="Reti Logiche" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate">Esercitazioni di Reti Logiche</b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/reti-logiche-esercitazioni/">Esercitazioni</a></div><div class="theme-layout-navbar-right navbar__items navbar__items--right"><div class="navbar__item dropdown dropdown--hoverable dropdown--right"><a class="navbar__link" aria-haspopup="true" aria-expanded="false" role="button" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate">2025-26</a><ul class="dropdown__menu"><li><a aria-current="page" class="dropdown__link dropdown__link--active" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate">2025-26</a></li><li><a class="dropdown__link" href="/reti-logiche-esercitazioni/2024-25/esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate">2024-25</a></li></ul></div><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="system mode" aria-label="Passa dalla modalitÃ  scura a quella chiara (currently system mode)"><svg viewBox="0 0 24 24" width="24" height="24" aria-hidden="true" class="toggleIcon_g3eP lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" aria-hidden="true" class="toggleIcon_g3eP darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" aria-hidden="true" class="toggleIcon_g3eP systemToggleIcon_QzmC"><path fill="currentColor" d="m12 21c4.971 0 9-4.029 9-9s-4.029-9-9-9-9 4.029-9 9 4.029 9 9 9zm4.95-13.95c1.313 1.313 2.05 3.093 2.05 4.95s-0.738 3.637-2.05 4.95c-1.313 1.313-3.093 2.05-4.95 2.05v-14c1.857 0 3.637 0.737 4.95 2.05z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"><button type="button" class="DocSearch DocSearch-Button" aria-label="Cerca (Meta+k)" aria-keyshortcuts="Meta+k"><span class="DocSearch-Button-Container"><svg width="20" height="20" class="DocSearch-Search-Icon" viewBox="0 0 24 24" aria-hidden="true"><circle cx="11" cy="11" r="8" stroke="currentColor" fill="none" stroke-width="1.4"></circle><path d="m21 21-4.3-4.3" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"></path></svg><span class="DocSearch-Button-Placeholder">Cerca</span></span><span class="DocSearch-Button-Keys"></span></button></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="theme-layout-main main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="Torna indietro all&#x27;inizio" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="Barra laterale dei documenti" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/reti-logiche-esercitazioni/"><span title="Esercitazioni di Reti Logiche" class="linkLabel_WmDU">Esercitazioni di Reti Logiche</span></a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/reti-logiche-esercitazioni/esercitazioni/Introduzione"><span title="Introduzione" class="linkLabel_WmDU">Introduzione</span></a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/reti-logiche-esercitazioni/esercitazioni/Ambienti"><span title="Ambienti di sviluppo" class="linkLabel_WmDU">Ambienti di sviluppo</span></a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="categoryLink_byQd menu__link menu__link--sublist" href="/reti-logiche-esercitazioni/category/assembler"><span title="Assembler" class="categoryLinkLabel_W154">Assembler</span></a><button aria-label="Expand sidebar category &#x27;Assembler&#x27;" aria-expanded="false" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="categoryLink_byQd menu__link menu__link--sublist menu__link--active" href="/reti-logiche-esercitazioni/category/verilog"><span title="Verilog" class="categoryLinkLabel_W154">Verilog</span></a><button aria-label="Collapse sidebar category &#x27;Verilog&#x27;" aria-expanded="true" type="button" class="clean-btn menu__caret"></button></div><ul class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/reti-logiche-esercitazioni/category/esercitazioni-1"><span title="Esercitazioni" class="linkLabel_WmDU">Esercitazioni</span></a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="categoryLink_byQd menu__link menu__link--sublist menu__link--active" tabindex="0" href="/reti-logiche-esercitazioni/category/documentazione-1"><span title="Documentazione" class="categoryLinkLabel_W154">Documentazione</span></a><button aria-label="Collapse sidebar category &#x27;Documentazione&#x27;" aria-expanded="true" type="button" class="clean-btn menu__caret"></button></div><ul class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Introduzione"><span title="Introduzione" class="linkLabel_WmDU">Introduzione</span></a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Operatori"><span title="Operatori" class="linkLabel_WmDU">Operatori</span></a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti combinatorie"><span title="Sintassi per reti combinatorie" class="linkLabel_WmDU">Sintassi per reti combinatorie</span></a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti sincronizzate"><span title="Sintassi per reti sincronizzate" class="linkLabel_WmDU">Sintassi per reti sincronizzate</span></a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Simulazione e GTKWave"><span title="Simulazione e GTKWave" class="linkLabel_WmDU">Simulazione e GTKWave</span></a></li></ul></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Simulatore processore sEP8"><span title="Simulatore processore sEP8" class="linkLabel_WmDU">Simulatore processore sEP8</span></a></li></ul></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/reti-logiche-esercitazioni/esercitazioni/VS-Code"><span title="Uso di VS Code" class="linkLabel_WmDU">Uso di VS Code</span></a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/reti-logiche-esercitazioni/esercitazioni/Versioni PDF"><span title="Versioni PDF" class="linkLabel_WmDU">Versioni PDF</span></a></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Briciole di pane"><ul class="breadcrumbs"><li class="breadcrumbs__item"><a aria-label="Pagina principale" class="breadcrumbs__link" href="/reti-logiche-esercitazioni/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><a class="breadcrumbs__link" href="/reti-logiche-esercitazioni/category/verilog"><span>Verilog</span></a></li><li class="breadcrumbs__item"><a class="breadcrumbs__link" href="/reti-logiche-esercitazioni/category/documentazione-1"><span>Documentazione</span></a></li><li class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link">Sintassi per reti sincronizzate</span></li></ul></nav><span class="theme-doc-version-badge badge badge--secondary">Versione: 2025-26</span><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">Su questa pagina</button></div><div class="theme-doc-markdown markdown"><header><h1>Sintassi per reti sincronizzate</h1></header>
<p>Una rete sincronizzata si esprime come un <code>module</code> contenente registri, che sono espressi con <code>reg</code> il cui valore Ã¨ inizializzato in risposta a <code>reset_</code> ed aggiornato in risposta a fronti positivi del <code>clock</code>.</p>
<p>Gran parte della sintassi giÃ  vista per le reti combinatorie rimane valida anche qui, e dunque non la ripetiamo.
Ci focalizziamo invece su come esprimere registri usando <code>reg</code>.</p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="istanziazione">Istanziazione<a href="#istanziazione" class="hash-link" aria-label="Link diretto a Istanziazione" title="Link diretto a Istanziazione" translate="no">â</a></h2>
<p>Un registro si istanzia con statement simili a quelli per <code>wire</code>:</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_QJqH"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token declaration variable" style="color:#36acaa">reg</span><span class="token plain"> </span><span class="token brackets operator" style="color:#393A34">[</span><span class="token plain">3</span><span class="token punctuation" style="color:#393A34">:</span><span class="token plain">0</span><span class="token brackets operator" style="color:#393A34">]</span><span class="token plain"> R1</span><span class="token punctuation" style="color:#393A34">,</span><span class="token plain"> R2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token declaration variable" style="color:#36acaa">reg</span><span class="token plain"> R3</span><span class="token punctuation" style="color:#393A34">,</span><span class="token plain"> R4</span><span class="token punctuation" style="color:#393A34">,</span><span class="token plain"> R5;</span><br></span></code></pre></div></div>
<div class="theme-admonition theme-admonition-tip admonition_xJq3 alert alert--success"><div class="admonitionHeading_Gvgb"><span class="admonitionIcon_Rf37"><svg viewBox="0 0 12 16"><path fill-rule="evenodd" d="M6.5 0C3.48 0 1 2.19 1 5c0 .92.55 2.25 1 3 1.34 2.25 1.78 2.78 2 4v1h5v-1c.22-1.22.66-1.75 2-4 .45-.75 1-2.08 1-3 0-2.81-2.48-5-5.5-5zm3.64 7.48c-.25.44-.47.8-.67 1.11-.86 1.41-1.25 2.06-1.45 3.23-.02.05-.02.11-.02.17H5c0-.06 0-.13-.02-.17-.2-1.17-.59-1.83-1.45-3.23-.2-.31-.42-.67-.67-1.11C2.44 6.78 2 5.65 2 5c0-2.2 2.02-4 4.5-4 1.22 0 2.36.42 3.22 1.19C10.55 2.94 11 3.94 11 5c0 .66-.44 1.78-.86 2.48zM4 14h5c-.23 1.14-1.3 2-2.5 2s-2.27-.86-2.5-2z"></path></svg></span>Nomi in maiuscole e minuscolo</div><div class="admonitionContent_BuS1"><p>Verilog Ã¨ <em>case sensitive</em>, cioÃ¨ distingue come diversi nomi che differiscono solo per la capitalizzazione, come <code>out</code> e <code>OUT</code>.</p><p>Nel corso, utilizziamo questa feature per distinguere a colpo d&#x27;occhio <code>reg</code> e <code>wire</code>, utilizzando lettere maiuscole per i primi e minuscole per i secondi.
Questo Ã¨ particolarmente utile quando si hanno registri a sostegno di un wire, tipicamente un&#x27;uscita della rete o l&#x27;ingresso di un <code>module</code> interno.</p><p>Seguire questa convenzione non Ã¨ obbligatorio, ma fortemente consigliato per evitare ambiguitÃ  ed errori che ne conseguono.</p></div></div>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="collegamento-a-wire">Collegamento a <code>wire</code><a href="#collegamento-a-wire" class="hash-link" aria-label="Link diretto a collegamento-a-wire" title="Link diretto a collegamento-a-wire" translate="no">â</a></h2>
<p>Un <code>reg</code> si puÃ² utilizzare come &quot;fonte di valore&quot; per un <code>wire</code>.
Questo equivale circuitalmente a collegare il <code>wire</code> all&#x27;uscita del <code>reg</code>.</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_QJqH"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token declaration variable" style="color:#36acaa">output</span><span class="token plain"> out;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token declaration variable" style="color:#36acaa">reg</span><span class="token plain"> OUT;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token behavior keyword" style="color:#00009f">assign</span><span class="token plain"> out </span><span class="token assignment keyword" style="color:#00009f">=</span><span class="token plain"> OUT;</span><br></span></code></pre></div></div>
<p>In questo caso, <code>out</code> seguirÃ  sempre e in modo continuo il valore di <code>OUT</code>, propagandolo a ciÃ² a cui viene collegato a sua volta.
In questo caso non introduciamo nessun ritardo <code>#T</code> nell&#x27;<code>assign</code> perchÃ© si tratta di un semplice collegamento senza logica combinatoria aggiunta.</p>
<p>Allo stesso modo, si puÃ² collegare un <code>reg</code> all&#x27;ingresso di una rete.</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_QJqH"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token declaration variable" style="color:#36acaa">reg</span><span class="token plain"> </span><span class="token brackets operator" style="color:#393A34">[</span><span class="token plain">3</span><span class="token punctuation" style="color:#393A34">:</span><span class="token plain">0</span><span class="token brackets operator" style="color:#393A34">]</span><span class="token plain"> X</span><span class="token punctuation" style="color:#393A34">,</span><span class="token plain"> Y;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    add #</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain"> .N</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">4</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> </span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> a</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        .x</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">X</span><span class="token punctuation" style="color:#393A34">)</span><span class="token punctuation" style="color:#393A34">,</span><span class="token plain"> .y</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">Y</span><span class="token punctuation" style="color:#393A34">)</span><span class="token punctuation" style="color:#393A34">,</span><span class="token plain"> .c_in</span><span class="token punctuation" style="color:#393A34">(</span><span class="token literal-binary-number number" style="color:#36acaa">1&#x27;b0</span><span class="token punctuation" style="color:#393A34">)</span><span class="token punctuation" style="color:#393A34">,</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        ...</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain">;</span><br></span></code></pre></div></div>
<div class="theme-admonition theme-admonition-warning admonition_xJq3 alert alert--warning"><div class="admonitionHeading_Gvgb"><span class="admonitionIcon_Rf37"><svg viewBox="0 0 16 16"><path fill-rule="evenodd" d="M8.893 1.5c-.183-.31-.52-.5-.887-.5s-.703.19-.886.5L.138 13.499a.98.98 0 0 0 0 1.001c.193.31.53.501.886.501h13.964c.367 0 .704-.19.877-.5a1.03 1.03 0 0 0 .01-1.002L8.893 1.5zm.133 11.497H6.987v-2.003h2.039v2.003zm0-3.004H6.987V5.987h2.039v4.006z"></path></svg></span>warning</div><div class="admonitionContent_BuS1"><p>Non ha invece alcun senso cercare di fare il contrario, ossia collegare direttamente un <code>wire</code> all&#x27;ingresso di un <code>reg</code>.
Anche se questo ha senso circuitalmente, Verilog richiede di esprimere questo all&#x27;interno di un blocco <code>always</code> per indicare anche <em>quando</em> aggiornare il valore del <code>reg</code>.</p></div></div>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="struttura-generale-di-un-blocco-always">Struttura generale di un blocco <code>always</code><a href="#struttura-generale-di-un-blocco-always" class="hash-link" aria-label="Link diretto a struttura-generale-di-un-blocco-always" title="Link diretto a struttura-generale-di-un-blocco-always" translate="no">â</a></h2>
<p>Il valore di un <code>reg</code> si aggiorna all&#x27;interno di blocchi <code>always</code>.
La sintassi generale di questi blocchi Ã¨ la seguente</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_QJqH"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token behavior keyword" style="color:#00009f">always</span><span class="token plain"> @</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain"> event </span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> </span><span class="token brackets operator" style="color:#393A34">[</span><span class="token block function" style="color:#d73a49">if</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain"> cond </span><span class="token punctuation" style="color:#393A34">)</span><span class="token brackets operator" style="color:#393A34">]</span><span class="token plain"> </span><span class="token brackets operator" style="color:#393A34">[</span><span class="token plain"> #T </span><span class="token brackets operator" style="color:#393A34">]</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">begin</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token brackets operator" style="color:#393A34">[</span><span class="token plain">multiple statements</span><span class="token brackets operator" style="color:#393A34">]</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"></span><span class="token block function" style="color:#d73a49">end</span><br></span></code></pre></div></div>
<p>Il funzionamento Ã¨ il seguente: ogni volta che accade <code>event</code>, se <code>cond</code> Ã¨ vero e dopo tempo <code>T</code>, vengono eseguiti gli statement indicati.
Se lo statement Ã¨ uno solo, si possono anche omettere <code>begin</code> e <code>end</code>.</p>
<p>Per Verilog, qui come <em>statement</em> si possono usare tutte le sintassi procedurali che si desiderano, incluse quelle discusse per le testbench che permettono di scrivere un classico programma &quot;stile C&quot;.
Per noi, <em>no</em>. Useremo questi blocchi in dei modi specifici per indicare</p>
<ol>
<li>come si comportano i registri al reset,</li>
<li>come si comportano i registri al fronte positivo del <code>clock</code>.</li>
</ol>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="comportamento-al-reset">Comportamento al reset<a href="#comportamento-al-reset" class="hash-link" aria-label="Link diretto a Comportamento al reset" title="Link diretto a Comportamento al reset" translate="no">â</a></h2>
<p>Per indicare il comportamento al reset useremo statement del tipo</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_QJqH"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token behavior keyword" style="color:#00009f">always</span><span class="token plain"> @</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">reset_ == 0</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">begin</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    R1 </span><span class="token assignment keyword" style="color:#00009f">=</span><span class="token plain"> 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"></span><span class="token block function" style="color:#d73a49">end</span><br></span></code></pre></div></div>
<p>Il funzionamento Ã¨ facilmente intuibile: finchÃ© <code>reset_</code> Ã¨ a 0, il <code>reg</code> Ã¨ impostato al valore indicato.
Il blocco <code>begin ... end</code> puÃ² contenere l&#x27;inizializzazione di piÃ¹ registri.
Tipicamente, raggrupperemo tutte le inizializzazioni in una <em>descrizione</em>, mentre le terremo separate in una <em>sintesi</em>.</p>
<p>Un registro puÃ² non essere inizializzato: in tal caso, il suo valore sarÃ  <em>non specificato</em>, in Verilog <code>X</code>.
Ricordiamo che questo significa che il registro <em>ha</em> un qualche valore misurabile, ma non Ã¨ possibile determinare logicamente a priori e in modo univoco quale sarÃ .</p>
<p>In un blocco reset Ã¨ <em>indifferente</em> l&#x27;uso di <code>=</code> o <code>&lt;=</code> per gli assegnamenti (vedere sezione piÃ¹ avanti).</p>
<div class="theme-admonition theme-admonition-info admonition_xJq3 alert alert--info"><div class="admonitionHeading_Gvgb"><span class="admonitionIcon_Rf37"><svg viewBox="0 0 14 16"><path fill-rule="evenodd" d="M7 2.3c3.14 0 5.7 2.56 5.7 5.7s-2.56 5.7-5.7 5.7A5.71 5.71 0 0 1 1.3 8c0-3.14 2.56-5.7 5.7-5.7zM7 1C3.14 1 0 4.14 0 8s3.14 7 7 7 7-3.14 7-7-3.14-7-7-7zm1 3H6v5h2V4zm0 6H6v2h2v-2z"></path></svg></span>Valore assegnato al reset</div><div class="admonitionContent_BuS1"><p>Per la sintassi Verilog, a destra dell&#x27;assegnamento si potrebbe utilizzare qualunque espressione, sia questa costante (per esempio, il letterale <code>1&#x27;b0</code> o un <code>parameter</code>) o variabile (per esempio, il wire <code>w</code>).</p><p>Se pensiamo perÃ² all&#x27;equivalente circuitale, <u>hanno senso solo valori costanti</u>.
Infatti, impostare un valore al reset equivale a collegare opportunamente i piedini <code>preset_</code> e <code>preclear_</code> del registro.</p></div></div>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="aggiornamento-al-fronte-positivo-del-clock">Aggiornamento al fronte positivo del <code>clock</code><a href="#aggiornamento-al-fronte-positivo-del-clock" class="hash-link" aria-label="Link diretto a aggiornamento-al-fronte-positivo-del-clock" title="Link diretto a aggiornamento-al-fronte-positivo-del-clock" translate="no">â</a></h2>
<p>Per indicare il comportamento al fronte positivo del <code>clock</code> useremo statement del tipo</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_QJqH"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token behavior keyword" style="color:#00009f">always</span><span class="token plain"> @</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">posedge clock</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">if</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">reset_ == 1</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> </span><span class="token delay constant" style="color:#36acaa">#3</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">begin</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    OUT </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> </span><span class="token brackets operator" style="color:#393A34">~</span><span class="token plain">OUT;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"></span><span class="token block function" style="color:#d73a49">end</span><br></span></code></pre></div></div>
<p>Il funzionamento Ã¨ il seguente: ad ogni fronte positivo del <code>clock</code>, se <code>reset_</code> Ã¨ a 1 e dopo 3 unitÃ  di tempo, il registro viene aggiornato con il valore indicato.
Differentemente dal reset, qui si puÃ² utilizzare qualunque logica combinatoria per il calcolo del nuovo valore del registro.</p>
<p>L&#x27;unitÃ 	di tempo (impostato a 3 <em>in questo corso</em> solo per convenzione, cosÃ¬ come il periodo del clock a 10 unitÃ ) rappresenta il tempo di propagazione <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>p</mi><mi>r</mi><mi>o</mi><mi>p</mi><mi>a</mi><mi>g</mi><mi>a</mi><mi>t</mi><mi>i</mi><mi>o</mi><mi>n</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{propagation}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.9694em;vertical-align:-0.2861em"></span><span class="mord"><span class="mord mathnormal" style="margin-right:0.13889em">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3117em"><span style="top:-2.55em;margin-left:-0.1389em;margin-right:0.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">ro</span><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight" style="margin-right:0.03588em">g</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight">t</span><span class="mord mathnormal mtight">i</span><span class="mord mathnormal mtight">o</span><span class="mord mathnormal mtight">n</span></span></span></span></span><span class="vlist-s">â</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em"><span></span></span></span></span></span></span></span></span></span> del registro, ossia il tempo che passa dal fronte del clock prima che il registro mostri in uscita il nuovo valore.</p>
<p>Tutti gli assegmenti in questi blocchi <u>devono</u> usare l&#x27;operatore <code>&lt;=</code>, e non <code>=</code>.
Come spiegato nella sezione piÃ¹ avanti, questo Ã¨ necessario perchÃ© i registri simulati siano non-trasparenti.</p>
<p>Tipicamente usiamo registri <em>multifunzionali</em>, ossia che operano in maniera diversa in base allo <em>stato</em> della rete.</p>
<p>In una <em>descrizione</em>, questo si fa usando un singolo registro di stato <code>STAR</code> e indicando il comportamento dei vari registri multifunzionali al variare di <code>STAR</code>.
Questo ci fa vedere in generale come si comporta l&#x27;intera rete al variare di <code>STAR</code>.
In questa notazione, Ã¨ lecito omettere un registro in un dato stato, implicando che quel registro <em>conserva</em> il valore precedentemente assegnato.</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_QJqH"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token parameter constant" style="color:#36acaa">localparam</span><span class="token plain"> S0 </span><span class="token assignment keyword" style="color:#00009f">=</span><span class="token plain"> 0</span><span class="token punctuation" style="color:#393A34">,</span><span class="token plain"> S1 </span><span class="token assignment keyword" style="color:#00009f">=</span><span class="token plain"> 1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"></span><span class="token behavior keyword" style="color:#00009f">always</span><span class="token plain"> @</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">posedge clock</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">if</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">reset_ == 1</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> </span><span class="token delay constant" style="color:#36acaa">#3</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">begin</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token block function" style="color:#d73a49">casex</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">STAR</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        S0</span><span class="token punctuation" style="color:#393A34">:</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">begin</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            A </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> </span><span class="token brackets operator" style="color:#393A34">~</span><span class="token plain">B;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            B </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> A;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            STAR </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> </span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">A == </span><span class="token literal-binary-number number" style="color:#36acaa">1&#x27;b0</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> ? S1 </span><span class="token punctuation" style="color:#393A34">:</span><span class="token plain"> S0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        </span><span class="token block function" style="color:#d73a49">end</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        S1</span><span class="token punctuation" style="color:#393A34">:</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">begin</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            A </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> B;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            B </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> </span><span class="token brackets operator" style="color:#393A34">~</span><span class="token plain">A;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            STAR </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> </span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">B == </span><span class="token literal-binary-number number" style="color:#36acaa">1&#x27;b1</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> ? S1 </span><span class="token punctuation" style="color:#393A34">:</span><span class="token plain"> S0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        </span><span class="token block function" style="color:#d73a49">end</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token block function" style="color:#d73a49">endcase</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"></span><span class="token block function" style="color:#d73a49">end</span><br></span></code></pre></div></div>
<p>In una <em>sintesi</em>, invece, si sintetizza ciascun registro individualmente come un multiplexer guidato da una serie di <em>variabili di comando</em>.
Il multiplexer ha come ingressi <em>tutti</em> i risultati combinatori che il registro utilizza, e in base allo stato (da cui vengono generate le variabili di comando) solo uno di questi Ã¨ utilizzato per aggiornare il registro al fronte positivo del clock.
Questo Ã¨ rappresentato in Verilog utilizzando le variabili di comando per discriminare il <code>casex</code>, e indicando un comportamento combinatorio per ciascun valore di queste variabili.
In questa notazione, <u>non Ã¨ lecito</u> omettere le operazioni di conservazione, mentre Ã¨ lecito utilizzare non specificati per indicare comportamenti assegnati a piÃ¹ ingressi del multiplexer.
Nell&#x27;esempio sotto, con <code>2&#x27;b1X</code> si indica che a entrambi gli ingressi <code>10</code> e <code>11</code> del multiplexer Ã¨ collegato il valore <code>DAV_</code>.</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_QJqH"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token behavior keyword" style="color:#00009f">always</span><span class="token plain"> @</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">posedge clock</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">if</span><span class="token punctuation" style="color:#393A34">(</span><span class="token plain">reset_ == 1</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"> </span><span class="token delay constant" style="color:#36acaa">#3</span><span class="token plain"> </span><span class="token block function" style="color:#d73a49">begin</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token block function" style="color:#d73a49">casex</span><span class="token punctuation" style="color:#393A34">(</span><span class="token brackets operator" style="color:#393A34">{</span><span class="token plain">b1</span><span class="token punctuation" style="color:#393A34">,</span><span class="token plain"> b0</span><span class="token brackets operator" style="color:#393A34">}</span><span class="token punctuation" style="color:#393A34">)</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        </span><span class="token literal-binary-number number" style="color:#36acaa">2&#x27;b00</span><span class="token punctuation" style="color:#393A34">:</span><span class="token plain"> DAV_ </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        </span><span class="token literal-binary-number number" style="color:#36acaa">2&#x27;b01</span><span class="token punctuation" style="color:#393A34">:</span><span class="token plain"> DAV_ </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> 1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        </span><span class="token literal-binary-number number" style="color:#36acaa">2&#x27;b1X</span><span class="token punctuation" style="color:#393A34">:</span><span class="token plain"> DAV_ </span><span class="token assignment keyword" style="color:#00009f">&lt;=</span><span class="token plain"> DAV_;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    </span><span class="token block function" style="color:#d73a49">endcase</span><span class="token plain"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"></span><span class="token block function" style="color:#d73a49">end</span><br></span></code></pre></div></div>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="limitazioni-della-simulazione-temporizzazione-non-trasparenza-e-operatori-di-assegnamento">Limitazioni della simulazione: temporizzazione, non-trasparenza e operatori di assegnamento<a href="#limitazioni-della-simulazione-temporizzazione-non-trasparenza-e-operatori-di-assegnamento" class="hash-link" aria-label="Link diretto a Limitazioni della simulazione: temporizzazione, non-trasparenza e operatori di assegnamento" title="Link diretto a Limitazioni della simulazione: temporizzazione, non-trasparenza e operatori di assegnamento" translate="no">â</a></h2>
<p>Ci sono alcune differenze tra i registri, intesi come componenti elettronici, e i <code>reg</code> descritti in Verilog cosÃ¬ come abbiamo visto.
Queste differenze non sono d&#x27;interesse <em>se non si fanno errori</em>.
In caso di errori, si potrebbero osservare comportamenti altrimenti inspiegabili, ed Ã¨ per questo che Ã¨ utile conoscere queste differenze per poter risalire alla fonte del problema.</p>
<p>I registri hanno caratteristiche di temporizzazione sia prima che dopo il fronte positivo del clock:
ciascun ingresso va impostato almeno <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>s</mi><mi>e</mi><mi>t</mi><mi>u</mi><mi>p</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{setup}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.9694em;vertical-align:-0.2861em"></span><span class="mord"><span class="mord mathnormal" style="margin-right:0.13889em">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.2806em"><span style="top:-2.55em;margin-left:-0.1389em;margin-right:0.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">se</span><span class="mord mathnormal mtight">t</span><span class="mord mathnormal mtight">u</span><span class="mord mathnormal mtight">p</span></span></span></span></span><span class="vlist-s">â</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em"><span></span></span></span></span></span></span></span></span></span> prima del fronte positivo, mantenuto fino ad almeno <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>h</mi><mi>o</mi><mi>l</mi><mi>d</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{hold}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8333em;vertical-align:-0.15em"></span><span class="mord"><span class="mord mathnormal" style="margin-right:0.13889em">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em"><span style="top:-2.55em;margin-left:-0.1389em;margin-right:0.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">h</span><span class="mord mathnormal mtight">o</span><span class="mord mathnormal mtight" style="margin-right:0.01968em">l</span><span class="mord mathnormal mtight">d</span></span></span></span></span><span class="vlist-s">â</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em"><span></span></span></span></span></span></span></span></span></span> dopo, e il valore in ingresso Ã¨ rispecchiato in uscita solo dopo <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>p</mi><mi>r</mi><mi>o</mi><mi>p</mi><mi>a</mi><mi>g</mi><mi>a</mi><mi>t</mi><mi>i</mi><mi>o</mi><mi>n</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{propagation}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.9694em;vertical-align:-0.2861em"></span><span class="mord"><span class="mord mathnormal" style="margin-right:0.13889em">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3117em"><span style="top:-2.55em;margin-left:-0.1389em;margin-right:0.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">ro</span><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight" style="margin-right:0.03588em">g</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight">t</span><span class="mord mathnormal mtight">i</span><span class="mord mathnormal mtight">o</span><span class="mord mathnormal mtight">n</span></span></span></span></span><span class="vlist-s">â</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em"><span></span></span></span></span></span></span></span></span></span>.</p>
<p>Date le semplici strutture sintattiche che utilizziamo, la simulazione non Ã¨ cosÃ¬ accurata e non considera <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>s</mi><mi>e</mi><mi>t</mi><mi>u</mi><mi>p</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{setup}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.9694em;vertical-align:-0.2861em"></span><span class="mord"><span class="mord mathnormal" style="margin-right:0.13889em">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.2806em"><span style="top:-2.55em;margin-left:-0.1389em;margin-right:0.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">se</span><span class="mord mathnormal mtight">t</span><span class="mord mathnormal mtight">u</span><span class="mord mathnormal mtight">p</span></span></span></span></span><span class="vlist-s">â</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em"><span></span></span></span></span></span></span></span></span></span>
e <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>h</mi><mi>o</mi><mi>l</mi><mi>d</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{hold}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8333em;vertical-align:-0.15em"></span><span class="mord"><span class="mord mathnormal" style="margin-right:0.13889em">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em"><span style="top:-2.55em;margin-left:-0.1389em;margin-right:0.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">h</span><span class="mord mathnormal mtight">o</span><span class="mord mathnormal mtight" style="margin-right:0.01968em">l</span><span class="mord mathnormal mtight">d</span></span></span></span></span><span class="vlist-s">â</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em"><span></span></span></span></span></span></span></span></span></span>.
In particolare, il simulatore campiona i valori in ingresso non <em>prima</em> del fronte positivo, ma direttamente quando aggiorna il valore dei registri, ossia <em>dopo</em> <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>p</mi><mi>r</mi><mi>o</mi><mi>p</mi><mi>a</mi><mi>g</mi><mi>a</mi><mi>t</mi><mi>i</mi><mi>o</mi><mi>n</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{propagation}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.9694em;vertical-align:-0.2861em"></span><span class="mord"><span class="mord mathnormal" style="margin-right:0.13889em">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3117em"><span style="top:-2.55em;margin-left:-0.1389em;margin-right:0.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">ro</span><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight" style="margin-right:0.03588em">g</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight">t</span><span class="mord mathnormal mtight">i</span><span class="mord mathnormal mtight">o</span><span class="mord mathnormal mtight">n</span></span></span></span></span><span class="vlist-s">â</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em"><span></span></span></span></span></span></span></span></span></span> dal fronte positivo del clock.</p>
<p>In altre parole: <u>tutti i campionamenti e gli aggiornamenti dei registri sono fatti allo stesso tempo di simulazione</u>, ossia <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>T</mi><mrow><mi>p</mi><mi>r</mi><mi>o</mi><mi>p</mi><mi>a</mi><mi>g</mi><mi>a</mi><mi>t</mi><mi>i</mi><mi>o</mi><mi>n</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{propagation}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.9694em;vertical-align:-0.2861em"></span><span class="mord"><span class="mord mathnormal" style="margin-right:0.13889em">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3117em"><span style="top:-2.55em;margin-left:-0.1389em;margin-right:0.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">ro</span><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight" style="margin-right:0.03588em">g</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight">t</span><span class="mord mathnormal mtight">i</span><span class="mord mathnormal mtight">o</span><span class="mord mathnormal mtight">n</span></span></span></span></span><span class="vlist-s">â</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em"><span></span></span></span></span></span></span></span></span></span> dopo il fronte positivo del clock.</p>
<p>Questo porterebbe a violare la non-trasparenza dei registri, se non fosse per l&#x27;operatore di assegnamento <code>&lt;=</code>, detto <em>non-blocking assignement</em>.
Questo operatore si comporta in questo modo: tutti gli assegmenti <code>&lt;=</code> contemporanei (ossia allo stesso tempo di simulazione) non hanno effetto l&#x27;uno sull&#x27;altro perchÃ© campionano il <em>right hand side</em> all&#x27;inizio del time-step e aggiornano il <em>left hand side</em> alla fine del time-step.</p>
<p>Questo simula correttamente la non-trasparenza dei registri, ma solo se <em>tutti</em> usano <code>&lt;=</code>.
Gli assegnamenti con <code>=</code>, detti <em>blocking assignement</em>, sono invece eseguiti completamente e nell&#x27;ordine in cui li incontra il simulatore (si assuma che quest&#x27;ordine sia del tutto casuale).</p>
<p>Al tempo di reset questo ci Ã¨ indifferente, perchÃ© sono (circuitalmente) leciti solo assegnamenti con valori costanti e non si possono quindi creare anelli per cui Ã¨ di interesse la non-trasparenza.</p></div></article><nav class="docusaurus-mt-lg pagination-nav" aria-label="Pagina del documento"><a class="pagination-nav__link pagination-nav__link--prev" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Sintassi per reti combinatorie"><div class="pagination-nav__sublabel">Precedente</div><div class="pagination-nav__label">Sintassi per reti combinatorie</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/reti-logiche-esercitazioni/esercitazioni/Verilog/Documentazione/Simulazione e GTKWave"><div class="pagination-nav__sublabel">Successivo</div><div class="pagination-nav__label">Simulazione e GTKWave</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#istanziazione" class="table-of-contents__link toc-highlight">Istanziazione</a></li><li><a href="#collegamento-a-wire" class="table-of-contents__link toc-highlight">Collegamento a <code>wire</code></a></li><li><a href="#struttura-generale-di-un-blocco-always" class="table-of-contents__link toc-highlight">Struttura generale di un blocco <code>always</code></a></li><li><a href="#comportamento-al-reset" class="table-of-contents__link toc-highlight">Comportamento al reset</a></li><li><a href="#aggiornamento-al-fronte-positivo-del-clock" class="table-of-contents__link toc-highlight">Aggiornamento al fronte positivo del <code>clock</code></a></li><li><a href="#limitazioni-della-simulazione-temporizzazione-non-trasparenza-e-operatori-di-assegnamento" class="table-of-contents__link toc-highlight">Limitazioni della simulazione: temporizzazione, non-trasparenza e operatori di assegnamento</a></li></ul></div></div></div></div></main></div></div></div><footer class="theme-layout-footer footer footer--dark"><div class="container container-fluid"><div class="footer__bottom text--center"><div class="footer__copyright">Copyright Â© 2025 Raffaele Zippo. Built with Docusaurus.</div></div></div></footer></div>
</body>
</html>