[{"name":"halt","alt_names":["HALT","halt"],"summary":"Suspends the CPU until an interrupt is received (maskable interrupts must be enabled to break the wait). While CPU is waiting for interrupt, the fake NOP instruction is being executed, to keep memory refresh going on.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"halt","z80_form":"HALT","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#HALT"]}],"url":null,"arch":"Z80"},{"name":"cpl","alt_names":["CPL","cpl"],"summary":"ComPLement. Inverts the contents of the accumulator.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cpl","z80_form":"CPL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CPL"]}],"url":null,"arch":"Z80"},{"name":"call","alt_names":["CALL","call"],"summary":"Like JP (including the ability to have conditions), but PUSHes the PC before jumping. Used for subroutine calls.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"call","z80_form":"CALL nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":17}},"z80_plus_m1":{"OneNum":{"Val":18}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"TwoNum":[{"Val":8},{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CALL%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"call","z80_form":"CALL C, nn","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":17},{"Val":10}]},"z80_plus_m1":{"TwoNum":[{"Val":18},{"Val":11}]},"r800":{"TwoNum":[{"Val":5},{"Val":3}]},"r800_plus_wait":{"ThreeNum":[{"Val":8},{"Val":7},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CALL%20C%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"call","z80_form":"CALL M, nn","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":17},{"Val":10}]},"z80_plus_m1":{"TwoNum":[{"Val":18},{"Val":11}]},"r800":{"TwoNum":[{"Val":5},{"Val":3}]},"r800_plus_wait":{"ThreeNum":[{"Val":8},{"Val":7},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CALL%20M%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"call","z80_form":"CALL NC, nn","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":17},{"Val":10}]},"z80_plus_m1":{"TwoNum":[{"Val":18},{"Val":11}]},"r800":{"TwoNum":[{"Val":5},{"Val":3}]},"r800_plus_wait":{"ThreeNum":[{"Val":8},{"Val":7},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CALL%20NC%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"call","z80_form":"CALL NZ, nn","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":17},{"Val":10}]},"z80_plus_m1":{"TwoNum":[{"Val":18},{"Val":11}]},"r800":{"TwoNum":[{"Val":5},{"Val":3}]},"r800_plus_wait":{"ThreeNum":[{"Val":8},{"Val":7},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CALL%20NZ%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"call","z80_form":"CALL P, nn","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":17},{"Val":10}]},"z80_plus_m1":{"TwoNum":[{"Val":18},{"Val":11}]},"r800":{"TwoNum":[{"Val":5},{"Val":3}]},"r800_plus_wait":{"ThreeNum":[{"Val":8},{"Val":7},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CALL%20P%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"call","z80_form":"CALL PE, nn","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":17},{"Val":10}]},"z80_plus_m1":{"TwoNum":[{"Val":18},{"Val":11}]},"r800":{"TwoNum":[{"Val":5},{"Val":3}]},"r800_plus_wait":{"ThreeNum":[{"Val":8},{"Val":7},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CALL%20PE%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"call","z80_form":"CALL PO, nn","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":17},{"Val":10}]},"z80_plus_m1":{"TwoNum":[{"Val":18},{"Val":11}]},"r800":{"TwoNum":[{"Val":5},{"Val":3}]},"r800_plus_wait":{"ThreeNum":[{"Val":8},{"Val":7},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CALL%20PO%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"call","z80_form":"CALL Z, nn","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":17},{"Val":10}]},"z80_plus_m1":{"TwoNum":[{"Val":18},{"Val":11}]},"r800":{"TwoNum":[{"Val":5},{"Val":3}]},"r800_plus_wait":{"ThreeNum":[{"Val":8},{"Val":7},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CALL%20Z%2C%20nn"]}],"url":null,"arch":"Z80"},{"name":"djnz","alt_names":["DJNZ","djnz"],"summary":"Decrement reg. b and Jump if Not Zero. Decrements B then performs JR NZ.. to the given address. Used for encapsulating loops.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"djnz","z80_form":"DJNZ o","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":13},{"Val":8}]},"z80_plus_m1":{"TwoNum":[{"Val":14},{"Val":9}]},"r800":{"TwoNum":[{"Val":3},{"Val":2}]},"r800_plus_wait":{"TwoNum":[{"Val":3},{"Val":2}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DJNZ%20o"]}],"url":null,"arch":"Z80"},{"name":"ini","alt_names":["INI","ini"],"summary":"INput and Incremenent. Inputs a value from port BC into memory at the address stored in HL, then increments HL and decrements B. Because B is decremented and is part of the port number, the port number for future INI instructions will change unless it is reset. Z is set if B reached 0; C, S, H, and P/V are destroyed.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ini","z80_form":"INI","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":18}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":12},{"Val":11}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INI"]}],"url":null,"arch":"Z80"},{"name":"inir","alt_names":["INIR","inir"],"summary":"INput and Increment Repeated. Loops INI until B reaches 0, so that if INIR starts with B=0 it loops 256 times. Because B is decremented during this process and is part of the port number, this is unlikely to be useful except when the upper byte of the port number is not relevant. Interrupts are recognized during execution.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inir","z80_form":"INIR","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":21},{"Val":16}]},"z80_plus_m1":{"TwoNum":[{"Val":23},{"Val":18}]},"r800":{"TwoNum":[{"Val":4},{"Val":3}]},"r800_plus_wait":{"ThreeNum":["Unknown",{"Val":12},{"Val":11}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INIR"]}],"url":null,"arch":"Z80"},{"name":"ccf","alt_names":["CCF","ccf"],"summary":"Complement Carry Flag. Inverts the carry flag. (Does not, as might be assumed, clear it!) Also sets H to the previous value of the carry flag.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ccf","z80_form":"CCF","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CCF"]}],"url":null,"arch":"Z80"},{"name":"otdr","alt_names":["OTDR","otdr"],"summary":"Out and Decrement Repeated. except that it outputs instead of inputs and B is decremented before the output instead of after. Condition check on B is performed after, so that if OTIR starts with B=0 it loops 256 times.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"otdr","z80_form":"OTDR","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":21},{"Val":16}]},"z80_plus_m1":{"TwoNum":[{"Val":23},{"Val":18}]},"r800":{"TwoNum":[{"Val":4},{"Val":3}]},"r800_plus_wait":{"ThreeNum":["Unknown",{"Val":12},{"Val":11}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OTDR"]}],"url":null,"arch":"Z80"},{"name":"rr","alt_names":["RR","rr"],"summary":"Rotate Right. Rotates the target bitwise right by one position. The LSB is copied to Carry.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rr","z80_form":"RR (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RR%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rr","z80_form":"RR (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RR%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rr","z80_form":"RR (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RR%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rr","z80_form":"RR r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RR%20r"]}],"url":null,"arch":"Z80"},{"name":"rlc","alt_names":["RLC","rlc"],"summary":"Rotate Left Circular. Rotates the target bitwise left by one position. The MSB is copied to bit 0, and also to Carry. Can be applied to any 8-bit register or to a location in memory pointed to by HL or indexed via IX or IY. The final alternative is undocumented, and stores the result in a register as well as performing the operation.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rlc","z80_form":"RLC (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RLC%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rlc","z80_form":"RLC (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RLC%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rlc","z80_form":"RLC (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RLC%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rlc","z80_form":"RLC r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RLC%20r"]}],"url":null,"arch":"Z80"},{"name":"sub","alt_names":["SUB","sub"],"summary":"Subtracts a value from A.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sub","z80_form":"SUB (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SUB%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sub","z80_form":"SUB (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SUB%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sub","z80_form":"SUB (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SUB%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sub","z80_form":"SUB n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SUB%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sub","z80_form":"SUB r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SUB%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sub","z80_form":"SUB IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SUB%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sub","z80_form":"SUB IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SUB%20IYq"]}],"url":null,"arch":"Z80"},{"name":"neg","alt_names":["NEG","neg"],"summary":"NEGate. Subtracts the contents of the accumulator from zero, making it negative for the purpose of two's complement. P/V is set if A previously held $80. C is set if accumulator did not previously hold $00.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"neg","z80_form":"NEG","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#NEG"]}],"url":null,"arch":"Z80"},{"name":"sbc","alt_names":["SBC","sbc"],"summary":"SuBtract with Carry, er, borrow. Subtracts values, subtracting an additional 1 if Carry is set. Legal combinations are the same as for ADD, although there are no extended opcode versions of SBC and in 16-bit values the first parameter can only be HL. For 16-bit values the H flag is set if borrow from bit 12; otherwise, it is reset.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC A, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20A%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC A, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20A%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC A, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20A%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC A, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20A%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC A, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20A%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC A, IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20A%2C%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC A, IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20A%2C%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC HL, BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20HL%2C%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC HL, DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20HL%2C%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC HL, HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20HL%2C%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sbc","z80_form":"SBC HL, SP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SBC%20HL%2C%20SP"]}],"url":null,"arch":"Z80"},{"name":"ex","alt_names":["EX","ex"],"summary":"EXchange. Exchanges the contents of two sources.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ex","z80_form":"EX (SP), HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":20}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#EX%20%28SP%29%2C%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ex","z80_form":"EX (SP), IX","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#EX%20%28SP%29%2C%20IX"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ex","z80_form":"EX (SP), IY","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#EX%20%28SP%29%2C%20IY"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ex","z80_form":"EX AF, AF'","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#EX%20AF%2C%20AF%27"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ex","z80_form":"EX DE, HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#EX%20DE%2C%20HL"]}],"url":null,"arch":"Z80"},{"name":"ei","alt_names":["EI","ei"],"summary":"Enable Interrupts. Enables maskable interrupts (after next instruction, i.e. for example: EI RET - the interrupt may happen only after RET instruction is finished (or EI DI pair of instructions will not allow any maskable interrupt to happen).","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ei","z80_form":"EI","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#EI"]}],"url":null,"arch":"Z80"},{"name":"inc","alt_names":["INC","inc"],"summary":"INCrement. ncrements the target by one. The argument can be any 8-bit register, any 16-bit register pair, or the address pointed to by HL or indexed via IX or IY. P/V is set if the target held $7F. N is reset.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC A","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20A"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC B","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20B"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":6}},"z80_plus_m1":{"OneNum":{"Val":7}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC C","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20C"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC D","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20D"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":6}},"z80_plus_m1":{"OneNum":{"Val":7}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC E","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20E"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20H"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":6}},"z80_plus_m1":{"OneNum":{"Val":7}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC IX","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20IX"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC IY","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20IY"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC L","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20L"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"inc","z80_form":"INC SP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":6}},"z80_plus_m1":{"OneNum":{"Val":7}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INC%20SP"]}],"url":null,"arch":"Z80"},{"name":"indr","alt_names":["INDR","indr"],"summary":"INput and Decrement Repeated. Loops INIR until B reaches 0, so that if INIR starts with B=0 it loops 256 times. Because B is decremented during this process and is part of the port number, this is unlikely to be useful except when the upper byte of the port number is not relevant. Interrupts are recognized during execution.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"indr","z80_form":"INDR","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":21},{"Val":16}]},"z80_plus_m1":{"TwoNum":[{"Val":23},{"Val":18}]},"r800":{"TwoNum":[{"Val":4},{"Val":3}]},"r800_plus_wait":{"ThreeNum":["Unknown",{"Val":12},{"Val":11}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#INDR"]}],"url":null,"arch":"Z80"},{"name":"ldi","alt_names":["LDI","ldi"],"summary":"LoaD and Increment. Copies the byte pointed to by HL to the address pointed to by DE, then adds 1 to DE and HL and subtracts 1 from BC. P/V is set to (BC!=0), i.e. set when non zero.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ldi","z80_form":"LDI","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":18}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LDI"]}],"url":null,"arch":"Z80"},{"name":"pop","alt_names":["POP","pop"],"summary":"Pops the given argument from the stack. This can be any 16-bit register pair except SP. The current value at SP is copied to the register pair and then SP is raised by 2. Popping into AF does set value of flag register F directly to low 8 bits of value from stack.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"pop","z80_form":"POP AF","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":5}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#POP%20AF"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"pop","z80_form":"POP BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":5}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#POP%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"pop","z80_form":"POP DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":5}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#POP%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"pop","z80_form":"POP HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":5}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#POP%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"pop","z80_form":"POP IX","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":14}},"z80_plus_m1":{"OneNum":{"Val":16}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#POP%20IX"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"pop","z80_form":"POP IY","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":14}},"z80_plus_m1":{"OneNum":{"Val":16}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#POP%20IY"]}],"url":null,"arch":"Z80"},{"name":"rrc","alt_names":["RRC","rrc"],"summary":"Rotate Right Circular. Rotates the target bitwise right by one position. The LSB is copied to the MSB, and also to Carry. Can be applied to any 8-bit register or to a location in memory pointed to by HL or indexed via IX or IY. The final alternative is undocumented, and stores the result in a register as well as performing the operation.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rrc","z80_form":"RRC (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RRC%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rrc","z80_form":"RRC (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RRC%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rrc","z80_form":"RRC (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RRC%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rrc","z80_form":"RRC r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RRC%20r"]}],"url":null,"arch":"Z80"},{"name":"rlca","alt_names":["RLCA","rlca"],"summary":"Same as RLC except it only works on A, is faster, and does not alter S, Z or P/V.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rlca","z80_form":"RLCA","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RLCA"]}],"url":null,"arch":"Z80"},{"name":"add","alt_names":["ADD","add"],"summary":"Adds values together.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD A, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20A%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD A, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20A%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD A, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20A%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD A, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20A%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD A, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20A%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD A, IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20A%2C%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD A, IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20A%2C%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD HL, BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20HL%2C%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD HL, DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20HL%2C%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD HL, HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20HL%2C%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD HL, SP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20HL%2C%20SP"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD IX, BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20IX%2C%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD IX, DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20IX%2C%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD IX, IX","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20IX%2C%20IX"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD IX, SP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20IX%2C%20SP"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD IY, BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20IY%2C%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD IY, DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20IY%2C%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD IY, IY","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20IY%2C%20IY"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"add","z80_form":"ADD IY, SP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADD%20IY%2C%20SP"]}],"url":null,"arch":"Z80"},{"name":"ld","alt_names":["LD","ld"],"summary":"LoaD. The basic data load/transfer instruction. Transfers data from the location specified by the second argument, to the location specified by the first.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (BC), A","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28BC%29%2C%20A"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (DE), A","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28DE%29%2C%20A"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (HL), n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":5}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28HL%29%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (HL), r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28HL%29%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (IX+o), n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28IX%2Bo%29%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (IX+o), r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28IX%2Bo%29%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (IY+o), n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28IY%2Bo%29%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (IY+o), r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28IY%2Bo%29%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (nn), A","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":13}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28nn%29%2C%20A"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (nn), BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28nn%29%2C%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (nn), DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28nn%29%2C%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (nn), HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28nn%29%2C%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (nn), IX","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28nn%29%2C%20IX"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (nn), IY","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28nn%29%2C%20IY"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD (nn), SP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20%28nn%29%2C%20SP"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, (BC)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20%28BC%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, (DE)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20%28DE%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, (nn)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":13}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20%28nn%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, I","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":9}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20I"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD A, R","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":9}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20A%2C%20R"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD B, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20B%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD B, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20B%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD B, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20B%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD B, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20B%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD B, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20B%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD B, IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20B%2C%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD B, IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20B%2C%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD BC, (nn)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20BC%2C%20%28nn%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD BC, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20BC%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD C, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20C%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD C, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20C%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD C, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20C%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD C, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20C%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD C, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20C%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD C, IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20C%2C%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD C, IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20C%2C%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD D, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20D%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD D, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20D%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD D, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20D%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD D, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20D%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD D, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20D%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD D, IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20D%2C%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD D, IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20D%2C%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD DE, (nn)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20DE%2C%20%28nn%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD DE, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20DE%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD E, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20E%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD E, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20E%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD E, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20E%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD E, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20E%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD E, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20E%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD E, IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20E%2C%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD E, IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20E%2C%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD H, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20H%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD H, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20H%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD H, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20H%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD H, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20H%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD H, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20H%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD HL, (nn)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20HL%2C%20%28nn%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD HL, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20HL%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD I, A","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":9}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20I%2C%20A"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IX, (nn)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IX%2C%20%28nn%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IX, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":14}},"z80_plus_m1":{"OneNum":{"Val":16}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IX%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IXh, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":13}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IXh%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IXh, p","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IXh%2C%20p"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IXl, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":13}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IXl%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IXl, p","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IXl%2C%20p"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IY, (nn)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IY%2C%20%28nn%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IY, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":14}},"z80_plus_m1":{"OneNum":{"Val":16}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IY%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IYh, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":13}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IYh%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IYh, q","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IYh%2C%20q"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IYl, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":13}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IYl%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD IYl, q","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20IYl%2C%20q"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD L, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20L%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD L, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20L%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD L, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20L%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD L, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20L%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD L, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20L%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD R, A","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":9}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20R%2C%20A"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD SP, (nn)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":6}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20SP%2C%20%28nn%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD SP, HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":6}},"z80_plus_m1":{"OneNum":{"Val":7}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20SP%2C%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD SP, IX","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20SP%2C%20IX"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD SP, IY","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20SP%2C%20IY"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ld","z80_form":"LD SP, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LD%20SP%2C%20nn"]}],"url":null,"arch":"Z80"},{"name":"rst","alt_names":["RST","rst"],"summary":"ReSTart. Performs a CALL to a routine located at one of eight fixed locations ($00, $08, ..., $38) in the zero page. This is located in ROM, and on the Spectrum only a limited number of values are useful to call built-in ROM routines.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rst","z80_form":"RST 0","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":6},{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RST%200"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rst","z80_form":"RST 8H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":6},{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RST%208H"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rst","z80_form":"RST 10H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":6},{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RST%2010H"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rst","z80_form":"RST 18H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":6},{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RST%2018H"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rst","z80_form":"RST 20H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":6},{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RST%2020H"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rst","z80_form":"RST 28H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":6},{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RST%2028H"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rst","z80_form":"RST 30H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":6},{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RST%2030H"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rst","z80_form":"RST 38H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":6},{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RST%2038H"]}],"url":null,"arch":"Z80"},{"name":"exx","alt_names":["EXX","exx"],"summary":"EXchange all. Exchanges BC, DE, and HL with their shadow registers. AF and AF' are not exchanged.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"exx","z80_form":"EXX","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#EXX"]}],"url":null,"arch":"Z80"},{"name":"nop","alt_names":["NOP","nop"],"summary":"No OPeration. Does 'nothing' (just usual housekeeping like refreshing memory and advancing program counter to next instruction).","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"nop","z80_form":"NOP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#NOP"]}],"url":null,"arch":"Z80"},{"name":"or","alt_names":["OR","or"],"summary":"Performs the bitwise OR operator.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"or","z80_form":"OR (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OR%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"or","z80_form":"OR (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OR%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"or","z80_form":"OR (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OR%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"or","z80_form":"OR n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OR%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"or","z80_form":"OR r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OR%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"or","z80_form":"OR IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OR%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"or","z80_form":"OR IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OR%20IYq"]}],"url":null,"arch":"Z80"},{"name":"res","alt_names":["RES","res"],"summary":"Resets the numbered bit on target value.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"res","z80_form":"RES b, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RES%20b%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"res","z80_form":"RES b, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RES%20b%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"res","z80_form":"RES b, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RES%20b%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"res","z80_form":"RES b, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RES%20b%2C%20r"]}],"url":null,"arch":"Z80"},{"name":"bit","alt_names":["BIT","bit"],"summary":"test Bit. Tests if a bit is set on a target value.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"bit","z80_form":"BIT b, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":5}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#BIT%20b%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"bit","z80_form":"BIT b, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#BIT%20b%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"bit","z80_form":"BIT b, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":20}},"z80_plus_m1":{"OneNum":{"Val":22}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#BIT%20b%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"bit","z80_form":"BIT b, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#BIT%20b%2C%20r"]}],"url":null,"arch":"Z80"},{"name":"cpdr","alt_names":["CPDR","cpdr"],"summary":"ComPare and Decrement Repeated. Automatically loops CPIR until either Z is set (A is found in the byte pointed to by HL) or P/V is reset (BC reached 0). Flag effects are the same as CPD except that one of the two terminating flag conditions will always be true.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cpdr","z80_form":"CPDR","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":21},{"Val":16}]},"z80_plus_m1":{"TwoNum":[{"Val":23},{"Val":18}]},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"TwoNum":["Unknown",{"Val":8}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CPDR"]}],"url":null,"arch":"Z80"},{"name":"otir","alt_names":["OTIR","otir"],"summary":"Out and Increment Repeated. Behaves like INIR except that it outputs instead of inputs and B is decremented before the output instead of after. Condition check on B is performed after, so that if OTIR starts with B=0 it loops 256 times.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"otir","z80_form":"OTIR","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":21},{"Val":16}]},"z80_plus_m1":{"TwoNum":[{"Val":23},{"Val":18}]},"r800":{"TwoNum":[{"Val":4},{"Val":3}]},"r800_plus_wait":{"ThreeNum":["Unknown",{"Val":12},{"Val":11}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OTIR"]}],"url":null,"arch":"Z80"},{"name":"adc","alt_names":["ADC","adc"],"summary":"ADd with Carry. Adds values together, adding an additional 1 if Carry is set.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC A, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20A%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC A, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20A%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC A, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20A%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC A, n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20A%2C%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC A, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20A%2C%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC A, IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20A%2C%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC A, IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20A%2C%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC HL, BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20HL%2C%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC HL, DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20HL%2C%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC HL, HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20HL%2C%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"adc","z80_form":"ADC HL, SP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#ADC%20HL%2C%20SP"]}],"url":null,"arch":"Z80"},{"name":"set","alt_names":["SET","set"],"summary":"SET bit. Sets the numbered bit on target value.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"set","z80_form":"SET b, (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SET%20b%2C%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"set","z80_form":"SET b, (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SET%20b%2C%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"set","z80_form":"SET b, (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SET%20b%2C%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"set","z80_form":"SET b, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SET%20b%2C%20r"]}],"url":null,"arch":"Z80"},{"name":"lddr","alt_names":["LDDR","lddr"],"summary":"LoaD and Decrement Repeated. Automatically loops LDD until BC reaches zero. Note the last iteration starts when BC=1 and ends with BC=0 (starting the LDDR with BC=0 will start 64kiB transfer, most likely overwriting vital parts of system memory and/or code itself).","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"lddr","z80_form":"LDDR","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":21},{"Val":16}]},"z80_plus_m1":{"TwoNum":[{"Val":23},{"Val":18}]},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":["Unknown",{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LDDR"]}],"url":null,"arch":"Z80"},{"name":"rl","alt_names":["RL","rl"],"summary":"Rotate Left. Rotates the target bitwise left by one position. The MSB is copied to Carry. The previous contents of Carry are copied to bit 0. Can be applied to any 8-bit register or to a location in memory pointed to by HL or indexed via IX or IY. The final alternative is undocumented, and stores the result in a register as well as performing the operation.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rl","z80_form":"RL (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RL%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rl","z80_form":"RL (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RL%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rl","z80_form":"RL (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RL%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rl","z80_form":"RL r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RL%20r"]}],"url":null,"arch":"Z80"},{"name":"xor","alt_names":["XOR","xor"],"summary":"Performs the bitwise XOR operator.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"xor","z80_form":"XOR (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#XOR%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"xor","z80_form":"XOR (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#XOR%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"xor","z80_form":"XOR (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#XOR%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"xor","z80_form":"XOR n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#XOR%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"xor","z80_form":"XOR r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#XOR%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"xor","z80_form":"XOR IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#XOR%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"xor","z80_form":"XOR IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#XOR%20IYq"]}],"url":null,"arch":"Z80"},{"name":"sla","alt_names":["SLA","sla"],"summary":"Shift Left Arithmetic. Shifts the target bitwise left by one position. The MSB is copied to Carry. 0 is copied to bit 0.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sla","z80_form":"SLA (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SLA%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sla","z80_form":"SLA (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SLA%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sla","z80_form":"SLA (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SLA%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sla","z80_form":"SLA r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SLA%20r"]}],"url":null,"arch":"Z80"},{"name":"and","alt_names":["AND","and"],"summary":"Performs the bitwise AND operator.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"and","z80_form":"AND (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#AND%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"and","z80_form":"AND (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#AND%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"and","z80_form":"AND (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#AND%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"and","z80_form":"AND n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#AND%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"and","z80_form":"AND r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#AND%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"and","z80_form":"AND IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#AND%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"and","z80_form":"AND IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#AND%20IYq"]}],"url":null,"arch":"Z80"},{"name":"rrca","alt_names":["RRCA","rrca"],"summary":"Same as RRC except it only works on A, is faster, and does not alter S, Z or P/V.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rrca","z80_form":"RRCA","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RRCA"]}],"url":null,"arch":"Z80"},{"name":"reti","alt_names":["RETI","reti"],"summary":"RETurn from Interrupt. Returns from an interrupt service routine (same as RET instruction, but also does signal to I/O device that the interrupt routine is completed).","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"reti","z80_form":"RETI","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":14}},"z80_plus_m1":{"OneNum":{"Val":16}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RETI"]}],"url":null,"arch":"Z80"},{"name":"srl","alt_names":["SRL","srl"],"summary":"Shift Right Logical. Shifts the target bitwise right by one position. The LSB is copied to Carry. 0 is copied into the MSB.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"srl","z80_form":"SRL (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SRL%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"srl","z80_form":"SRL (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SRL%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"srl","z80_form":"SRL (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SRL%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"srl","z80_form":"SRL r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SRL%20r"]}],"url":null,"arch":"Z80"},{"name":"cpi","alt_names":["CPI","cpi"],"summary":"CoPare and Increment. Compares the byte pointed to by HL with the contents of A and sets Z if it matches or S if the comparison goes negative. Then adds 1 to HL and subtracts 1 from BC. P/V is set to (BC!=0), i.e. set when non zero.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cpi","z80_form":"CPI","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":18}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CPI"]}],"url":null,"arch":"Z80"},{"name":"daa","alt_names":["DAA","daa"],"summary":"Decimal Adjust Accumulator. Modifies the contents of the accumulator based on the flags left by previous operation to correct for binary coded decimal (BCD).","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"daa","z80_form":"DAA","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DAA"]}],"url":null,"arch":"Z80"},{"name":"rrd","alt_names":["RRD","rrd"],"summary":"Rotate Right bcd Digit. Same as RLD, but the order is: the lower nibble pointed to by HL, the lower nibble of the A, and the upper nibble of the byte.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rrd","z80_form":"RRD","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":18}},"z80_plus_m1":{"OneNum":{"Val":20}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RRD"]}],"url":null,"arch":"Z80"},{"name":"di","alt_names":["DI","di"],"summary":"Disable Interrupts. Disables maskable interrupts.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"di","z80_form":"DI","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DI"]}],"url":null,"arch":"Z80"},{"name":"jp","alt_names":["JP","jp"],"summary":"","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":5}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP (IX)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20%28IX%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP (IY)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20%28IY%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP C, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20C%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP M, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20M%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP NC, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20NC%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP NZ, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20NZ%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP P, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20P%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP PE, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20PE%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP PO, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20PO%2C%20nn"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jp","z80_form":"JP Z, nn","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":3}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JP%20Z%2C%20nn"]}],"url":null,"arch":"Z80"},{"name":"rra","alt_names":["RRA","rra"],"summary":"Same as RR except it only works on A, is faster, and does not alter S, Z or P/V.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rra","z80_form":"RRA","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RRA"]}],"url":null,"arch":"Z80"},{"name":"in","alt_names":["IN","in"],"summary":"Inputs a byte value from the 16-bit port number given in BC.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"in","z80_form":"IN A, (C)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IN%20A%2C%20%28C%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"in","z80_form":"IN A, (n)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IN%20A%2C%20%28n%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"in","z80_form":"IN B, (C)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IN%20B%2C%20%28C%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"in","z80_form":"IN C, (C)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IN%20C%2C%20%28C%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"in","z80_form":"IN D, (C)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IN%20D%2C%20%28C%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"in","z80_form":"IN E, (C)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IN%20E%2C%20%28C%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"in","z80_form":"IN H, (C)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IN%20H%2C%20%28C%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"in","z80_form":"IN L, (C)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IN%20L%2C%20%28C%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"in","z80_form":"IN F, (C)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IN%20F%2C%20%28C%29"]}],"url":null,"arch":"Z80"},{"name":"rld","alt_names":["RLD","rld"],"summary":"Rotate Left bcd Digit. Rotates the lower nibble of the byte pointed to by HL, the upper nibble of that byte, and the lower nibble of A, in that order.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rld","z80_form":"RLD","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":18}},"z80_plus_m1":{"OneNum":{"Val":20}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RLD"]}],"url":null,"arch":"Z80"},{"name":"cpir","alt_names":["CPIR","cpir"],"summary":"ComPare and Increment Repeated. Automatically loops CPI until either Z is set (A is found in the byte pointed to by HL) or P/V is reset (BC reached 0). Flag effects are the same as CPI except that one of the two terminating flag conditions will always be true.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cpir","z80_form":"CPIR","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":21},{"Val":16}]},"z80_plus_m1":{"TwoNum":[{"Val":23},{"Val":18}]},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"TwoNum":["Unknown",{"Val":8}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CPIR"]}],"url":null,"arch":"Z80"},{"name":"dec","alt_names":["DEC","dec"],"summary":"DECrment. Decrements the target by one. Flag effects are the same as INC except H refers to borrow, not carry; and P/V is set if the target held $80.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC A","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20A"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC B","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20B"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":6}},"z80_plus_m1":{"OneNum":{"Val":7}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC C","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20C"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC D","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20D"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":6}},"z80_plus_m1":{"OneNum":{"Val":7}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC E","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20E"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20H"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":6}},"z80_plus_m1":{"OneNum":{"Val":7}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC IX","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20IX"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC IY","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20IY"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20IYq"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC L","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20L"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"dec","z80_form":"DEC SP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":6}},"z80_plus_m1":{"OneNum":{"Val":7}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#DEC%20SP"]}],"url":null,"arch":"Z80"},{"name":"ldd","alt_names":["LDD","ldd"],"summary":"LoaD and Decrement. Copies the byte pointed to by HL to the address pointed to by DE, then substracts 1 from DE, HL, and BC. P/V is set to (BC!=0), i.e. set when non zero.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ldd","z80_form":"LDD","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":18}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LDD"]}],"url":null,"arch":"Z80"},{"name":"muluw","alt_names":["MULUW","muluw"],"summary":"Perform 16-bit multiplication. Introduced as a new instruction with the R800.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"muluw","z80_form":"MULUW HL, BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":"Unknown"},"z80_plus_m1":{"OneNum":"Unknown"},"r800":{"OneNum":{"Val":36}},"r800_plus_wait":{"OneNum":{"Val":36}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#MULUW%20HL%2C%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"muluw","z80_form":"MULUW HL, SP","z80_opcode":null,"z80_timing":{"z80":{"OneNum":"Unknown"},"z80_plus_m1":{"OneNum":"Unknown"},"r800":{"OneNum":{"Val":36}},"r800_plus_wait":{"OneNum":{"Val":36}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#MULUW%20HL%2C%20SP"]}],"url":null,"arch":"Z80"},{"name":"retn","alt_names":["RETN","retn"],"summary":"RETurn from Non-maskable interrupt. Returns from a non-maskable interrupt service routine.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"retn","z80_form":"RETN","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":14}},"z80_plus_m1":{"OneNum":{"Val":16}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RETN"]}],"url":null,"arch":"Z80"},{"name":"im","alt_names":["IM","im"],"summary":"Interrupt Mode. Sets interrupt handling mode.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"im","z80_form":"IM 0","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IM%200"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"im","z80_form":"IM 1","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IM%201"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"im","z80_form":"IM 2","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IM%202"]}],"url":null,"arch":"Z80"},{"name":"cpd","alt_names":["CPD","cpd"],"summary":"ComPare and Decrement. Compares the byte pointed to by HL with the contents of A and sets Z if it matches or S if the comparison goes negative. Then subtracts 1 from HL and subtracts 1 from BC.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cpd","z80_form":"CPD","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":18}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CPD"]}],"url":null,"arch":"Z80"},{"name":"outi","alt_names":["OUTI","outi"],"summary":"Out and Increment. Behaves like INI, except it outputs instead of inputs and B is decremented before the output instead of after. Condition check on B is performed after, so that if OTIR starts with B=0 it loops 256 times.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"outi","z80_form":"OUTI","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":18}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":12},{"Val":11}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUTI"]}],"url":null,"arch":"Z80"},{"name":"ret","alt_names":["RET","ret"],"summary":"RETurn. POPs the PC from the stack, returning from a previous CALL. This can also accept the same conditions as JP.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ret","z80_form":"RET","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":10}},"z80_plus_m1":{"OneNum":{"Val":11}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":5}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RET"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ret","z80_form":"RET C","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":11},{"Val":5}]},"z80_plus_m1":{"TwoNum":[{"Val":12},{"Val":6}]},"r800":{"TwoNum":[{"Val":3},{"Val":1}]},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":1}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RET%20C"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ret","z80_form":"RET M","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":11},{"Val":5}]},"z80_plus_m1":{"TwoNum":[{"Val":12},{"Val":6}]},"r800":{"TwoNum":[{"Val":3},{"Val":1}]},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":1}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RET%20M"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ret","z80_form":"RET NC","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":11},{"Val":5}]},"z80_plus_m1":{"TwoNum":[{"Val":12},{"Val":6}]},"r800":{"TwoNum":[{"Val":3},{"Val":1}]},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":1}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RET%20NC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ret","z80_form":"RET NZ","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":11},{"Val":5}]},"z80_plus_m1":{"TwoNum":[{"Val":12},{"Val":6}]},"r800":{"TwoNum":[{"Val":3},{"Val":1}]},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":1}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RET%20NZ"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ret","z80_form":"RET P","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":11},{"Val":5}]},"z80_plus_m1":{"TwoNum":[{"Val":12},{"Val":6}]},"r800":{"TwoNum":[{"Val":3},{"Val":1}]},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":1}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RET%20P"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ret","z80_form":"RET PE","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":11},{"Val":5}]},"z80_plus_m1":{"TwoNum":[{"Val":12},{"Val":6}]},"r800":{"TwoNum":[{"Val":3},{"Val":1}]},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":1}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RET%20PE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ret","z80_form":"RET PO","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":11},{"Val":5}]},"z80_plus_m1":{"TwoNum":[{"Val":12},{"Val":6}]},"r800":{"TwoNum":[{"Val":3},{"Val":1}]},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":1}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RET%20PO"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ret","z80_form":"RET Z","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":11},{"Val":5}]},"z80_plus_m1":{"TwoNum":[{"Val":12},{"Val":6}]},"r800":{"TwoNum":[{"Val":3},{"Val":1}]},"r800_plus_wait":{"TwoNum":[{"Val":5},{"Val":1}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RET%20Z"]}],"url":null,"arch":"Z80"},{"name":"ldir","alt_names":["LDIR","ldir"],"summary":"LoaD and Increment Repeated. Automatically loops LDI until BC reaches zero. Note the last iteration starts when BC=1 and ends with BC=0 (starting the LDIR with BC=0 will start 64kiB transfer, most likely overwriting vital parts of system memory and/or code itself). Flag effects are the same as LDI except that P/V will always be reset.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ldir","z80_form":"LDIR","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":21},{"Val":16}]},"z80_plus_m1":{"TwoNum":[{"Val":23},{"Val":18}]},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":["Unknown",{"Val":7}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#LDIR"]}],"url":null,"arch":"Z80"},{"name":"sra","alt_names":["SRA","sra"],"summary":"Shift Right Arithmetic. Shifts the target bitwise right by one position. The MSB is copied to itself. Bit 0 is copied to Carry.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sra","z80_form":"SRA (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":8}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SRA%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sra","z80_form":"SRA (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SRA%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sra","z80_form":"SRA (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":23}},"z80_plus_m1":{"OneNum":{"Val":25}},"r800":{"OneNum":{"Val":7}},"r800_plus_wait":{"OneNum":{"Val":10}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SRA%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"sra","z80_form":"SRA r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SRA%20r"]}],"url":null,"arch":"Z80"},{"name":"mulub","alt_names":["MULUB","mulub"],"summary":"Perform 8-bit multiplication. Introduced as a new instruction with the R800.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"mulub","z80_form":"MULUB A, r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":"Unknown"},"z80_plus_m1":{"OneNum":"Unknown"},"r800":{"OneNum":{"Val":14}},"r800_plus_wait":{"OneNum":{"Val":14}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#MULUB%20A%2C%20r"]}],"url":null,"arch":"Z80"},{"name":"jr","alt_names":["JR","jr"],"summary":"Jump Relative. Jumps to an alternate address by adding the parameter to the PC - in other words the parameter is an adjustment, not an absolute address.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jr","z80_form":"JR o","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":13}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"OneNum":{"Val":3}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JR%20o"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jr","z80_form":"JR C, o","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":12},{"Val":7}]},"z80_plus_m1":{"TwoNum":[{"Val":13},{"Val":8}]},"r800":{"TwoNum":[{"Val":3},{"Val":2}]},"r800_plus_wait":{"TwoNum":[{"Val":3},{"Val":2}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JR%20C%2C%20o"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jr","z80_form":"JR NC, o","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":12},{"Val":7}]},"z80_plus_m1":{"TwoNum":[{"Val":13},{"Val":8}]},"r800":{"TwoNum":[{"Val":3},{"Val":2}]},"r800_plus_wait":{"TwoNum":[{"Val":3},{"Val":2}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JR%20NC%2C%20o"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jr","z80_form":"JR NZ, o","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":12},{"Val":7}]},"z80_plus_m1":{"TwoNum":[{"Val":13},{"Val":8}]},"r800":{"TwoNum":[{"Val":3},{"Val":2}]},"r800_plus_wait":{"TwoNum":[{"Val":3},{"Val":2}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JR%20NZ%2C%20o"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"jr","z80_form":"JR Z, o","z80_opcode":null,"z80_timing":{"z80":{"TwoNum":[{"Val":12},{"Val":7}]},"z80_plus_m1":{"TwoNum":[{"Val":13},{"Val":8}]},"r800":{"TwoNum":[{"Val":3},{"Val":2}]},"r800_plus_wait":{"TwoNum":[{"Val":3},{"Val":2}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#JR%20Z%2C%20o"]}],"url":null,"arch":"Z80"},{"name":"out","alt_names":["OUT","out"],"summary":"Outputs a byte value from the 16-bit port number given in BC.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"out","z80_form":"OUT (C), A","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUT%20%28C%29%2C%20A"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"out","z80_form":"OUT (C), B","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUT%20%28C%29%2C%20B"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"out","z80_form":"OUT (C), C","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUT%20%28C%29%2C%20C"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"out","z80_form":"OUT (C), D","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUT%20%28C%29%2C%20D"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"out","z80_form":"OUT (C), E","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUT%20%28C%29%2C%20E"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"out","z80_form":"OUT (C), H","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUT%20%28C%29%2C%20H"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"out","z80_form":"OUT (C), L","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":12}},"z80_plus_m1":{"OneNum":{"Val":14}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUT%20%28C%29%2C%20L"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"out","z80_form":"OUT (n), A","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":3}},"r800_plus_wait":{"TwoNum":[{"Val":10},{"Val":9}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUT%20%28n%29%2C%20A"]}],"url":null,"arch":"Z80"},{"name":"rla","alt_names":["RLA","rla"],"summary":"Same as RL except it only works on A, is faster, and does not alter S, Z or P/V.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"rla","z80_form":"RLA","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#RLA"]}],"url":null,"arch":"Z80"},{"name":"scf","alt_names":["SCF","scf"],"summary":"Set Carry Flag. Sets the carry flag.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"scf","z80_form":"SCF","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#SCF"]}],"url":null,"arch":"Z80"},{"name":"push","alt_names":["PUSH","push"],"summary":"Pushes the given argument on the stack. This can be any 16-bit register pair except SP. SP is reduced by 2 and then the argument is written to the new location SP points to.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"push","z80_form":"PUSH AF","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#PUSH%20AF"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"push","z80_form":"PUSH BC","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#PUSH%20BC"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"push","z80_form":"PUSH DE","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#PUSH%20DE"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"push","z80_form":"PUSH HL","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":11}},"z80_plus_m1":{"OneNum":{"Val":12}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"OneNum":{"Val":6}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#PUSH%20HL"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"push","z80_form":"PUSH IX","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#PUSH%20IX"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"push","z80_form":"PUSH IY","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":15}},"z80_plus_m1":{"OneNum":{"Val":17}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#PUSH%20IY"]}],"url":null,"arch":"Z80"},{"name":"outd","alt_names":["OUTD","outd"],"summary":"Out and Decrement. Behaves like IND, except that it outputs instead of inputs and B is decremented before the output instead of after. Condition check on B is performed after, so that if OTIR starts with B=0 it loops 256 times.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"outd","z80_form":"OUTD","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":18}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":12},{"Val":11}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#OUTD"]}],"url":null,"arch":"Z80"},{"name":"cp","alt_names":["CP","cp"],"summary":"ComPare. Sets the flags as if a SUB was performed but does not perform it. Legal combinations are the same as SUB. This is commonly used to set the flags to perform an equality or greater/less test.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cp","z80_form":"CP (HL)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":4}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CP%20%28HL%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cp","z80_form":"CP (IX+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CP%20%28IX%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cp","z80_form":"CP (IY+o)","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":19}},"z80_plus_m1":{"OneNum":{"Val":21}},"r800":{"OneNum":{"Val":5}},"r800_plus_wait":{"OneNum":{"Val":7}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CP%20%28IY%2Bo%29"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cp","z80_form":"CP n","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":7}},"z80_plus_m1":{"OneNum":{"Val":8}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CP%20n"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cp","z80_form":"CP r","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":4}},"z80_plus_m1":{"OneNum":{"Val":5}},"r800":{"OneNum":{"Val":1}},"r800_plus_wait":{"OneNum":{"Val":1}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CP%20r"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cp","z80_form":"CP IXp","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CP%20IXp"]},{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"cp","z80_form":"CP IYq","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":8}},"z80_plus_m1":{"OneNum":{"Val":10}},"r800":{"OneNum":{"Val":2}},"r800_plus_wait":{"OneNum":{"Val":2}}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#CP%20IYq"]}],"url":null,"arch":"Z80"},{"name":"ind","alt_names":["IND","ind"],"summary":"INput and Decrement. Inputs a value from port BC into memory at the address stored in HL, then decrements HL and decrements B. Because B is decremented and is part of the port number, the port number for future INI instructions will change unless it is reset. Z is set if B reached 0; C, S, H, and P/V are destroyed.","forms":[{"gas_name":null,"go_name":null,"mmx_mode":null,"xmm_mode":null,"cancelling_inputs":null,"nacl_version":null,"nacl_zero_extends_outputs":null,"isa":null,"operands":[],"z80_name":"ind","z80_form":"IND","z80_opcode":null,"z80_timing":{"z80":{"OneNum":{"Val":16}},"z80_plus_m1":{"OneNum":{"Val":18}},"r800":{"OneNum":{"Val":4}},"r800_plus_wait":{"TwoNum":[{"Val":12},{"Val":11}]}},"urls":["https://www.zilog.com/docs/z80/z80cpu_um.pdf#IND"]}],"url":null,"arch":"Z80"}]