Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Apr 03 19:52:55 2016
| Host         : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Multiplier_ROM_control_sets_placed.rpt
| Design       : Multiplier_ROM
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    20 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            4 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG | BCD_dec/int_rg_c[15]_i_1_n_0 |                         |                3 |             16 |
|  clk_IBUF_BUFG |                              | BCD_dec/c_s[1]          |                4 |             17 |
|  clk_IBUF_BUFG | BCD_dec/BCD4[2]_i_2_n_0      | BCD_dec/BCD4[2]_i_1_n_0 |                4 |             17 |
|  clk_IBUF_BUFG |                              |                         |               14 |             34 |
+----------------+------------------------------+-------------------------+------------------+----------------+


