Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: mult_function.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mult_function.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mult_function"
Output Format                      : NGC
Target Device                      : xa3s1000-4-ftg256

---- Source Options
Top Module Name                    : mult_function
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/SN4NTR/BSUIR/Course Project/VHDL/project_package.vhd" in Library work.
Package <project_package> compiled.
Compiling vhdl file "D:/SN4NTR/BSUIR/Course Project/VHDL/multiplier.vhd" in Library work.
Architecture mult_function_beh of Entity mult_function is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mult_function> in library <work> (architecture <mult_function_beh>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mult_function> in library <work> (Architecture <mult_function_beh>).
Entity <mult_function> analyzed. Unit <mult_function> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mult_function>.
    Related source file is "D:/SN4NTR/BSUIR/Course Project/VHDL/multiplier.vhd".
    Found 32-bit subtractor for signal <buff$addsub0000> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0001> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0002> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0003> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0004> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0005> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0006> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0007> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0008> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0009> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0010> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0011> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0012> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0013> created at line 82.
    Found 32-bit subtractor for signal <buff$addsub0014> created at line 82.
    Found 2-bit comparator greater for signal <buff$cmp_gt0000> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0001> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0002> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0003> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0004> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0005> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0006> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0007> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0008> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0009> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0010> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0011> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0012> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0013> created at line 84.
    Found 2-bit comparator greater for signal <buff$cmp_gt0014> created at line 84.
    Found 32-bit 4-to-1 multiplexer for signal <buff$mux0007> created at line 76.
    Found 32-bit 4-to-1 multiplexer for signal <buff$mux0016> created at line 76.
    Found 32-bit 4-to-1 multiplexer for signal <buff$mux0025> created at line 76.
    Found 32-bit adder for signal <rg3_0$add0003> created at line 85.
    Found 32-bit adder for signal <rg3_0$add0004> created at line 85.
    Found 32-bit adder for signal <rg3_0$add0005> created at line 85.
    Found 32-bit adder for signal <rg3_0$add0006> created at line 85.
    Found 2-bit adder for signal <rg3_0$addsub0000> created at line 81.
    Found 2-bit adder for signal <rg3_0$addsub0001> created at line 86.
    Found 2-bit subtractor for signal <rg3_0$addsub0002> created at line 86.
    Found 2-bit adder for signal <rg3_0$addsub0003> created at line 81.
    Found 2-bit adder for signal <rg3_0$addsub0004> created at line 86.
    Found 2-bit subtractor for signal <rg3_0$addsub0005> created at line 86.
    Found 2-bit adder for signal <rg3_0$addsub0006> created at line 86.
    Found 2-bit subtractor for signal <rg3_0$addsub0007> created at line 86.
    Found 2-bit adder for signal <rg3_0$addsub0008> created at line 81.
    Found 2-bit adder for signal <rg3_0$addsub0009> created at line 86.
    Found 2-bit subtractor for signal <rg3_0$addsub0010> created at line 86.
    Found 2-bit adder for signal <rg3_0$addsub0011> created at line 81.
    Found 2-bit comparator greater for signal <rg3_0$cmp_gt0000> created at line 84.
    Found 32-bit adder for signal <rg3_1$add0000> created at line 85.
    Found 32-bit adder for signal <rg3_1$add0001> created at line 85.
    Found 32-bit adder for signal <rg3_1$add0004> created at line 85.
    Found 32-bit adder for signal <rg3_1$add0005> created at line 85.
    Found 2-bit adder for signal <rg3_1$addsub0000> created at line 81.
    Found 2-bit adder for signal <rg3_1$addsub0001> created at line 86.
    Found 2-bit subtractor for signal <rg3_1$addsub0002> created at line 86.
    Found 2-bit adder for signal <rg3_1$addsub0003> created at line 86.
    Found 2-bit subtractor for signal <rg3_1$addsub0004> created at line 86.
    Found 2-bit adder for signal <rg3_1$addsub0005> created at line 86.
    Found 2-bit subtractor for signal <rg3_1$addsub0006> created at line 86.
    Found 2-bit adder for signal <rg3_1$addsub0007> created at line 86.
    Found 2-bit subtractor for signal <rg3_1$addsub0008> created at line 86.
    Found 2-bit adder for signal <rg3_1$addsub0009> created at line 78.
    Found 2-bit adder for signal <rg3_1$addsub0010> created at line 78.
    Found 2-bit adder for signal <rg3_1$addsub0011> created at line 78.
    Found 2-bit adder for signal <rg3_1$mux0003> created at line 80.
    Found 2-bit adder for signal <rg3_1$mux0006> created at line 80.
    Found 2-bit adder for signal <rg3_1$mux0009> created at line 80.
    Found 32-bit adder for signal <rg3_2$add0000> created at line 85.
    Found 32-bit adder for signal <rg3_2$add0001> created at line 85.
    Found 32-bit adder for signal <rg3_2$add0002> created at line 85.
    Found 32-bit adder for signal <rg3_2$add0003> created at line 85.
    Found 2-bit adder for signal <rg3_2$addsub0000> created at line 81.
    Found 2-bit adder for signal <rg3_2$addsub0001> created at line 86.
    Found 2-bit subtractor for signal <rg3_2$addsub0002> created at line 86.
    Found 2-bit adder for signal <rg3_2$addsub0003> created at line 86.
    Found 2-bit subtractor for signal <rg3_2$addsub0004> created at line 86.
    Found 2-bit adder for signal <rg3_2$addsub0005> created at line 86.
    Found 2-bit subtractor for signal <rg3_2$addsub0006> created at line 86.
    Found 2-bit adder for signal <rg3_2$addsub0007> created at line 86.
    Found 2-bit subtractor for signal <rg3_2$addsub0008> created at line 86.
    Found 2-bit adder for signal <rg3_2$addsub0009> created at line 78.
    Found 2-bit adder for signal <rg3_2$addsub0010> created at line 78.
    Found 2-bit adder for signal <rg3_2$addsub0011> created at line 78.
    Found 2-bit adder for signal <rg3_2$mux0003> created at line 80.
    Found 2-bit adder for signal <rg3_2$mux0006> created at line 80.
    Found 2-bit adder for signal <rg3_2$mux0009> created at line 80.
    Found 32-bit adder for signal <rg3_3$add0000> created at line 85.
    Found 32-bit adder for signal <rg3_3$add0001> created at line 85.
    Found 32-bit adder for signal <rg3_3$add0002> created at line 85.
    Found 2-bit subtractor for signal <rg3_3$addsub0000> created at line 86.
    Found 2-bit adder for signal <rg3_3$addsub0001> created at line 86.
    Found 2-bit subtractor for signal <rg3_3$addsub0002> created at line 86.
    Found 2-bit adder for signal <rg3_3$addsub0003> created at line 86.
    Found 2-bit subtractor for signal <rg3_3$addsub0004> created at line 86.
    Found 2-bit adder for signal <rg3_3$addsub0005> created at line 86.
    Found 2-bit subtractor for signal <rg3_3$addsub0006> created at line 86.
    Found 2-bit adder for signal <rg3_3$addsub0007> created at line 78.
    Found 2-bit adder for signal <rg3_3$addsub0008> created at line 78.
    Found 2-bit adder for signal <rg3_3$addsub0009> created at line 78.
    Found 2-bit adder for signal <rg3_3$mux0002> created at line 80.
    Found 2-bit adder for signal <rg3_3$mux0005> created at line 80.
    Found 2-bit adder for signal <rg3_3$mux0008> created at line 80.
    Summary:
	inferred  85 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred  96 Multiplexer(s).
Unit <mult_function> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 85
 2-bit adder                                           : 39
 2-bit subtractor                                      : 16
 32-bit adder                                          : 15
 32-bit subtractor                                     : 15
# Comparators                                          : 16
 2-bit comparator greater                              : 16
# Multiplexers                                         : 3
 32-bit 4-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 85
 2-bit adder                                           : 40
 2-bit subtractor                                      : 17
 32-bit adder                                          : 14
 32-bit subtractor                                     : 14
# Comparators                                          : 16
 2-bit comparator greater                              : 16
# Multiplexers                                         : 3
 32-bit 4-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mult_function> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mult_function, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mult_function.ngr
Top Level Output File Name         : mult_function
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 2536
#      GND                         : 1
#      LUT2                        : 356
#      LUT3                        : 86
#      LUT4                        : 743
#      MUXCY                       : 692
#      MUXF5                       : 17
#      VCC                         : 1
#      XORCY                       : 640
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s1000ftg256-4 

 Number of Slices:                      665  out of   7680     8%  
 Number of 4 input LUTs:               1185  out of  15360     7%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    173     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 119.527ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 261501694177100640000000000000 / 7
-------------------------------------------------------------------------
Delay:               119.527ns (Levels of Logic = 185)
  Source:            rg1<3> (PAD)
  Destination:       result<1> (PAD)

  Data Path: rg1<3> to result<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   0.821   2.267  rg1_3_IBUF (rg1_3_IBUF)
     LUT3:I0->O            1   0.551   0.000  Madd_rg3_3_mux0002_cy<0>111 (Madd_rg3_3_mux0002_cy<0>11)
     MUXCY:S->O            1   0.500   0.000  Msub_buff_addsub0003_cy<0> (Msub_buff_addsub0003_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<1> (Msub_buff_addsub0003_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<2> (Msub_buff_addsub0003_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<3> (Msub_buff_addsub0003_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<4> (Msub_buff_addsub0003_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<5> (Msub_buff_addsub0003_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<6> (Msub_buff_addsub0003_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<7> (Msub_buff_addsub0003_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<8> (Msub_buff_addsub0003_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<9> (Msub_buff_addsub0003_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<10> (Msub_buff_addsub0003_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<11> (Msub_buff_addsub0003_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<12> (Msub_buff_addsub0003_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<13> (Msub_buff_addsub0003_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<14> (Msub_buff_addsub0003_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<15> (Msub_buff_addsub0003_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<16> (Msub_buff_addsub0003_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<17> (Msub_buff_addsub0003_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<18> (Msub_buff_addsub0003_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<19> (Msub_buff_addsub0003_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<20> (Msub_buff_addsub0003_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Msub_buff_addsub0003_cy<21> (Msub_buff_addsub0003_cy<21>)
     XORCY:CI->O           3   0.904   0.933  Msub_buff_addsub0003_xor<22> (buff_addsub0003<22>)
     LUT4:I3->O            1   0.551   0.000  buff_mux0010<22>11 (buff_mux0010<22>1)
     MUXCY:S->O            1   0.500   0.000  Madd_rg3_2_add0001_cy<22> (Madd_rg3_2_add0001_cy<22>)
     XORCY:CI->O           2   0.904   1.072  Madd_rg3_2_add0001_xor<23> (rg3_2_add0001<23>)
     LUT4:I1->O            1   0.551   1.140  buff_mux0011<23>1 (buff_mux0011<23>)
     LUT4:I0->O            1   0.551   0.000  buff_and0004_wg_lut<0> (buff_and0004_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  buff_and0004_wg_cy<0> (buff_and0004_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0004_wg_cy<1> (buff_and0004_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0004_wg_cy<2> (buff_and0004_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0004_wg_cy<3> (buff_and0004_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0004_wg_cy<4> (buff_and0004_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0004_wg_cy<5> (buff_and0004_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0004_wg_cy<6> (buff_and0004_wg_cy<6>)
     MUXCY:CI->O         100   0.303   2.438  buff_and0004_wg_cy<7> (buff_and0004)
     LUT3:I1->O            3   0.551   1.102  rg3_1_mux0012<0>1 (rg3_1_mux0012<0>)
     LUT3:I1->O           65   0.551   2.381  Madd_rg3_1_mux0003_xor<1>11 (rg3_1_mux0003<1>)
     LUT4:I0->O            1   0.551   1.140  buff_mux0013<23>1 (buff_mux0013<23>)
     LUT4:I0->O            1   0.551   0.000  buff_and0006_wg_lut<0> (buff_and0006_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  buff_and0006_wg_cy<0> (buff_and0006_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0006_wg_cy<1> (buff_and0006_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0006_wg_cy<2> (buff_and0006_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0006_wg_cy<3> (buff_and0006_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0006_wg_cy<4> (buff_and0006_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0006_wg_cy<5> (buff_and0006_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0006_wg_cy<6> (buff_and0006_wg_cy<6>)
     MUXCY:CI->O          68   0.303   2.254  buff_and0006_wg_cy<7> (buff_and0006)
     LUT2:I1->O            1   0.551   0.000  Madd_rg3_0_add0005_lut<0> (Madd_rg3_0_add0005_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Madd_rg3_0_add0005_cy<0> (Madd_rg3_0_add0005_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<1> (Madd_rg3_0_add0005_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<2> (Madd_rg3_0_add0005_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<3> (Madd_rg3_0_add0005_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<4> (Madd_rg3_0_add0005_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<5> (Madd_rg3_0_add0005_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<6> (Madd_rg3_0_add0005_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<7> (Madd_rg3_0_add0005_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<8> (Madd_rg3_0_add0005_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<9> (Madd_rg3_0_add0005_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<10> (Madd_rg3_0_add0005_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<11> (Madd_rg3_0_add0005_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<12> (Madd_rg3_0_add0005_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<13> (Madd_rg3_0_add0005_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<14> (Madd_rg3_0_add0005_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<15> (Madd_rg3_0_add0005_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<16> (Madd_rg3_0_add0005_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<17> (Madd_rg3_0_add0005_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<18> (Madd_rg3_0_add0005_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<19> (Madd_rg3_0_add0005_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<20> (Madd_rg3_0_add0005_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<21> (Madd_rg3_0_add0005_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0005_cy<22> (Madd_rg3_0_add0005_cy<22>)
     XORCY:CI->O           2   0.904   0.903  Madd_rg3_0_add0005_xor<23> (rg3_0_add0005<23>)
     LUT4:I3->O            3   0.551   1.246  Mmux_buff_mux0016321 (buff_mux0016<23>)
     LUT4:I0->O            1   0.551   0.000  buff_and0008_wg_lut<0> (buff_and0008_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  buff_and0008_wg_cy<0> (buff_and0008_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0008_wg_cy<1> (buff_and0008_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0008_wg_cy<2> (buff_and0008_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0008_wg_cy<3> (buff_and0008_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0008_wg_cy<4> (buff_and0008_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0008_wg_cy<5> (buff_and0008_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0008_wg_cy<6> (buff_and0008_wg_cy<6>)
     MUXCY:CI->O         100   0.303   2.311  buff_and0008_wg_cy<7> (buff_and0008)
     LUT4:I2->O            1   0.551   0.000  Madd_rg3_3_mux0005_lut<1>11 (Madd_rg3_3_mux0005_lut<1>1)
     MUXF5:I1->O           2   0.360   1.216  Madd_rg3_3_mux0005_lut<1>1_f5 (Madd_rg3_3_mux0005_lut<1>)
     LUT4:I0->O            1   0.551   0.000  Madd_rg3_3_mux0005_xor<1>111 (Madd_rg3_3_mux0005_xor<1>11)
     MUXF5:I1->O          65   0.360   2.381  Madd_rg3_3_mux0005_xor<1>11_f5 (rg3_3_mux0005<1>)
     LUT4:I0->O            1   0.551   1.140  buff_mux0018<23>1 (buff_mux0018<23>)
     LUT4:I0->O            1   0.551   0.000  buff_and0010_wg_lut<0> (buff_and0010_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  buff_and0010_wg_cy<0> (buff_and0010_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0010_wg_cy<1> (buff_and0010_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0010_wg_cy<2> (buff_and0010_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0010_wg_cy<3> (buff_and0010_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0010_wg_cy<4> (buff_and0010_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0010_wg_cy<5> (buff_and0010_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0010_wg_cy<6> (buff_and0010_wg_cy<6>)
     MUXCY:CI->O          99   0.303   2.305  buff_and0010_wg_cy<7> (buff_and0010)
     LUT4:I2->O            2   0.551   1.216  Madd_rg3_2_mux0006_lut<1>1 (Madd_rg3_2_mux0006_lut<1>)
     LUT3:I0->O           65   0.551   2.381  Madd_rg3_2_mux0006_xor<1>11 (rg3_2_mux0006<1>)
     LUT4:I0->O            1   0.551   1.140  buff_mux0020<23>1 (buff_mux0020<23>)
     LUT4:I0->O            1   0.551   0.000  buff_and0007_wg_lut<0> (buff_and0007_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  buff_and0007_wg_cy<0> (buff_and0007_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0007_wg_cy<1> (buff_and0007_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0007_wg_cy<2> (buff_and0007_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0007_wg_cy<3> (buff_and0007_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0007_wg_cy<4> (buff_and0007_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0007_wg_cy<5> (buff_and0007_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0007_wg_cy<6> (buff_and0007_wg_cy<6>)
     MUXCY:CI->O         100   0.303   2.311  buff_and0007_wg_cy<7> (buff_and0007)
     LUT4:I2->O            2   0.551   1.216  Madd_rg3_1_mux0006_lut<1>1 (Madd_rg3_1_mux0006_lut<1>)
     LUT3:I0->O           66   0.551   2.387  Madd_rg3_1_mux0006_xor<1>11 (rg3_1_mux0006<1>)
     LUT4:I0->O            1   0.551   1.140  buff_mux0022<23>1 (buff_mux0022<23>)
     LUT4:I0->O            1   0.551   0.000  buff_and0009_wg_lut<0> (buff_and0009_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  buff_and0009_wg_cy<0> (buff_and0009_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0009_wg_cy<1> (buff_and0009_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0009_wg_cy<2> (buff_and0009_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0009_wg_cy<3> (buff_and0009_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0009_wg_cy<4> (buff_and0009_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0009_wg_cy<5> (buff_and0009_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0009_wg_cy<6> (buff_and0009_wg_cy<6>)
     MUXCY:CI->O          67   0.303   2.249  buff_and0009_wg_cy<7> (buff_and0009)
     LUT2:I1->O            1   0.551   0.000  Madd_rg3_0_add0006_lut<0> (Madd_rg3_0_add0006_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Madd_rg3_0_add0006_cy<0> (Madd_rg3_0_add0006_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<1> (Madd_rg3_0_add0006_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<2> (Madd_rg3_0_add0006_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<3> (Madd_rg3_0_add0006_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<4> (Madd_rg3_0_add0006_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<5> (Madd_rg3_0_add0006_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<6> (Madd_rg3_0_add0006_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<7> (Madd_rg3_0_add0006_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<8> (Madd_rg3_0_add0006_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<9> (Madd_rg3_0_add0006_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<10> (Madd_rg3_0_add0006_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<11> (Madd_rg3_0_add0006_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<12> (Madd_rg3_0_add0006_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<13> (Madd_rg3_0_add0006_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<14> (Madd_rg3_0_add0006_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_0_add0006_cy<15> (Madd_rg3_0_add0006_cy<15>)
     XORCY:CI->O           1   0.904   0.827  Madd_rg3_0_add0006_xor<16> (rg3_0_add0006<16>)
     LUT4:I3->O            2   0.551   1.216  Mmux_buff_mux002516_SW2 (N166)
     LUT3:I0->O            1   0.551   0.996  Mmux_buff_mux002516 (buff_mux0025<16>)
     LUT4:I1->O            1   0.551   0.000  buff_and0012_wg_lut<2> (buff_and0012_wg_lut<2>)
     MUXCY:S->O            1   0.500   0.000  buff_and0012_wg_cy<2> (buff_and0012_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0012_wg_cy<3> (buff_and0012_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0012_wg_cy<4> (buff_and0012_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0012_wg_cy<5> (buff_and0012_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0012_wg_cy<6> (buff_and0012_wg_cy<6>)
     MUXCY:CI->O          99   0.303   2.305  buff_and0012_wg_cy<7> (buff_and0012)
     LUT4:I2->O            1   0.551   0.996  Madd_rg3_3_mux0008_lut<1>1_SW0 (N186)
     LUT4:I1->O            1   0.551   1.140  Madd_rg3_3_mux0008_lut<1>1 (Madd_rg3_3_mux0008_lut<1>)
     LUT2:I0->O           65   0.551   2.381  Madd_rg3_3_mux0008_xor<1>11 (rg3_3_mux0008<1>)
     LUT4:I0->O            1   0.551   1.140  buff_mux0027<23>1 (buff_mux0027<23>)
     LUT4:I0->O            1   0.551   0.000  buff_and0014_wg_lut<0> (buff_and0014_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  buff_and0014_wg_cy<0> (buff_and0014_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0014_wg_cy<1> (buff_and0014_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0014_wg_cy<2> (buff_and0014_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0014_wg_cy<3> (buff_and0014_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0014_wg_cy<4> (buff_and0014_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0014_wg_cy<5> (buff_and0014_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0014_wg_cy<6> (buff_and0014_wg_cy<6>)
     MUXCY:CI->O          99   0.303   2.576  buff_and0014_wg_cy<7> (buff_and0014)
     LUT4:I0->O            1   0.551   0.996  Madd_rg3_2_mux0009_xor<1>11_SW0 (N202)
     LUT2:I1->O           65   0.551   2.381  Madd_rg3_2_mux0009_xor<1>11 (rg3_2_mux0009<1>)
     LUT4:I0->O            1   0.551   1.140  buff_mux0029<23>1 (buff_mux0029<23>)
     LUT4:I0->O            1   0.551   0.000  buff_and0011_wg_lut<0> (buff_and0011_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  buff_and0011_wg_cy<0> (buff_and0011_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0011_wg_cy<1> (buff_and0011_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0011_wg_cy<2> (buff_and0011_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0011_wg_cy<3> (buff_and0011_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0011_wg_cy<4> (buff_and0011_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0011_wg_cy<5> (buff_and0011_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  buff_and0011_wg_cy<6> (buff_and0011_wg_cy<6>)
     MUXCY:CI->O          45   0.303   1.996  buff_and0011_wg_cy<7> (buff_and0011)
     LUT4:I2->O            1   0.551   0.000  Madd_rg3_1_mux0009_lut<1>11 (Madd_rg3_1_mux0009_lut<1>1)
     MUXF5:I1->O           2   0.360   1.216  Madd_rg3_1_mux0009_lut<1>1_f5 (Madd_rg3_1_mux0009_lut<1>)
     LUT3:I0->O            4   0.551   1.256  Madd_rg3_1_mux0009_xor<1>11 (rg3_1_mux0009<1>)
     LUT3:I0->O            1   0.551   1.140  buff_and00137 (buff_and00137)
     LUT4:I0->O            1   0.551   0.996  buff_and001330 (buff_and001330)
     LUT4:I1->O            1   0.551   1.140  buff_and001368 (buff_and001368)
     LUT4:I0->O            1   0.551   1.140  buff_and0013510 (buff_and0013)
     LUT4:I0->O            1   0.551   0.000  arr_to_std_logic_1_cmp_eq00001 (arr_to_std_logic_1_cmp_eq0000)
     MUXF5:I1->O           1   0.360   0.801  arr_to_std_logic_1_cmp_eq0000_f5 (result_1_OBUF)
     OBUF:I->O                 5.644          result_1_OBUF (result<1>)
    ----------------------------------------
    Total                    119.527ns (51.481ns logic, 68.046ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.17 secs
 
--> 

Total memory usage is 4553472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

