// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module matrix_mul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        output_r_q0,
        matrix_offset
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;
input  [31:0] output_r_q0;
input  [13:0] matrix_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [13:0] temp_matrix2_address0;
reg    temp_matrix2_ce0;
wire   [31:0] temp_matrix2_q0;
wire   [6:0] i_fu_269_p2;
reg   [6:0] i_reg_892;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln134_fu_297_p1;
reg   [63:0] zext_ln134_reg_897;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln130_fu_312_p2;
reg   [0:0] icmp_ln130_reg_912;
wire   [1:0] j_fu_325_p2;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire   [31:0] prod_q0;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln87_fu_336_p2;
wire   [2:0] i_6_fu_342_p2;
reg   [2:0] i_6_reg_939;
reg   [1:0] tmp_17_reg_944;
reg   [5:0] temp_addr_5_reg_950;
wire   [2:0] trunc_ln128_fu_373_p1;
reg   [2:0] trunc_ln128_reg_955;
wire   [0:0] icmp_ln128_fu_377_p2;
reg   [0:0] icmp_ln128_reg_960;
wire   [31:0] x_2_fu_383_p2;
wire    ap_CS_fsm_state8;
wire   [4:0] zext_ln68_cast_fu_595_p3;
reg   [4:0] zext_ln68_cast_reg_969;
wire    ap_CS_fsm_state9;
wire   [5:0] add_ln68_fu_610_p2;
reg   [5:0] add_ln68_reg_974;
wire   [7:0] or_ln68_fu_751_p2;
reg   [7:0] or_ln68_reg_980;
wire   [0:0] icmp_ln68_2_fu_757_p2;
reg   [0:0] icmp_ln68_2_reg_985;
wire   [2:0] loop_fu_876_p2;
reg   [2:0] loop_reg_996;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln141_fu_882_p1;
reg   [63:0] zext_ln141_reg_1001;
wire   [0:0] icmp_ln140_fu_870_p2;
reg   [5:0] prod_address0;
reg    prod_ce0;
reg    prod_we0;
wire   [31:0] prod_d0;
reg   [5:0] temp_address0;
reg    temp_ce0;
reg   [3:0] temp_we0;
wire   [31:0] temp_d0;
wire   [31:0] temp_q0;
reg   [6:0] bitNumber_assign105_reg_213;
wire    ap_CS_fsm_state10;
reg   [1:0] j_0104_reg_225;
reg   [31:0] x_0_i_reg_237;
reg   [2:0] i_0_i_reg_247;
reg   [2:0] loop_0_reg_258;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln134_2_fu_307_p1;
wire   [63:0] zext_ln87_fu_331_p1;
wire   [63:0] zext_ln68_15_fu_368_p1;
wire   [3:0] shl_ln68_7_fu_863_p2;
wire   [8:0] shl_ln_fu_279_p3;
wire   [8:0] zext_ln130_fu_275_p1;
wire   [8:0] add_ln133_fu_287_p2;
wire   [13:0] zext_ln133_fu_293_p1;
wire   [13:0] add_ln134_fu_302_p2;
wire   [1:0] tmp_18_fu_358_p4;
wire   [30:0] lshr_ln_fu_389_p4;
wire   [31:0] zext_ln96_fu_399_p1;
wire   [31:0] y_fu_429_p2;
wire   [29:0] lshr_ln5_fu_435_p4;
wire   [23:0] trunc_ln96_6_fu_419_p4;
wire   [23:0] trunc_ln96_2_fu_415_p1;
wire   [31:0] zext_ln97_fu_445_p1;
wire   [31:0] y_4_fu_473_p2;
wire   [27:0] lshr_ln6_fu_479_p4;
wire   [23:0] trunc_ln97_2_fu_463_p4;
wire   [23:0] xor_ln97_fu_457_p2;
wire   [31:0] zext_ln98_fu_489_p1;
wire   [23:0] trunc_ln98_2_fu_507_p4;
wire   [23:0] xor_ln98_fu_501_p2;
wire   [31:0] y_5_fu_517_p2;
wire   [23:0] trunc_ln_fu_529_p4;
wire   [23:0] xor_ln98_4_fu_523_p2;
wire   [23:0] y_6_fu_547_p2;
wire   [0:0] trunc_ln96_fu_403_p1;
wire   [0:0] tmp_13_fu_449_p3;
wire   [0:0] xor_ln101_fu_561_p2;
wire   [0:0] tmp_12_fu_407_p3;
wire   [0:0] tmp_15_fu_539_p3;
wire   [0:0] tmp_16_fu_553_p3;
wire   [0:0] xor_ln101_6_fu_573_p2;
wire   [0:0] tmp_14_fu_493_p3;
wire   [0:0] xor_ln101_7_fu_579_p2;
wire   [0:0] xor_ln101_5_fu_567_p2;
wire   [0:0] xor_ln101_8_fu_585_p2;
wire   [5:0] zext_ln68_fu_602_p1;
wire   [63:0] zext_ln68_14_fu_606_p1;
wire   [63:0] zext_ln68_16_fu_616_p1;
wire   [5:0] zext_ln68_17_fu_626_p1;
wire   [0:0] icmp_ln68_fu_620_p2;
wire   [5:0] sub_ln68_fu_640_p2;
wire   [5:0] sub_ln68_4_fu_652_p2;
reg   [31:0] tmp_19_fu_630_p4;
wire   [5:0] xor_ln68_4_fu_646_p2;
wire   [5:0] select_ln68_fu_658_p3;
wire   [5:0] select_ln68_8_fu_674_p3;
wire   [5:0] sub_ln68_5_fu_682_p2;
wire   [31:0] select_ln68_7_fu_666_p3;
wire   [31:0] zext_ln68_18_fu_688_p1;
wire   [31:0] zext_ln68_19_fu_692_p1;
wire   [31:0] lshr_ln68_fu_696_p2;
wire   [31:0] lshr_ln68_3_fu_702_p2;
wire   [31:0] and_ln68_4_fu_708_p2;
wire   [2:0] xor_ln68_fu_718_p2;
wire   [7:0] zext_ln68_2_fu_723_p1;
wire   [7:0] shl_ln68_fu_727_p2;
wire   [7:0] zext_ln101_fu_591_p1;
wire   [7:0] trunc_ln68_fu_714_p1;
wire   [7:0] xor_ln68_2_fu_733_p2;
wire   [7:0] and_ln68_fu_745_p2;
wire   [7:0] shl_ln68_2_fu_739_p2;
wire   [5:0] zext_ln68_20_fu_763_p1;
wire   [5:0] xor_ln68_5_fu_769_p2;
wire   [5:0] select_ln68_9_fu_775_p3;
wire   [5:0] select_ln68_11_fu_787_p3;
wire   [5:0] select_ln68_10_fu_781_p3;
wire   [5:0] sub_ln68_6_fu_794_p2;
wire   [31:0] zext_ln68_21_fu_766_p1;
wire   [31:0] zext_ln68_22_fu_800_p1;
wire   [31:0] shl_ln68_5_fu_812_p2;
reg   [31:0] tmp_20_fu_818_p4;
wire   [31:0] zext_ln68_23_fu_804_p1;
wire   [31:0] zext_ln68_24_fu_808_p1;
wire   [31:0] shl_ln68_6_fu_835_p2;
wire   [31:0] lshr_ln68_4_fu_841_p2;
wire   [31:0] select_ln68_12_fu_828_p3;
wire   [31:0] and_ln68_5_fu_847_p2;
wire   [3:0] zext_ln68_25_fu_860_p1;
reg   [11:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
end

matrix_mul_temp_mfYi #(
    .DataWidth( 32 ),
    .AddressRange( 10240 ),
    .AddressWidth( 14 ))
temp_matrix2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_matrix2_address0),
    .ce0(temp_matrix2_ce0),
    .q0(temp_matrix2_q0)
);

matrix_mul_1_prod #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
prod_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(prod_address0),
    .ce0(prod_ce0),
    .we0(prod_we0),
    .d0(prod_d0),
    .q0(prod_q0)
);

matrix_mul_1_temp #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_address0),
    .ce0(temp_ce0),
    .we0(temp_we0),
    .d0(temp_d0),
    .q0(temp_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln128_reg_960 == 1'd0))) begin
        bitNumber_assign105_reg_213 <= i_reg_892;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        bitNumber_assign105_reg_213 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_0_i_reg_247 <= i_6_reg_939;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_0_i_reg_247 <= 3'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln130_reg_912 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        j_0104_reg_225 <= j_fu_325_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        j_0104_reg_225 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln128_reg_960 == 1'd1))) begin
        loop_0_reg_258 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        loop_0_reg_258 <= loop_reg_996;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        x_0_i_reg_237 <= x_2_fu_383_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_0_i_reg_237 <= prod_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln68_reg_974[5 : 3] <= add_ln68_fu_610_p2[5 : 3];
        icmp_ln68_2_reg_985 <= icmp_ln68_2_fu_757_p2;
        or_ln68_reg_980 <= or_ln68_fu_751_p2;
        zext_ln68_cast_reg_969[4 : 3] <= zext_ln68_cast_fu_595_p3[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln87_fu_336_p2 == 1'd0))) begin
        i_6_reg_939 <= i_6_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_892 <= i_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln87_fu_336_p2 == 1'd1))) begin
        icmp_ln128_reg_960 <= icmp_ln128_fu_377_p2;
        temp_addr_5_reg_950[1 : 0] <= zext_ln68_15_fu_368_p1[1 : 0];
        tmp_17_reg_944 <= {{bitNumber_assign105_reg_213[4:3]}};
        trunc_ln128_reg_955 <= trunc_ln128_fu_373_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln130_reg_912 <= icmp_ln130_fu_312_p2;
        zext_ln134_reg_897[1 : 0] <= zext_ln134_fu_297_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        loop_reg_996 <= loop_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln140_fu_870_p2 == 1'd0))) begin
        zext_ln141_reg_1001[2 : 0] <= zext_ln141_fu_882_p1[2 : 0];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln140_fu_870_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln140_fu_870_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_r_address0 = zext_ln141_reg_1001;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_r_address0 = zext_ln134_fu_297_p1;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        prod_address0 = zext_ln87_fu_331_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        prod_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        prod_address0 = zext_ln134_reg_897;
    end else begin
        prod_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        prod_ce0 = 1'b1;
    end else begin
        prod_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        prod_we0 = 1'b1;
    end else begin
        prod_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        temp_address0 = zext_ln141_fu_882_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_address0 = temp_addr_5_reg_950;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_address0 = zext_ln68_15_fu_368_p1;
    end else begin
        temp_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        temp_ce0 = 1'b1;
    end else begin
        temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_matrix2_ce0 = 1'b1;
    end else begin
        temp_matrix2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_we0 = shl_ln68_7_fu_863_p2;
    end else begin
        temp_we0 = 4'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln130_reg_912 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln87_fu_336_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln128_reg_960 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln140_fu_870_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln133_fu_287_p2 = (shl_ln_fu_279_p3 + zext_ln130_fu_275_p1);

assign add_ln134_fu_302_p2 = (zext_ln133_fu_293_p1 + matrix_offset);

assign add_ln68_fu_610_p2 = (6'd7 + zext_ln68_fu_602_p1);

assign and_ln68_4_fu_708_p2 = (lshr_ln68_fu_696_p2 & lshr_ln68_3_fu_702_p2);

assign and_ln68_5_fu_847_p2 = (shl_ln68_6_fu_835_p2 & lshr_ln68_4_fu_841_p2);

assign and_ln68_fu_745_p2 = (xor_ln68_2_fu_733_p2 & trunc_ln68_fu_714_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign i_6_fu_342_p2 = (i_0_i_reg_247 + 3'd1);

assign i_fu_269_p2 = (bitNumber_assign105_reg_213 + 7'd1);

assign icmp_ln128_fu_377_p2 = ((bitNumber_assign105_reg_213 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_312_p2 = ((j_0104_reg_225 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_870_p2 = ((loop_0_reg_258 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln68_2_fu_757_p2 = ((zext_ln68_14_fu_606_p1 > zext_ln68_16_fu_616_p1) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_620_p2 = ((zext_ln68_14_fu_606_p1 > zext_ln68_16_fu_616_p1) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_336_p2 = ((i_0_i_reg_247 == 3'd4) ? 1'b1 : 1'b0);

assign j_fu_325_p2 = (j_0104_reg_225 + 2'd1);

assign loop_fu_876_p2 = (loop_0_reg_258 + 3'd1);

assign lshr_ln5_fu_435_p4 = {{y_fu_429_p2[31:2]}};

assign lshr_ln68_3_fu_702_p2 = 32'd4294967295 >> zext_ln68_19_fu_692_p1;

assign lshr_ln68_4_fu_841_p2 = 32'd4294967295 >> zext_ln68_24_fu_808_p1;

assign lshr_ln68_fu_696_p2 = select_ln68_7_fu_666_p3 >> zext_ln68_18_fu_688_p1;

assign lshr_ln6_fu_479_p4 = {{y_4_fu_473_p2[31:4]}};

assign lshr_ln_fu_389_p4 = {{x_0_i_reg_237[31:1]}};

assign or_ln68_fu_751_p2 = (shl_ln68_2_fu_739_p2 | and_ln68_fu_745_p2);

assign output_r_d0 = temp_q0;

assign prod_d0 = (temp_matrix2_q0 & output_r_q0);

assign select_ln68_10_fu_781_p3 = ((icmp_ln68_2_reg_985[0:0] === 1'b1) ? add_ln68_reg_974 : zext_ln68_20_fu_763_p1);

assign select_ln68_11_fu_787_p3 = ((icmp_ln68_2_reg_985[0:0] === 1'b1) ? xor_ln68_5_fu_769_p2 : zext_ln68_20_fu_763_p1);

assign select_ln68_12_fu_828_p3 = ((icmp_ln68_2_reg_985[0:0] === 1'b1) ? tmp_20_fu_818_p4 : shl_ln68_5_fu_812_p2);

assign select_ln68_7_fu_666_p3 = ((icmp_ln68_fu_620_p2[0:0] === 1'b1) ? tmp_19_fu_630_p4 : temp_q0);

assign select_ln68_8_fu_674_p3 = ((icmp_ln68_fu_620_p2[0:0] === 1'b1) ? xor_ln68_4_fu_646_p2 : zext_ln68_17_fu_626_p1);

assign select_ln68_9_fu_775_p3 = ((icmp_ln68_2_reg_985[0:0] === 1'b1) ? zext_ln68_20_fu_763_p1 : add_ln68_reg_974);

assign select_ln68_fu_658_p3 = ((icmp_ln68_fu_620_p2[0:0] === 1'b1) ? sub_ln68_fu_640_p2 : sub_ln68_4_fu_652_p2);

assign shl_ln68_2_fu_739_p2 = zext_ln101_fu_591_p1 << zext_ln68_2_fu_723_p1;

assign shl_ln68_5_fu_812_p2 = zext_ln68_21_fu_766_p1 << zext_ln68_22_fu_800_p1;

assign shl_ln68_6_fu_835_p2 = 32'd4294967295 << zext_ln68_23_fu_804_p1;

assign shl_ln68_7_fu_863_p2 = 4'd1 << zext_ln68_25_fu_860_p1;

assign shl_ln68_fu_727_p2 = 8'd1 << zext_ln68_2_fu_723_p1;

assign shl_ln_fu_279_p3 = {{bitNumber_assign105_reg_213}, {2'd0}};

assign sub_ln68_4_fu_652_p2 = (add_ln68_fu_610_p2 - zext_ln68_17_fu_626_p1);

assign sub_ln68_5_fu_682_p2 = (6'd31 - select_ln68_fu_658_p3);

assign sub_ln68_6_fu_794_p2 = (6'd31 - select_ln68_9_fu_775_p3);

assign sub_ln68_fu_640_p2 = (zext_ln68_17_fu_626_p1 - add_ln68_fu_610_p2);

assign temp_d0 = (select_ln68_12_fu_828_p3 & and_ln68_5_fu_847_p2);

assign temp_matrix2_address0 = zext_ln134_2_fu_307_p1;

assign tmp_12_fu_407_p3 = x_0_i_reg_237[32'd1];

assign tmp_13_fu_449_p3 = y_fu_429_p2[32'd2];

assign tmp_14_fu_493_p3 = y_4_fu_473_p2[32'd4];

assign tmp_15_fu_539_p3 = y_5_fu_517_p2[32'd8];

assign tmp_16_fu_553_p3 = y_6_fu_547_p2[32'd16];

assign tmp_18_fu_358_p4 = {{bitNumber_assign105_reg_213[6:5]}};

integer ap_tvar_int_0;

always @ (temp_q0) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            tmp_19_fu_630_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_19_fu_630_p4[ap_tvar_int_0] = temp_q0[31 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (shl_ln68_5_fu_812_p2) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            tmp_20_fu_818_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_20_fu_818_p4[ap_tvar_int_1] = shl_ln68_5_fu_812_p2[31 - ap_tvar_int_1];
        end
    end
end

assign trunc_ln128_fu_373_p1 = bitNumber_assign105_reg_213[2:0];

assign trunc_ln68_fu_714_p1 = and_ln68_4_fu_708_p2[7:0];

assign trunc_ln96_2_fu_415_p1 = x_0_i_reg_237[23:0];

assign trunc_ln96_6_fu_419_p4 = {{x_0_i_reg_237[24:1]}};

assign trunc_ln96_fu_403_p1 = x_0_i_reg_237[0:0];

assign trunc_ln97_2_fu_463_p4 = {{y_fu_429_p2[25:2]}};

assign trunc_ln98_2_fu_507_p4 = {{y_4_fu_473_p2[27:4]}};

assign trunc_ln_fu_529_p4 = {{y_5_fu_517_p2[31:8]}};

assign x_2_fu_383_p2 = (x_0_i_reg_237 ^ prod_q0);

assign xor_ln101_5_fu_567_p2 = (xor_ln101_fu_561_p2 ^ tmp_12_fu_407_p3);

assign xor_ln101_6_fu_573_p2 = (tmp_16_fu_553_p3 ^ tmp_15_fu_539_p3);

assign xor_ln101_7_fu_579_p2 = (xor_ln101_6_fu_573_p2 ^ tmp_14_fu_493_p3);

assign xor_ln101_8_fu_585_p2 = (xor_ln101_7_fu_579_p2 ^ xor_ln101_5_fu_567_p2);

assign xor_ln101_fu_561_p2 = (trunc_ln96_fu_403_p1 ^ tmp_13_fu_449_p3);

assign xor_ln68_2_fu_733_p2 = (shl_ln68_fu_727_p2 ^ 8'd255);

assign xor_ln68_4_fu_646_p2 = (zext_ln68_17_fu_626_p1 ^ 6'd31);

assign xor_ln68_5_fu_769_p2 = (zext_ln68_20_fu_763_p1 ^ 6'd31);

assign xor_ln68_fu_718_p2 = (trunc_ln128_reg_955 ^ 3'd7);

assign xor_ln97_fu_457_p2 = (trunc_ln96_6_fu_419_p4 ^ trunc_ln96_2_fu_415_p1);

assign xor_ln98_4_fu_523_p2 = (xor_ln98_fu_501_p2 ^ trunc_ln98_2_fu_507_p4);

assign xor_ln98_fu_501_p2 = (xor_ln97_fu_457_p2 ^ trunc_ln97_2_fu_463_p4);

assign y_4_fu_473_p2 = (zext_ln97_fu_445_p1 ^ y_fu_429_p2);

assign y_5_fu_517_p2 = (zext_ln98_fu_489_p1 ^ y_4_fu_473_p2);

assign y_6_fu_547_p2 = (xor_ln98_4_fu_523_p2 ^ trunc_ln_fu_529_p4);

assign y_fu_429_p2 = (zext_ln96_fu_399_p1 ^ x_0_i_reg_237);

assign zext_ln101_fu_591_p1 = xor_ln101_8_fu_585_p2;

assign zext_ln130_fu_275_p1 = j_0104_reg_225;

assign zext_ln133_fu_293_p1 = add_ln133_fu_287_p2;

assign zext_ln134_2_fu_307_p1 = add_ln134_fu_302_p2;

assign zext_ln134_fu_297_p1 = j_0104_reg_225;

assign zext_ln141_fu_882_p1 = loop_0_reg_258;

assign zext_ln68_14_fu_606_p1 = zext_ln68_cast_fu_595_p3;

assign zext_ln68_15_fu_368_p1 = tmp_18_fu_358_p4;

assign zext_ln68_16_fu_616_p1 = add_ln68_fu_610_p2;

assign zext_ln68_17_fu_626_p1 = zext_ln68_cast_fu_595_p3;

assign zext_ln68_18_fu_688_p1 = select_ln68_8_fu_674_p3;

assign zext_ln68_19_fu_692_p1 = sub_ln68_5_fu_682_p2;

assign zext_ln68_20_fu_763_p1 = zext_ln68_cast_reg_969;

assign zext_ln68_21_fu_766_p1 = or_ln68_reg_980;

assign zext_ln68_22_fu_800_p1 = select_ln68_11_fu_787_p3;

assign zext_ln68_23_fu_804_p1 = select_ln68_10_fu_781_p3;

assign zext_ln68_24_fu_808_p1 = sub_ln68_6_fu_794_p2;

assign zext_ln68_25_fu_860_p1 = tmp_17_reg_944;

assign zext_ln68_2_fu_723_p1 = xor_ln68_fu_718_p2;

assign zext_ln68_cast_fu_595_p3 = {{tmp_17_reg_944}, {3'd0}};

assign zext_ln68_fu_602_p1 = zext_ln68_cast_fu_595_p3;

assign zext_ln87_fu_331_p1 = i_0_i_reg_247;

assign zext_ln96_fu_399_p1 = lshr_ln_fu_389_p4;

assign zext_ln97_fu_445_p1 = lshr_ln5_fu_435_p4;

assign zext_ln98_fu_489_p1 = lshr_ln6_fu_479_p4;

always @ (posedge ap_clk) begin
    zext_ln134_reg_897[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    temp_addr_5_reg_950[5:2] <= 4'b0000;
    zext_ln68_cast_reg_969[2:0] <= 3'b000;
    add_ln68_reg_974[2:0] <= 3'b111;
    zext_ln141_reg_1001[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //matrix_mul
