$date
	Sat Apr 08 16:59:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_upcounter_gatelevel $end
$var wire 3 ! tb_count [2:0] $end
$var reg 1 " tb_clk $end
$var reg 1 # tb_rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 $ d0 $end
$var wire 1 % d1 $end
$var wire 1 & d2 $end
$var wire 1 ' p1 $end
$var wire 1 ( p2 $end
$var wire 1 ) p3 $end
$var wire 1 # rst $end
$var wire 3 * count [2:0] $end
$scope module g7 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 # rst $end
$var reg 1 + q $end
$upscope $end
$scope module g8 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # rst $end
$var reg 1 , q $end
$upscope $end
$scope module g9 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 # rst $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
bx *
x)
x(
x'
x&
x%
x$
1#
0"
bx !
$end
#50
0&
0(
0'
1$
0%
0)
0+
0,
b0 !
b0 *
0-
1"
#100
0"
0#
#150
0$
1%
b1 !
b1 *
1-
1"
#200
0"
#250
1$
1,
b10 !
b10 *
0-
1"
#300
0"
#350
1&
0$
0%
1)
b11 !
b11 *
1-
1"
#400
0"
#450
1&
1(
1'
1$
0)
1+
0,
b100 !
b100 *
0-
1"
#500
0"
#550
0'
0$
1%
b101 !
b101 *
1-
1"
#600
0"
#650
0(
1'
1$
1,
b110 !
b110 *
0-
1"
#700
0"
#750
0&
0'
0$
0%
b111 !
b111 *
1-
1"
#800
0"
#850
1$
0+
0,
b0 !
b0 *
0-
1"
#900
0"
#950
0$
1%
b1 !
b1 *
1-
1"
#1000
0"
#1050
1$
1,
b10 !
b10 *
0-
1"
#1100
0"
#1150
1&
0$
0%
1)
b11 !
b11 *
1-
1"
#1200
0"
#1250
1&
1(
1'
1$
0)
1+
0,
b100 !
b100 *
0-
1"
#1300
0"
#1350
0'
0$
1%
b101 !
b101 *
1-
1"
#1400
0"
#1450
0(
1'
1$
1,
b110 !
b110 *
0-
1"
#1500
0"
#1550
0&
0'
0$
0%
b111 !
b111 *
1-
1"
#1600
0"
#1650
1$
0+
0,
b0 !
b0 *
0-
1"
#1700
0"
#1750
0$
1%
b1 !
b1 *
1-
1"
#1800
0"
#1850
1$
1,
b10 !
b10 *
0-
1"
#1900
0"
#1950
1&
0$
0%
1)
b11 !
b11 *
1-
1"
#2000
0"
#2050
1&
1(
1'
1$
0)
1+
0,
b100 !
b100 *
0-
1"
#2100
0"
