// Seed: 1776918660
module module_0 (
    output logic id_0,
    input  logic id_1
);
  wire id_2 = id_2[1'b0];
endmodule
