{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 10:34:54 2020 " "Info: Processing started: Mon Sep 07 10:34:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 7seg -c 7seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 7seg -c 7seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DIVIDER:divider1\|subCLK " "Info: Detected ripple clock \"DIVIDER:divider1\|subCLK\" as buffer" {  } { { "divider.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIVIDER:divider1\|subCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register DIVIDER:divider1\|COUNTER:counter1\|count\[0\] register DIVIDER:divider1\|COUNTER:counter1\|count\[39\] 220.51 MHz 4.535 ns Internal " "Info: Clock \"clock\" has Internal fmax of 220.51 MHz between source register \"DIVIDER:divider1\|COUNTER:counter1\|count\[0\]\" and destination register \"DIVIDER:divider1\|COUNTER:counter1\|count\[39\]\" (period= 4.535 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.317 ns + Longest register register " "Info: + Longest register to register delay is 4.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DIVIDER:divider1\|COUNTER:counter1\|count\[0\] 1 REG LCFF_X14_Y18_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N9; Fanout = 3; REG Node = 'DIVIDER:divider1\|COUNTER:counter1\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIVIDER:divider1|COUNTER:counter1|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.393 ns) 0.711 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~1 2 COMB LCCOMB_X14_Y18_N8 2 " "Info: 2: + IC(0.318 ns) + CELL(0.393 ns) = 0.711 ns; Loc. = LCCOMB_X14_Y18_N8; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { DIVIDER:divider1|COUNTER:counter1|count[0] DIVIDER:divider1|COUNTER:counter1|Add0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.782 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~3 3 COMB LCCOMB_X14_Y18_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.782 ns; Loc. = LCCOMB_X14_Y18_N10; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~1 DIVIDER:divider1|COUNTER:counter1|Add0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.853 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~5 4 COMB LCCOMB_X14_Y18_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.853 ns; Loc. = LCCOMB_X14_Y18_N12; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~3 DIVIDER:divider1|COUNTER:counter1|Add0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.012 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~7 5 COMB LCCOMB_X14_Y18_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.012 ns; Loc. = LCCOMB_X14_Y18_N14; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~5 DIVIDER:divider1|COUNTER:counter1|Add0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.083 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~9 6 COMB LCCOMB_X14_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.083 ns; Loc. = LCCOMB_X14_Y18_N16; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~7 DIVIDER:divider1|COUNTER:counter1|Add0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.154 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~11 7 COMB LCCOMB_X14_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.154 ns; Loc. = LCCOMB_X14_Y18_N18; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~9 DIVIDER:divider1|COUNTER:counter1|Add0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.225 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~13 8 COMB LCCOMB_X14_Y18_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~11 DIVIDER:divider1|COUNTER:counter1|Add0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.296 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~15 9 COMB LCCOMB_X14_Y18_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.296 ns; Loc. = LCCOMB_X14_Y18_N22; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~13 DIVIDER:divider1|COUNTER:counter1|Add0~15 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.367 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~17 10 COMB LCCOMB_X14_Y18_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.367 ns; Loc. = LCCOMB_X14_Y18_N24; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~15 DIVIDER:divider1|COUNTER:counter1|Add0~17 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.438 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~19 11 COMB LCCOMB_X14_Y18_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.438 ns; Loc. = LCCOMB_X14_Y18_N26; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~17 DIVIDER:divider1|COUNTER:counter1|Add0~19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.509 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~21 12 COMB LCCOMB_X14_Y18_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.509 ns; Loc. = LCCOMB_X14_Y18_N28; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~19 DIVIDER:divider1|COUNTER:counter1|Add0~21 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.655 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~23 13 COMB LCCOMB_X14_Y18_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.655 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~21 DIVIDER:divider1|COUNTER:counter1|Add0~23 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.726 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~25 14 COMB LCCOMB_X14_Y17_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.726 ns; Loc. = LCCOMB_X14_Y17_N0; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~23 DIVIDER:divider1|COUNTER:counter1|Add0~25 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.797 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~27 15 COMB LCCOMB_X14_Y17_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.797 ns; Loc. = LCCOMB_X14_Y17_N2; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~25 DIVIDER:divider1|COUNTER:counter1|Add0~27 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.868 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~29 16 COMB LCCOMB_X14_Y17_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.868 ns; Loc. = LCCOMB_X14_Y17_N4; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~27 DIVIDER:divider1|COUNTER:counter1|Add0~29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.939 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~31 17 COMB LCCOMB_X14_Y17_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.939 ns; Loc. = LCCOMB_X14_Y17_N6; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~29 DIVIDER:divider1|COUNTER:counter1|Add0~31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.010 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~33 18 COMB LCCOMB_X14_Y17_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.010 ns; Loc. = LCCOMB_X14_Y17_N8; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~31 DIVIDER:divider1|COUNTER:counter1|Add0~33 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.081 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~35 19 COMB LCCOMB_X14_Y17_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.081 ns; Loc. = LCCOMB_X14_Y17_N10; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~33 DIVIDER:divider1|COUNTER:counter1|Add0~35 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.152 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~37 20 COMB LCCOMB_X14_Y17_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.152 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~35 DIVIDER:divider1|COUNTER:counter1|Add0~37 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.311 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~39 21 COMB LCCOMB_X14_Y17_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.311 ns; Loc. = LCCOMB_X14_Y17_N14; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~37 DIVIDER:divider1|COUNTER:counter1|Add0~39 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.382 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~41 22 COMB LCCOMB_X14_Y17_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.382 ns; Loc. = LCCOMB_X14_Y17_N16; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~39 DIVIDER:divider1|COUNTER:counter1|Add0~41 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.453 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~43 23 COMB LCCOMB_X14_Y17_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.453 ns; Loc. = LCCOMB_X14_Y17_N18; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~41 DIVIDER:divider1|COUNTER:counter1|Add0~43 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.524 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~45 24 COMB LCCOMB_X14_Y17_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.524 ns; Loc. = LCCOMB_X14_Y17_N20; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~43 DIVIDER:divider1|COUNTER:counter1|Add0~45 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.595 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~47 25 COMB LCCOMB_X14_Y17_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.595 ns; Loc. = LCCOMB_X14_Y17_N22; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~45 DIVIDER:divider1|COUNTER:counter1|Add0~47 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.666 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~49 26 COMB LCCOMB_X14_Y17_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.666 ns; Loc. = LCCOMB_X14_Y17_N24; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~47 DIVIDER:divider1|COUNTER:counter1|Add0~49 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.737 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~51 27 COMB LCCOMB_X14_Y17_N26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.737 ns; Loc. = LCCOMB_X14_Y17_N26; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~49 DIVIDER:divider1|COUNTER:counter1|Add0~51 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.808 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~53 28 COMB LCCOMB_X14_Y17_N28 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.808 ns; Loc. = LCCOMB_X14_Y17_N28; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~51 DIVIDER:divider1|COUNTER:counter1|Add0~53 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.954 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~55 29 COMB LCCOMB_X14_Y17_N30 2 " "Info: 29: + IC(0.000 ns) + CELL(0.146 ns) = 2.954 ns; Loc. = LCCOMB_X14_Y17_N30; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~53 DIVIDER:divider1|COUNTER:counter1|Add0~55 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.025 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~57 30 COMB LCCOMB_X14_Y16_N0 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.025 ns; Loc. = LCCOMB_X14_Y16_N0; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~55 DIVIDER:divider1|COUNTER:counter1|Add0~57 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.096 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~59 31 COMB LCCOMB_X14_Y16_N2 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.096 ns; Loc. = LCCOMB_X14_Y16_N2; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~57 DIVIDER:divider1|COUNTER:counter1|Add0~59 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.167 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~61 32 COMB LCCOMB_X14_Y16_N4 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.167 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~59 DIVIDER:divider1|COUNTER:counter1|Add0~61 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.238 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~63 33 COMB LCCOMB_X14_Y16_N6 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 3.238 ns; Loc. = LCCOMB_X14_Y16_N6; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~61 DIVIDER:divider1|COUNTER:counter1|Add0~63 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.309 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~65 34 COMB LCCOMB_X14_Y16_N8 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 3.309 ns; Loc. = LCCOMB_X14_Y16_N8; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~65'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~63 DIVIDER:divider1|COUNTER:counter1|Add0~65 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.380 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~67 35 COMB LCCOMB_X14_Y16_N10 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 3.380 ns; Loc. = LCCOMB_X14_Y16_N10; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~65 DIVIDER:divider1|COUNTER:counter1|Add0~67 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.451 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~69 36 COMB LCCOMB_X14_Y16_N12 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 3.451 ns; Loc. = LCCOMB_X14_Y16_N12; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~69'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~67 DIVIDER:divider1|COUNTER:counter1|Add0~69 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.610 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~71 37 COMB LCCOMB_X14_Y16_N14 2 " "Info: 37: + IC(0.000 ns) + CELL(0.159 ns) = 3.610 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~69 DIVIDER:divider1|COUNTER:counter1|Add0~71 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.681 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~73 38 COMB LCCOMB_X14_Y16_N16 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 3.681 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~71 DIVIDER:divider1|COUNTER:counter1|Add0~73 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.752 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~75 39 COMB LCCOMB_X14_Y16_N18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 3.752 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 2; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~75'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~73 DIVIDER:divider1|COUNTER:counter1|Add0~75 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.823 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~77 40 COMB LCCOMB_X14_Y16_N20 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 3.823 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 1; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~77'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~75 DIVIDER:divider1|COUNTER:counter1|Add0~77 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.233 ns DIVIDER:divider1\|COUNTER:counter1\|Add0~78 41 COMB LCCOMB_X14_Y16_N22 1 " "Info: 41: + IC(0.000 ns) + CELL(0.410 ns) = 4.233 ns; Loc. = LCCOMB_X14_Y16_N22; Fanout = 1; COMB Node = 'DIVIDER:divider1\|COUNTER:counter1\|Add0~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~77 DIVIDER:divider1|COUNTER:counter1|Add0~78 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.317 ns DIVIDER:divider1\|COUNTER:counter1\|count\[39\] 42 REG LCFF_X14_Y16_N23 2 " "Info: 42: + IC(0.000 ns) + CELL(0.084 ns) = 4.317 ns; Loc. = LCFF_X14_Y16_N23; Fanout = 2; REG Node = 'DIVIDER:divider1\|COUNTER:counter1\|count\[39\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DIVIDER:divider1|COUNTER:counter1|Add0~78 DIVIDER:divider1|COUNTER:counter1|count[39] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 92.63 % ) " "Info: Total cell delay = 3.999 ns ( 92.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.318 ns ( 7.37 % ) " "Info: Total interconnect delay = 0.318 ns ( 7.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { DIVIDER:divider1|COUNTER:counter1|count[0] DIVIDER:divider1|COUNTER:counter1|Add0~1 DIVIDER:divider1|COUNTER:counter1|Add0~3 DIVIDER:divider1|COUNTER:counter1|Add0~5 DIVIDER:divider1|COUNTER:counter1|Add0~7 DIVIDER:divider1|COUNTER:counter1|Add0~9 DIVIDER:divider1|COUNTER:counter1|Add0~11 DIVIDER:divider1|COUNTER:counter1|Add0~13 DIVIDER:divider1|COUNTER:counter1|Add0~15 DIVIDER:divider1|COUNTER:counter1|Add0~17 DIVIDER:divider1|COUNTER:counter1|Add0~19 DIVIDER:divider1|COUNTER:counter1|Add0~21 DIVIDER:divider1|COUNTER:counter1|Add0~23 DIVIDER:divider1|COUNTER:counter1|Add0~25 DIVIDER:divider1|COUNTER:counter1|Add0~27 DIVIDER:divider1|COUNTER:counter1|Add0~29 DIVIDER:divider1|COUNTER:counter1|Add0~31 DIVIDER:divider1|COUNTER:counter1|Add0~33 DIVIDER:divider1|COUNTER:counter1|Add0~35 DIVIDER:divider1|COUNTER:counter1|Add0~37 DIVIDER:divider1|COUNTER:counter1|Add0~39 DIVIDER:divider1|COUNTER:counter1|Add0~41 DIVIDER:divider1|COUNTER:counter1|Add0~43 DIVIDER:divider1|COUNTER:counter1|Add0~45 DIVIDER:divider1|COUNTER:counter1|Add0~47 DIVIDER:divider1|COUNTER:counter1|Add0~49 DIVIDER:divider1|COUNTER:counter1|Add0~51 DIVIDER:divider1|COUNTER:counter1|Add0~53 DIVIDER:divider1|COUNTER:counter1|Add0~55 DIVIDER:divider1|COUNTER:counter1|Add0~57 DIVIDER:divider1|COUNTER:counter1|Add0~59 DIVIDER:divider1|COUNTER:counter1|Add0~61 DIVIDER:divider1|COUNTER:counter1|Add0~63 DIVIDER:divider1|COUNTER:counter1|Add0~65 DIVIDER:divider1|COUNTER:counter1|Add0~67 DIVIDER:divider1|COUNTER:counter1|Add0~69 DIVIDER:divider1|COUNTER:counter1|Add0~71 DIVIDER:divider1|COUNTER:counter1|Add0~73 DIVIDER:divider1|COUNTER:counter1|Add0~75 DIVIDER:divider1|COUNTER:counter1|Add0~77 DIVIDER:divider1|COUNTER:counter1|Add0~78 DIVIDER:divider1|COUNTER:counter1|count[39] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { DIVIDER:divider1|COUNTER:counter1|count[0] {} DIVIDER:divider1|COUNTER:counter1|Add0~1 {} DIVIDER:divider1|COUNTER:counter1|Add0~3 {} DIVIDER:divider1|COUNTER:counter1|Add0~5 {} DIVIDER:divider1|COUNTER:counter1|Add0~7 {} DIVIDER:divider1|COUNTER:counter1|Add0~9 {} DIVIDER:divider1|COUNTER:counter1|Add0~11 {} DIVIDER:divider1|COUNTER:counter1|Add0~13 {} DIVIDER:divider1|COUNTER:counter1|Add0~15 {} DIVIDER:divider1|COUNTER:counter1|Add0~17 {} DIVIDER:divider1|COUNTER:counter1|Add0~19 {} DIVIDER:divider1|COUNTER:counter1|Add0~21 {} DIVIDER:divider1|COUNTER:counter1|Add0~23 {} DIVIDER:divider1|COUNTER:counter1|Add0~25 {} DIVIDER:divider1|COUNTER:counter1|Add0~27 {} DIVIDER:divider1|COUNTER:counter1|Add0~29 {} DIVIDER:divider1|COUNTER:counter1|Add0~31 {} DIVIDER:divider1|COUNTER:counter1|Add0~33 {} DIVIDER:divider1|COUNTER:counter1|Add0~35 {} DIVIDER:divider1|COUNTER:counter1|Add0~37 {} DIVIDER:divider1|COUNTER:counter1|Add0~39 {} DIVIDER:divider1|COUNTER:counter1|Add0~41 {} DIVIDER:divider1|COUNTER:counter1|Add0~43 {} DIVIDER:divider1|COUNTER:counter1|Add0~45 {} DIVIDER:divider1|COUNTER:counter1|Add0~47 {} DIVIDER:divider1|COUNTER:counter1|Add0~49 {} DIVIDER:divider1|COUNTER:counter1|Add0~51 {} DIVIDER:divider1|COUNTER:counter1|Add0~53 {} DIVIDER:divider1|COUNTER:counter1|Add0~55 {} DIVIDER:divider1|COUNTER:counter1|Add0~57 {} DIVIDER:divider1|COUNTER:counter1|Add0~59 {} DIVIDER:divider1|COUNTER:counter1|Add0~61 {} DIVIDER:divider1|COUNTER:counter1|Add0~63 {} DIVIDER:divider1|COUNTER:counter1|Add0~65 {} DIVIDER:divider1|COUNTER:counter1|Add0~67 {} DIVIDER:divider1|COUNTER:counter1|Add0~69 {} DIVIDER:divider1|COUNTER:counter1|Add0~71 {} DIVIDER:divider1|COUNTER:counter1|Add0~73 {} DIVIDER:divider1|COUNTER:counter1|Add0~75 {} DIVIDER:divider1|COUNTER:counter1|Add0~77 {} DIVIDER:divider1|COUNTER:counter1|Add0~78 {} DIVIDER:divider1|COUNTER:counter1|count[39] {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.691 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns DIVIDER:divider1\|COUNTER:counter1\|count\[39\] 3 REG LCFF_X14_Y16_N23 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X14_Y16_N23; Fanout = 2; REG Node = 'DIVIDER:divider1\|COUNTER:counter1\|count\[39\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clock~clkctrl DIVIDER:divider1|COUNTER:counter1|count[39] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clock clock~clkctrl DIVIDER:divider1|COUNTER:counter1|count[39] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clock {} clock~combout {} clock~clkctrl {} DIVIDER:divider1|COUNTER:counter1|count[39] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.695 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns DIVIDER:divider1\|COUNTER:counter1\|count\[0\] 3 REG LCFF_X14_Y18_N9 3 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X14_Y18_N9; Fanout = 3; REG Node = 'DIVIDER:divider1\|COUNTER:counter1\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { clock~clkctrl DIVIDER:divider1|COUNTER:counter1|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl DIVIDER:divider1|COUNTER:counter1|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} DIVIDER:divider1|COUNTER:counter1|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clock clock~clkctrl DIVIDER:divider1|COUNTER:counter1|count[39] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clock {} clock~combout {} clock~clkctrl {} DIVIDER:divider1|COUNTER:counter1|count[39] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl DIVIDER:divider1|COUNTER:counter1|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} DIVIDER:divider1|COUNTER:counter1|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { DIVIDER:divider1|COUNTER:counter1|count[0] DIVIDER:divider1|COUNTER:counter1|Add0~1 DIVIDER:divider1|COUNTER:counter1|Add0~3 DIVIDER:divider1|COUNTER:counter1|Add0~5 DIVIDER:divider1|COUNTER:counter1|Add0~7 DIVIDER:divider1|COUNTER:counter1|Add0~9 DIVIDER:divider1|COUNTER:counter1|Add0~11 DIVIDER:divider1|COUNTER:counter1|Add0~13 DIVIDER:divider1|COUNTER:counter1|Add0~15 DIVIDER:divider1|COUNTER:counter1|Add0~17 DIVIDER:divider1|COUNTER:counter1|Add0~19 DIVIDER:divider1|COUNTER:counter1|Add0~21 DIVIDER:divider1|COUNTER:counter1|Add0~23 DIVIDER:divider1|COUNTER:counter1|Add0~25 DIVIDER:divider1|COUNTER:counter1|Add0~27 DIVIDER:divider1|COUNTER:counter1|Add0~29 DIVIDER:divider1|COUNTER:counter1|Add0~31 DIVIDER:divider1|COUNTER:counter1|Add0~33 DIVIDER:divider1|COUNTER:counter1|Add0~35 DIVIDER:divider1|COUNTER:counter1|Add0~37 DIVIDER:divider1|COUNTER:counter1|Add0~39 DIVIDER:divider1|COUNTER:counter1|Add0~41 DIVIDER:divider1|COUNTER:counter1|Add0~43 DIVIDER:divider1|COUNTER:counter1|Add0~45 DIVIDER:divider1|COUNTER:counter1|Add0~47 DIVIDER:divider1|COUNTER:counter1|Add0~49 DIVIDER:divider1|COUNTER:counter1|Add0~51 DIVIDER:divider1|COUNTER:counter1|Add0~53 DIVIDER:divider1|COUNTER:counter1|Add0~55 DIVIDER:divider1|COUNTER:counter1|Add0~57 DIVIDER:divider1|COUNTER:counter1|Add0~59 DIVIDER:divider1|COUNTER:counter1|Add0~61 DIVIDER:divider1|COUNTER:counter1|Add0~63 DIVIDER:divider1|COUNTER:counter1|Add0~65 DIVIDER:divider1|COUNTER:counter1|Add0~67 DIVIDER:divider1|COUNTER:counter1|Add0~69 DIVIDER:divider1|COUNTER:counter1|Add0~71 DIVIDER:divider1|COUNTER:counter1|Add0~73 DIVIDER:divider1|COUNTER:counter1|Add0~75 DIVIDER:divider1|COUNTER:counter1|Add0~77 DIVIDER:divider1|COUNTER:counter1|Add0~78 DIVIDER:divider1|COUNTER:counter1|count[39] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { DIVIDER:divider1|COUNTER:counter1|count[0] {} DIVIDER:divider1|COUNTER:counter1|Add0~1 {} DIVIDER:divider1|COUNTER:counter1|Add0~3 {} DIVIDER:divider1|COUNTER:counter1|Add0~5 {} DIVIDER:divider1|COUNTER:counter1|Add0~7 {} DIVIDER:divider1|COUNTER:counter1|Add0~9 {} DIVIDER:divider1|COUNTER:counter1|Add0~11 {} DIVIDER:divider1|COUNTER:counter1|Add0~13 {} DIVIDER:divider1|COUNTER:counter1|Add0~15 {} DIVIDER:divider1|COUNTER:counter1|Add0~17 {} DIVIDER:divider1|COUNTER:counter1|Add0~19 {} DIVIDER:divider1|COUNTER:counter1|Add0~21 {} DIVIDER:divider1|COUNTER:counter1|Add0~23 {} DIVIDER:divider1|COUNTER:counter1|Add0~25 {} DIVIDER:divider1|COUNTER:counter1|Add0~27 {} DIVIDER:divider1|COUNTER:counter1|Add0~29 {} DIVIDER:divider1|COUNTER:counter1|Add0~31 {} DIVIDER:divider1|COUNTER:counter1|Add0~33 {} DIVIDER:divider1|COUNTER:counter1|Add0~35 {} DIVIDER:divider1|COUNTER:counter1|Add0~37 {} DIVIDER:divider1|COUNTER:counter1|Add0~39 {} DIVIDER:divider1|COUNTER:counter1|Add0~41 {} DIVIDER:divider1|COUNTER:counter1|Add0~43 {} DIVIDER:divider1|COUNTER:counter1|Add0~45 {} DIVIDER:divider1|COUNTER:counter1|Add0~47 {} DIVIDER:divider1|COUNTER:counter1|Add0~49 {} DIVIDER:divider1|COUNTER:counter1|Add0~51 {} DIVIDER:divider1|COUNTER:counter1|Add0~53 {} DIVIDER:divider1|COUNTER:counter1|Add0~55 {} DIVIDER:divider1|COUNTER:counter1|Add0~57 {} DIVIDER:divider1|COUNTER:counter1|Add0~59 {} DIVIDER:divider1|COUNTER:counter1|Add0~61 {} DIVIDER:divider1|COUNTER:counter1|Add0~63 {} DIVIDER:divider1|COUNTER:counter1|Add0~65 {} DIVIDER:divider1|COUNTER:counter1|Add0~67 {} DIVIDER:divider1|COUNTER:counter1|Add0~69 {} DIVIDER:divider1|COUNTER:counter1|Add0~71 {} DIVIDER:divider1|COUNTER:counter1|Add0~73 {} DIVIDER:divider1|COUNTER:counter1|Add0~75 {} DIVIDER:divider1|COUNTER:counter1|Add0~77 {} DIVIDER:divider1|COUNTER:counter1|Add0~78 {} DIVIDER:divider1|COUNTER:counter1|count[39] {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clock clock~clkctrl DIVIDER:divider1|COUNTER:counter1|count[39] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clock {} clock~combout {} clock~clkctrl {} DIVIDER:divider1|COUNTER:counter1|count[39] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl DIVIDER:divider1|COUNTER:counter1|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} DIVIDER:divider1|COUNTER:counter1|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock out_7seg\[6\] dec_7seg:decoder1\|out_7seg\[6\] 6.636 ns register " "Info: tco from clock \"clock\" to destination pin \"out_7seg\[6\]\" through register \"dec_7seg:decoder1\|out_7seg\[6\]\" is 6.636 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.709 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 2.709 ns dec_7seg:decoder1\|out_7seg\[6\] 3 REG LCFF_X27_Y1_N5 1 " "Info: 3: + IC(1.055 ns) + CELL(0.537 ns) = 2.709 ns; Loc. = LCFF_X27_Y1_N5; Fanout = 1; REG Node = 'dec_7seg:decoder1\|out_7seg\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clock~clkctrl dec_7seg:decoder1|out_7seg[6] } "NODE_NAME" } } { "dec_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/dec_7seg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.70 % ) " "Info: Total cell delay = 1.536 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.173 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.173 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { clock clock~clkctrl dec_7seg:decoder1|out_7seg[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { clock {} clock~combout {} clock~clkctrl {} dec_7seg:decoder1|out_7seg[6] {} } { 0.000ns 0.000ns 0.118ns 1.055ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/dec_7seg.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.677 ns + Longest register pin " "Info: + Longest register to pin delay is 3.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dec_7seg:decoder1\|out_7seg\[6\] 1 REG LCFF_X27_Y1_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N5; Fanout = 1; REG Node = 'dec_7seg:decoder1\|out_7seg\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dec_7seg:decoder1|out_7seg[6] } "NODE_NAME" } } { "dec_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/dec_7seg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(2.798 ns) 3.677 ns out_7seg\[6\] 2 PIN PIN_AF10 0 " "Info: 2: + IC(0.879 ns) + CELL(2.798 ns) = 3.677 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'out_7seg\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.677 ns" { dec_7seg:decoder1|out_7seg[6] out_7seg[6] } "NODE_NAME" } } { "disp.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/disp.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 76.09 % ) " "Info: Total cell delay = 2.798 ns ( 76.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 23.91 % ) " "Info: Total interconnect delay = 0.879 ns ( 23.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.677 ns" { dec_7seg:decoder1|out_7seg[6] out_7seg[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.677 ns" { dec_7seg:decoder1|out_7seg[6] {} out_7seg[6] {} } { 0.000ns 0.879ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { clock clock~clkctrl dec_7seg:decoder1|out_7seg[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { clock {} clock~combout {} clock~clkctrl {} dec_7seg:decoder1|out_7seg[6] {} } { 0.000ns 0.000ns 0.118ns 1.055ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.677 ns" { dec_7seg:decoder1|out_7seg[6] out_7seg[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.677 ns" { dec_7seg:decoder1|out_7seg[6] {} out_7seg[6] {} } { 0.000ns 0.879ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 10:34:54 2020 " "Info: Processing ended: Mon Sep 07 10:34:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
