<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001659A1-20030102-P00001.TIF SYSTEM "US20030001659A1-20030102-P00001.TIF" NDATA TIF>
<!ENTITY US20030001659A1-20030102-D00000.TIF SYSTEM "US20030001659A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001659A1-20030102-D00001.TIF SYSTEM "US20030001659A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001659A1-20030102-D00002.TIF SYSTEM "US20030001659A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001659A1-20030102-D00003.TIF SYSTEM "US20030001659A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001659A1-20030102-D00004.TIF SYSTEM "US20030001659A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001659A1-20030102-D00005.TIF SYSTEM "US20030001659A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001659</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10164840</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020606</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>0107482</doc-number>
</priority-application-number>
<filing-date>20010608</filing-date>
<country-code>FR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G05F001/10</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>327</class>
<subclass>538000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Bias circuit with voltage and temperature stable operating point</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Francesco</given-name>
<middle-name>La</middle-name>
<family-name>Rosa</family-name>
</name>
<residence>
<residence-non-us>
<city>Rousset</city>
<country-code>FR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>STMicroelectronics S.A.</organization-name>
<address>
<city>Montrouge</city>
<country>
<country-code>FR</country-code>
</country>
</address>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>ALLEN, DYER, DOPPELT, MILBRATH &amp; GILCHRIST P.A.</name-1>
<name-2></name-2>
<address>
<address-1>1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE</address-1>
<address-2>P.O. BOX 3791</address-2>
<city>ORLANDO</city>
<state>FL</state>
<postalcode>32802-3791</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A bias circuit integrated on a silicon wafer includes first, second and third branches. The first branch includes a first PMOS transistor in series with a first NMOS transistor. The second branch includes a second PMOS transistor, a second NMOS transistor and an electric resistor in series. The gate of the first NMOS transistor is connected to the gate of the second NMOS transistor. The first branch and the second branch are arranged as a current mirror. The third branch includes a third PMOS transistor in series with a third NMOS transistor. The third PMOS and NMOS transistors are arranged to maintain a drain voltage of the first PMOS transistor that is substantially identical to a drain voltage of the second PMOS transistor. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to integrated circuits, and in particular, to a bias circuit integrated on a silicon wafer. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> A bias circuit is often used in integrated circuits to apply a reference voltage to current generators or to voltage generators. A bias circuit <highlight><bold>10</bold></highlight> is shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, and includes first and second branches B<highlight><bold>1</bold></highlight>, B<highlight><bold>2</bold></highlight>. The first branch B<highlight><bold>1</bold></highlight> comprises a PMOS transistor TP<highlight><bold>1</bold></highlight> and an NMOS transistor TN<highlight><bold>1</bold></highlight> connected in series. The second branch B<highlight><bold>2</bold></highlight> comprises a PMOS transistor TP<highlight><bold>2</bold></highlight>, an NMOS transistor TN<highlight><bold>2</bold></highlight> and a resistor R connected in series. The transistor TN<highlight><bold>2</bold></highlight> has a gate width to length ratio (W/L ratio) that is equal to N times that of the transistor TN<highlight><bold>1</bold></highlight>. This is generally achieved by NMOS transistors identical to the transistor TN<highlight><bold>1</bold></highlight>, arranged in parallel. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The branches B<highlight><bold>1</bold></highlight>, B<highlight><bold>2</bold></highlight> are supplied by a voltage Vcc applied to the sources of the PMOS transistors, and are arranged as a current mirror. The gate G of the transistor TP<highlight><bold>2</bold></highlight> is, for example, connected to the gate of the transistor TP<highlight><bold>2</bold></highlight>, which is also connected to its drain D. To ensure the self-bias of the circuit <highlight><bold>10</bold></highlight> at a determined operating point, the gate of the transistor TN<highlight><bold>2</bold></highlight> is connected to the gate of the transistor TN<highlight><bold>1</bold></highlight>, which is connected to its drain. Therefore, after being activated, the bias circuit <highlight><bold>10</bold></highlight> is set to an operating point so that an identical current I passes through the branches B<highlight><bold>1</bold></highlight>, B<highlight><bold>2</bold></highlight>. This current I is assumed to be constant. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The bias circuit <highlight><bold>10</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> may also be a current generator. A reference voltage Vref that is representative of the current I passing through the branches B<highlight><bold>1</bold></highlight>, B<highlight><bold>2</bold></highlight> is sampled at one point of the circuit <highlight><bold>10</bold></highlight>, for example, on the gate of the transistor TN<highlight><bold>1</bold></highlight>, and is applied to the gate of an external NMOS transistor TN<highlight><bold>0</bold></highlight> arranged in an external branch Be. The transistor TN<highlight><bold>0</bold></highlight> is identical to the transistor TN<highlight><bold>1</bold></highlight>, and provides a current Ie equal to the current I in the external branch Be. The transistor TN<highlight><bold>0</bold></highlight> is therefore equivalent to a current generator inserted into the branch Be. Other current generators can be created in this way by applying the voltage Vref to other branches of an integrated circuit. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> This bias circuit <highlight><bold>10</bold></highlight> has the advantage of being very simple, and small in size in terms of the silicon surface occupied. However, it is sensitive to variations in the supply voltage Vcc or in the temperature. For a better understanding, <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows curves of the current/voltage of the bias circuit <highlight><bold>10</bold></highlight> as a function of the temperature T. The current I varies with the temperature for a given supply voltage Vcc. Furthermore, for a given temperature T, the current I rises when the voltage Vcc rises. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In view of the foregoing background, an object of the present invention is to overcome the above described voltage variation defects and temperature variation defects in a relatively straightforward manner without using complex stabilization circuits. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> More particularly, an object of the present invention is to provide a bias circuit of the above-mentioned type that has a stable and constant current over a wide range of supply voltage values. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> More particularly, another object of the present invention is to provide a bias circuit of the above-mentioned type that has a stable and constant current over a wide range of temperatures. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> One of the objects of the present invention is achieved by providing a bias circuit integrated on a silicon wafer that includes a first branch and a second branch. The first branch comprises a first PMOS transistor in series with a first NMOS transistor. The second branch comprises a second PMOS transistor, a second NMOS transistor and a resistor all in series. The gate of the first NMOS transistor is connected to the gate of the second NMOS transistor. The first branch and the second branch are arranged as a current mirror. The bias circuit also includes a third branch comprising at least a third PMOS transistor in series with at least a third NMOS transistor. The third PMOS and NMOS transistors are arranged to maintain a voltage that is identical or roughly identical to the drain voltage of the first PMOS transistor and on the drain of the second PMOS transistor. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> According to one embodiment, the gate of the third PMOS transistor is connected to the drain of the second PMOS transistor, and the gate of the third NMOS transistor is connected to the drain of the third NMOS transistor and to the gate of the first NMOS transistor. According to another embodiment, the drain of the first PMOS transistor is connected to the gate of the first PMOS transistor. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Another object of the present invention is achieved by providing a bias circuit of the type described above, in which the resistor has a temperature coefficient chosen so that the variations with the temperature ensure the stability of a current passing through the second branch. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> According to one embodiment, the resistor comprises at least a first and a second resistor in series or in parallel. These resistors have distinct temperature coefficients. According to another embodiment, the first resistor is in N doped silicon and the second resistor is in N<highlight><superscript>&plus;</superscript></highlight> or P<highlight><superscript>&plus;</superscript></highlight> doped silicon. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> According to one embodiment, the first branch comprises a fourth NMOS transistor arranged in series between the first PMOS transistor and the first NMOS transistor, and has a threshold voltage that is lower than that of the first NMOS transistor. The second branch comprises a fifth NMOS transistor arranged in series between the second PMOS transistor and the second NMOS transistor, and has a threshold voltage that is lower than that of the second NMOS transistor. The gates of the fourth and fifth NMOS transistors are connected to the gate of the first NMOS transistor. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> According to another embodiment, the second NMOS transistor comprises a plurality of NMOS transistors in parallel. According to another embodiment, the bias circuit comprises an output delivering a reference voltage sampled on the gate of the first NMOS transistor. The output is connected to the gate of an external transistor arranged in an external branch. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> According to one embodiment, the first and the second resistors have, at ambient temperature, values R<highlight><bold>10</bold></highlight>, R<highlight><bold>20</bold></highlight>, which meet the following equations: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>10<highlight><italic>&equals;R</italic></highlight>0(&agr;2&minus;&agr;)/(&agr;2&minus;1)&emsp;&emsp;(1) </in-line-formula></paragraph>
<paragraph id="P-0016" lvl="7"><number>&lsqb;0016&rsqb;</number> and </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>20<highlight><italic>&equals;R</italic></highlight>0(&agr;&minus;&agr;1)/(&agr;2&minus;&agr;1)&emsp;&emsp;(2) </in-line-formula></paragraph>
<paragraph id="P-0017" lvl="7"><number>&lsqb;0017&rsqb;</number> R<highlight><bold>0</bold></highlight> is the value of the resistor at ambient temperature, &agr;<highlight><bold>1</bold></highlight> is the temperature coefficient of the first resistor, &agr;<highlight><bold>2</bold></highlight> is the temperature coefficient of the second resistor, and &agr;<highlight><bold>0</bold></highlight> is the temperature coefficient of the resistor ensuring the stability in temperature of the bias circuit.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> These and other objects, advantages and features of the present invention shall be presented in greater detail in the following description of two examples of bias circuit embodiments according to the present invention, given but not limited to, in relation with the following figures: </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic diagram of a bias circuit according to the prior art; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a graph of current/voltage curves of the bias circuit illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a schematic diagram of a first embodiment of a bias circuit according to the present invention; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a schematic diagram of a second embodiment of a bias circuit according to the present invention; and </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a graph of current/voltage curves of a bias circuit according to the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> As discussed above with respect to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the current I passing through the branches B<highlight><bold>1</bold></highlight>, B<highlight><bold>2</bold></highlight> of the bias circuit shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> rises with the supply voltage Vcc and varies with the temperature. The instability in voltage of the prior art bias circuit can be explained by an imbalance between the drain-source bias voltages of the transistors TP<highlight><bold>1</bold></highlight>, TP<highlight><bold>2</bold></highlight> and by a channel length modulation effect in the transistors TP<highlight><bold>1</bold></highlight>, TP<highlight><bold>2</bold></highlight> (rise in the current with the drain-source voltage), particularly in the transistor TP<highlight><bold>2</bold></highlight>, which effects the performances of the current mirror and causes an imbalance between the currents passing through the branches B<highlight><bold>1</bold></highlight>, B<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Another cause of the voltage stability defect of the prior art bias circuit is an imbalance between the drain voltages of the transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight>. This leads to a difference in current due to the channel length modulation effect and/or to the existence of a substrate current that starts to appear when the drain-source voltage of the transistor TN<highlight><bold>2</bold></highlight> is higher than a certain value. These various phenomena lead to a shift in the operating point of the bias circuit and effects its stability. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> According to one aspect of the present invention, this inconvenience is overcome by adding a third branch to the prior art bias circuit comprising at least one PMOS transistor and one NMOS transistor connected to the other transistors of the bias circuit. This is done so as to provide voltages of the same value on the drains of transistors TP<highlight><bold>1</bold></highlight> and TP<highlight><bold>2</bold></highlight> so that they operate in the same drain-source bias conditions. An example of an embodiment of a bias circuit implementing this aspect of the invention will be described below. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Moreover, the temperature stability defect of the prior art bias circuit can be explained by the fact that a temperature variation leads to a variation in the electrical parameters of transistors TN<highlight><bold>1</bold></highlight> and TN<highlight><bold>2</bold></highlight>, particularly their threshold voltages. This in turn leads to a variation in the voltage at the terminals of the resistor R. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> According to another aspect of the present invention, this inconvenience is overcome by providing, in the branch B<highlight><bold>2</bold></highlight>, a resistor R having a temperature coefficient &agr; chosen so that the variations in the value of the resistor R with the temperature offset the variations in the voltage at the terminals of the resistor and maintain the current I constant. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> As the technological restrictions of integrated circuit manufacturing methods do not allow the temperature coefficient of a resistor to be adjusted, one idea of the present invention is to provide a resistor R of a composite type, formed by at least two distinct resistors having distinct temperature coefficients &agr;<highlight><bold>1</bold></highlight>, &agr;<highlight><bold>2</bold></highlight>. The combination of the two resistors form an equivalent resistor R having the temperature coefficient &agr; required. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows an embodiment of a bias circuit <highlight><bold>20</bold></highlight> implementing the two aspects of the present invention. The circuit <highlight><bold>20</bold></highlight> comprises, in a classical manner, a branch B<highlight><bold>1</bold></highlight> comprising a PMOS transistor TP<highlight><bold>1</bold></highlight> and an NMOS transistor TN<highlight><bold>1</bold></highlight>, and a branch B<highlight><bold>2</bold></highlight> comprising a PMOS transistor TP<highlight><bold>2</bold></highlight>, an NMOS transistor TN<highlight><bold>2</bold></highlight> and a resistor R in series. These components are designated by the same references as in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The supply voltage Vcc is applied to the source S of the transistor TP<highlight><bold>1</bold></highlight>, the drain D of which is connected to the drain of the transistor TN<highlight><bold>1</bold></highlight>. The source of the transistor TN<highlight><bold>1</bold></highlight> is connected to ground. The voltage Vcc is also applied to the source S of the transistor TP<highlight><bold>2</bold></highlight>, the drain D of which is connected to the drain of the transistor TN<highlight><bold>2</bold></highlight>. The source of the transistor TN<highlight><bold>2</bold></highlight> is linked to ground through the resistor R. The gates of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> are interconnected. The transistor TN<highlight><bold>2</bold></highlight> is formed by a plurality of transistors in parallel that are identical to the transistor TN<highlight><bold>1</bold></highlight>, and therefore has a W/L ratio (gate width to length) equal to N times that of the transistor TN<highlight><bold>1</bold></highlight>. The transistors TP<highlight><bold>1</bold></highlight>, TP<highlight><bold>2</bold></highlight> are identical, i.e., the same W/L ratio. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> The current mirror between the two branches B<highlight><bold>1</bold></highlight>, B<highlight><bold>2</bold></highlight> is obtained by connecting the gate of the transistor TP<highlight><bold>2</bold></highlight> to the gate of the transistor TP<highlight><bold>1</bold></highlight>, and by connecting the gate of the transistor TP<highlight><bold>1</bold></highlight> to the drain of this transistor. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> According to the first aspect of the present invention, the circuit <highlight><bold>20</bold></highlight> comprises a third branch B<highlight><bold>3</bold></highlight> comprising a PMOS transistor TP<highlight><bold>3</bold></highlight> and an NMOS transistor TN<highlight><bold>3</bold></highlight> in series. The source of the transistor TP<highlight><bold>3</bold></highlight> receives the voltage Vcc. The drain of the transistor TP<highlight><bold>3</bold></highlight> is connected to the drain of the transistor TN<highlight><bold>3</bold></highlight>, the source of which is connected to ground. The transistor TN<highlight><bold>3</bold></highlight> has its gate connected to its drain, and to the gates of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight>. The transistor TN<highlight><bold>3</bold></highlight> is identical to the transistor TN<highlight><bold>1</bold></highlight> (same W/L ratio) and the transistor TP<highlight><bold>3</bold></highlight> is identical to the transistors TP<highlight><bold>1</bold></highlight>, TP<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> According to the second aspect of the present invention, the resistor R is a composite resistor formed by two resistors in series R<highlight><bold>1</bold></highlight> and R<highlight><bold>2</bold></highlight>, respectively having temperature coefficients &agr;<highlight><bold>1</bold></highlight> and &agr;<highlight><bold>2</bold></highlight>. The values of the resistors R<highlight><bold>1</bold></highlight> and R<highlight><bold>2</bold></highlight> are determined as follows: </paragraph>
<paragraph id="P-0035" lvl="2"><number>&lsqb;0035&rsqb;</number> 1) When the circuit <highlight><bold>20</bold></highlight> is designed, the value R<highlight><bold>0</bold></highlight> of the resistor R at standard ambient temperature, which is generally 27&deg; C., is first determined in a readily known manner. </paragraph>
<paragraph id="P-0036" lvl="2"><number>&lsqb;0036&rsqb;</number> 2) Once the resistor R<highlight><bold>0</bold></highlight> is known, a temperature coefficient &agr; of the resistor R is sought for which the circuit <highlight><bold>20</bold></highlight> does not have any thermal drift. The coefficient &agr; can be determined experimentally, by trial and error and successive approaches using simulation software on the operation of the circuit <highlight><bold>20</bold></highlight>, without the need to proceed with theoretical calculations. This method of determining the coefficient &agr; requires a few tens of minutes of work, and requires the testing of four or five different values of the coefficient &agr;, thus allowing the value sought to be rapidly found. </paragraph>
<paragraph id="P-0037" lvl="2"><number>&lsqb;0037&rsqb;</number> 3) When the coefficient &agr; has been determined, two different materials are then chosen to produce the resistors R<highlight><bold>1</bold></highlight> and R<highlight><bold>2</bold></highlight> having temperature coefficients &agr;<highlight><bold>1</bold></highlight>, &agr;<highlight><bold>2</bold></highlight> that are known and are respectively higher and lower than the temperature coefficient &agr;. The resistor R<highlight><bold>1</bold></highlight> is, for example, an N-well resistor, i.e., made of N-doped silicon, having a high temperature coefficient, for example, on the order of 5&times;10<highlight><superscript>&minus;3</superscript></highlight>&OHgr;/&deg; C. The resistor R<highlight><bold>2</bold></highlight> is, for example, an N&plus; or P&plus; diffusion resistor, in N&plus; or P&plus; silicon obtained by diffusion of dopants, having a low temperature coefficient, for example, on the order of 1&times;10<highlight><superscript>&minus;3</superscript></highlight>&OHgr;/&deg; C. </paragraph>
<paragraph id="P-0038" lvl="2"><number>&lsqb;0038&rsqb;</number> 4) At the end of these preparatory stages, the value R<highlight><bold>0</bold></highlight> of the resistor R at ambient temperature is known and the temperature coefficients &agr;, &agr;1, &agr;2 are known. Thus, the following known relations are considered, which give the values of resistors R, R<highlight><bold>1</bold></highlight>, R<highlight><bold>2</bold></highlight> as a function of the temperature: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R&equals;R</italic></highlight>0(1<highlight><italic>&plus;&agr;*&Dgr;T</italic></highlight>)&emsp;&emsp;(1) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>1<highlight><italic>&equals;R</italic></highlight>10(1&plus;&agr;1<highlight><italic>*&Dgr;T</italic></highlight>)&emsp;&emsp;(2) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>2<highlight><italic>&equals;R</italic></highlight>20(1&plus;&agr;2<highlight><italic>*&Dgr;T</italic></highlight>)&emsp;&emsp;(3) </in-line-formula></paragraph>
<paragraph id="P-0039" lvl="7"><number>&lsqb;0039&rsqb;</number> &Dgr;T is a temperature variation in relation to the standard ambient temperature, and R<highlight><bold>10</bold></highlight> and R<highlight><bold>20</bold></highlight> are the values of R<highlight><bold>1</bold></highlight> and R<highlight><bold>2</bold></highlight> at standard ambient temperature. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> As the resistors R<highlight><bold>1</bold></highlight> and R<highlight><bold>2</bold></highlight> are arranged in series (an arrangement in parallel can be considered but makes the calculations more complex) the result is: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R&minus;R</italic></highlight>1<highlight><italic>&plus;R</italic></highlight>2&emsp;&emsp;(4)</in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula>(4)<custom-character file="US20030001659A1-20030102-P00001.TIF" wi="20" he="20" id="custom-character-00001"/>(5)<highlight><italic>R</italic></highlight>0<highlight><italic>&equals;R</italic></highlight>10<highlight><italic>&plus;R</italic></highlight>20 </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula>(5)<custom-character file="US20030001659A1-20030102-P00001.TIF" wi="20" he="20" id="custom-character-00002"/>(6)<highlight><italic>R</italic></highlight>10<highlight><italic>&equals;R</italic></highlight>0<highlight><italic>&minus;R</italic></highlight>20</in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula>(5)<custom-character file="US20030001659A1-20030102-P00001.TIF" wi="20" he="20" id="custom-character-00003"/>(7)<highlight><italic>R</italic></highlight>20<highlight><italic>&equals;R</italic></highlight>0<highlight><italic>&minus;R</italic></highlight>10 </in-line-formula></paragraph>
<paragraph id="P-0041" lvl="7"><number>&lsqb;0041&rsqb;</number> By combining (1), (2), (3) and (4) the result is: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>0<highlight><italic>&plus;R</italic></highlight>0<highlight><italic>*&agr;&Dgr;T&equals;R</italic></highlight>10<highlight><italic><highlight><bold>30</bold></highlight> R</italic></highlight>10*&agr;1<highlight><italic>*&Dgr;T&plus;R</italic></highlight>20<highlight><italic>&plus;R</italic></highlight>20*&agr;2<highlight><italic>*&Dgr;T</italic></highlight>&emsp;&emsp;(8) </in-line-formula></paragraph>
<paragraph id="P-0042" lvl="7"><number>&lsqb;0042&rsqb;</number> By combining (5) and (8) the result is: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>0<highlight><italic>*&agr;&equals;R</italic></highlight>10*&agr;1<highlight><italic>&plus;R</italic></highlight>20*&agr;2&emsp;&emsp;(9) </in-line-formula></paragraph>
<paragraph id="P-0043" lvl="7"><number>&lsqb;0043&rsqb;</number> By combining (7) and (9) and by combining (6) and (9), the result is: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>10<highlight><italic>&equals;R</italic></highlight>0(&agr;2&minus;&agr;)/(&agr;2&minus;&agr;1)&emsp;&emsp;(10)</in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>20<highlight><italic>&equals;R</italic></highlight>0(&agr;&minus;&agr;1) /(&agr;2&minus;&agr;1)&emsp;&emsp;(11) </in-line-formula></paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> Therefore, the relations (10) and (11) allow the values R<highlight><bold>10</bold></highlight>, R<highlight><bold>20</bold></highlight> of resistors R<highlight><bold>1</bold></highlight>, R<highlight><bold>2</bold></highlight> to be determined using the known value R<highlight><bold>0</bold></highlight>. The coefficient a is found by trial and error, and by electrical simulation, and by using the coefficients &agr;<highlight><bold>1</bold></highlight>, &agr;<highlight><bold>2</bold></highlight> of the materials used to produce resistors R<highlight><bold>1</bold></highlight>, R<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> The operation of the circuit <highlight><bold>20</bold></highlight> at ambient temperature is similar to that of the prior art circuit <highlight><bold>10</bold></highlight>. The branch B<highlight><bold>3</bold></highlight> ensures the self-bias of the circuit <highlight><bold>20</bold></highlight> at an operating point where the branches B<highlight><bold>1</bold></highlight>, B<highlight><bold>2</bold></highlight> are passed through by identical currents I<highlight><bold>1</bold></highlight>, I<highlight><bold>2</bold></highlight>. To obtain a source of current from the circuit <highlight><bold>20</bold></highlight>, an output voltage Vref is sampled, for example, on the gate of the transistor TN<highlight><bold>1</bold></highlight>, and is applied to an external NMOS transistor TN<highlight><bold>0</bold></highlight> arranged in an external branch Be. The transistor TN<highlight><bold>0</bold></highlight> imposes a current Ie equal to the current I<highlight><bold>1</bold></highlight> in the branch Be if this transistor is chosen to be identical to the transistor TN<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> When the temperature rises, the value of the resistor R varies, and therefore maintains the current I<highlight><bold>2</bold></highlight> constant in the branch B<highlight><bold>2</bold></highlight>. The current I<highlight><bold>1</bold></highlight> in the branch B<highlight><bold>1</bold></highlight> is identical to the current I<highlight><bold>2</bold></highlight>. The current Ie in the external branch Be remains constant. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> When the voltage Vcc rises and the current <highlight><bold>12</bold></highlight> tends to drop compared to the current II due to the channel modulation effect in the transistor TP<highlight><bold>2</bold></highlight>, the drain voltage of the transistor TP<highlight><bold>2</bold></highlight>, present on a node n<highlight><bold>2</bold></highlight>, tends to rise. As the voltage at the node n<highlight><bold>2</bold></highlight> is applied to the gate of the transistor TP<highlight><bold>3</bold></highlight>, the latter tends to conduct less current and the drain voltage of the transistor TP<highlight><bold>3</bold></highlight> tends to rise, such that the gate voltage of the transistors TN<highlight><bold>3</bold></highlight>, TN<highlight><bold>1</bold></highlight> and TN<highlight><bold>2</bold></highlight> also rises. The transistors TN<highlight><bold>1</bold></highlight> and TN<highlight><bold>2</bold></highlight> tend to conduct more current which causes the drain voltage of the transistor TP<highlight><bold>1</bold></highlight>, present on a node n<highlight><bold>1</bold></highlight>, to rise. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> Therefore, when the voltage Vcc rises, the branches B<highlight><bold>1</bold></highlight> and B<highlight><bold>3</bold></highlight> are passed through by the same current, and the transistor TP<highlight><bold>3</bold></highlight> imposes a drain voltage (node n<highlight><bold>1</bold></highlight>) on the transistor TP<highlight><bold>1</bold></highlight> that is identical to the drain voltage of the transistor TP<highlight><bold>2</bold></highlight> (node n<highlight><bold>2</bold></highlight>). As the transistors TP<highlight><bold>1</bold></highlight>, TP<highlight><bold>2</bold></highlight> receive the same voltage Vcc at their source, the drain-source voltages of these two transistors are therefore monitored and are maintained identical. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> It will be understood that the bias circuit <highlight><bold>20</bold></highlight> according to the present invention is susceptible to different variations and improvements. In particular, one residual inconvenience of the circuit <highlight><bold>20</bold></highlight> is that the transistors TN<highlight><bold>1</bold></highlight> and TN<highlight><bold>2</bold></highlight>, which are not identical, are not biased in the same conditions due to the fact that the source of the transistor TN<highlight><bold>2</bold></highlight> is linked to ground through the resistor R. Therefore, when the voltage Vcc is high, the transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> are likely not to have the same variation of drain current for the same variation of drain voltage. This is due to different substrate currents, which may unbalance the bias circuit. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows a bias circuit <highlight><bold>30</bold></highlight> according to the present invention in which the possible differences in drain currents of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> are removed. The circuit <highlight><bold>30</bold></highlight> differs from the circuit <highlight><bold>20</bold></highlight> by the fact that two NMOS transistors TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight> are inserted into the branches B<highlight><bold>1</bold></highlight> and B<highlight><bold>2</bold></highlight>. The transistor TNN<highlight><bold>1</bold></highlight> has its drain connected to the drain of the transistor TP<highlight><bold>1</bold></highlight>, and its source is connected to the drain of the transistor TN<highlight><bold>1</bold></highlight>. The transistor TNN<highlight><bold>2</bold></highlight> has its drain connected to the drain of the transistor TP<highlight><bold>2</bold></highlight>, and its source is connected to the drain of the transistor TN<highlight><bold>2</bold></highlight>. The gates of transistors TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight> are connected to the gates of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> The transistors TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight> are identical and have a low threshold voltage Vtn, which is lower than the threshold voltage Vt of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight>. The transistors TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight> are, for example, native transistors (with undoped channel) having a threshold voltage Vtn on the order of 0.4 V, compared to 1 V for the threshold voltage Vt of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight>, which are enhancement transistors. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> As the gates of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> are linked to the gates of transistors TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight>, the drain voltage V<highlight><subscript>D </subscript></highlight>of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> is equal to: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>V</italic></highlight><highlight><subscript>D</subscript></highlight><highlight><italic>&equals;Vg&minus;Vtn</italic></highlight>&emsp;&emsp;(12) </in-line-formula></paragraph>
<paragraph id="P-0053" lvl="7"><number>&lsqb;0053&rsqb;</number> Vg is the gate voltage of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> As the threshold voltage Vtn of transistors TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight> is lower than the threshold voltage Vt of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight>, the drain voltage V<highlight><subscript>D </subscript></highlight>of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> is higher than the difference between the gate voltage Vg and the threshold voltage Vt: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>V</italic></highlight><highlight><subscript>D</subscript></highlight>&equals;Vg&minus;Vtn&gt;Vg&minus;Vt &emsp;&emsp;(13) </in-line-formula></paragraph>
<paragraph id="P-0055" lvl="7"><number>&lsqb;0055&rsqb;</number> such that the transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> operate in a saturation mode (drain-source current relatively insensitive to the variations in the drain-source voltage). </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> The advantage of this embodiment is that the transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> have a drain voltage VD that is monitored by the transistors TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight>, that no longer depends on the voltage Vcc, as the variations in the voltage Vcc are absorbed by the drain of transistors TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight>. Moreover, the presence of the transistors TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight> does not change the operating point of the circuit <highlight><bold>30</bold></highlight>, which is identical to that of the circuit <highlight><bold>20</bold></highlight>, as the transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> operate in the saturation mode. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> As the drain voltage of transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> is maintained at a low and stable value, independent of the voltage Vcc, the substrate current in the transistors TN<highlight><bold>1</bold></highlight>, TN<highlight><bold>2</bold></highlight> is negligible. Consequently, the circuit <highlight><bold>30</bold></highlight>, despite being relatively straightforward, has remarkable operating stability over a wide range of temperatures and voltage Vcc values, as shown by the current/voltage curves in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> As a numerical example, a bias circuit according to the present invention having a nominal current I<highlight><bold>1</bold></highlight> on the order of 2.9 &mgr;A has very low current I<highlight><bold>1</bold></highlight> fluctuations, ranging between 2.874 &mgr;A and 2.902 &mgr;A, over a range of values of the voltage Vcc from 1.5 V to 8V and a range of temperatures from &minus;40&deg; C. to &plus;130&deg; C. There is a negligible variation of the nominal current, which is on the order of 0.5%. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">That which is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. Bias circuit (<highlight><bold>20</bold></highlight>, <highlight><bold>21</bold></highlight>, <highlight><bold>22</bold></highlight>) integrated onto a silicon wafer, comprising a first branch (B<highlight><bold>1</bold></highlight>) comprising a first PMOS transistor (TP<highlight><bold>1</bold></highlight>) in series with a first NMOS transistor (TN<highlight><bold>1</bold></highlight>), a second branch (B<highlight><bold>2</bold></highlight>) comprising a second PMOS transistor (TP<highlight><bold>2</bold></highlight>), a second NMOS transistor (TN<highlight><bold>2</bold></highlight>) and an electric resistor (R) in series, the gate of the first NMOS transistor (TN<highlight><bold>1</bold></highlight>) being connected to the gate of the second NMOS transistor (TN<highlight><bold>2</bold></highlight>), the first branch (B<highlight><bold>1</bold></highlight>) and the second branch (B<highlight><bold>2</bold></highlight>) being arranged as a current mirror, characterised in that it comprises a third branch (B<highlight><bold>3</bold></highlight>) comprising at least a third PMOS transistor (TP<highlight><bold>3</bold></highlight>) in series with at least a third NMOS transistor (TN<highlight><bold>3</bold></highlight>), the third PMOS and NMOS transistors being arranged to maintain a voltage that is identical or roughly identical to the drain voltage of the first PMOS transistor (TN<highlight><bold>1</bold></highlight>) on the drain (D) of the second PMOS transistor (TP<highlight><bold>2</bold></highlight>). </claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. Circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, in which the gate of the third PMOS transistor (TP<highlight><bold>3</bold></highlight>) is connected to the drain of the second PMOS transistor (TP<highlight><bold>2</bold></highlight>), and the gate of the third NMOS transistor (TN<highlight><bold>3</bold></highlight>) is connected to the drain of the third NMOS transistor (TN<highlight><bold>3</bold></highlight>) and to the gate of the first NMOS transistor (TN<highlight><bold>1</bold></highlight>). </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. Circuit according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, in which the drain of the first PMOS transistor (TP<highlight><bold>1</bold></highlight>) is connected to the gate of the first PMOS transistor (TP<highlight><bold>1</bold></highlight>). </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. Circuit according to one of <dependent-claim-reference depends_on="CLM-00001">claims 1</dependent-claim-reference> to <dependent-claim-reference depends_on="CLM-00003">3</dependent-claim-reference>, in which the electric resistor has a temperature coefficient chosen so that the variations with the temperature of the value of the electric resistor ensure the stability in temperature of a current (I<highlight><bold>2</bold></highlight>) passing through the second branch. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. Circuit according to <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, in which the electric resistor comprises at least a first and a second resistor in series or in parallel having distinct temperature coefficients. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. Circuit according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, in which the first resistor is in N-doped silicon and the second resistor is in N<highlight><superscript>&plus;</superscript></highlight> or P<highlight><superscript>&plus;</superscript></highlight> doped silicon. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. Circuit according to one of claims <highlight><bold>5</bold></highlight> and <highlight><bold>6</bold></highlight>, in which the first and the second resistors have, at ambient temperature, values R<highlight><bold>10</bold></highlight> and R<highlight><bold>20</bold></highlight>, which meet the following equations: </claim-text>
<claim-text><in-line-formula><highlight><italic>R</italic></highlight>10<highlight><italic>&equals;R</italic></highlight>0(&agr;2&minus;&agr;)/(&agr;2&minus;&agr;1)&emsp;&emsp;(1)</in-line-formula><in-line-formula><highlight><italic>R</italic></highlight>20<highlight><italic>&equals;R</italic></highlight>0(&agr;&minus;&agr;1)/(&agr;2&minus;&agr;1)&emsp;&emsp;(2) </in-line-formula></claim-text>
<claim-text>in which R<highlight><bold>0</bold></highlight> is the value of the electric resistor at ambient temperature, &agr;<highlight><bold>1</bold></highlight> is the temperature coefficient of the first resistor, &agr;<highlight><bold>2</bold></highlight> is the temperature coefficient of the second resistor, and &agr;<highlight><bold>0</bold></highlight> is the temperature coefficient of the electric resistor ensuring the stability in temperature of the bias circuit. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. Circuit according to one of <dependent-claim-reference depends_on="CLM-00001">claims 1</dependent-claim-reference> to <dependent-claim-reference depends_on="CLM-00007">7</dependent-claim-reference>, in which: 
<claim-text>the first branch (B<highlight><bold>1</bold></highlight>) comprises a fourth NMOS transistor (TNN<highlight><bold>1</bold></highlight>) arranged in series between the first PMOS transistor and the first NMOS transistor, having a threshold voltage that is lower than that of the first NMOS transistor, </claim-text>
<claim-text>the second branch (B<highlight><bold>2</bold></highlight>) comprises a fifth NMOS transistor (TNN<highlight><bold>2</bold></highlight>) arranged in series between the second PMOS transistor and the second NMOS transistor, having a threshold voltage that is lower than that of the second NMOS transistor, </claim-text>
<claim-text>the gates of the fourth and fifth NMOS transistors (TNN<highlight><bold>1</bold></highlight>, TNN<highlight><bold>2</bold></highlight>) are connected to the gate of the first NMOS transistor (TN<highlight><bold>1</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. Circuit according to one of <dependent-claim-reference depends_on="CLM-00001">claims 1</dependent-claim-reference> to <dependent-claim-reference depends_on="CLM-00008">8</dependent-claim-reference>, in which the second NMOS transistor (TN<highlight><bold>2</bold></highlight>) comprises a plurality of NMOS transistors in parallel. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. Circuit according to one of <dependent-claim-reference depends_on="CLM-00001">claims 1</dependent-claim-reference> to <dependent-claim-reference depends_on="CLM-00009">9</dependent-claim-reference>, comprising an output delivering a reference voltage (Vref) sampled on the gate of the first NMOS transistor (TN<highlight><bold>1</bold></highlight>), the output being connected to the gate of an external transistor (TN<highlight><bold>0</bold></highlight>) arranged in an external branch (Be).</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001659A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001659A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001659A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001659A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001659A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001659A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
