INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/half adder/half adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/half adder/half adder.srcs/sim_1/new/ha_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfaddert_b
