

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_68_3'
================================================================
* Date:           Sun Sep 15 03:13:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_3  |       12|       12|        11|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 15 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_1 = alloca i32 1"   --->   Operation 16 'alloca' 'layer2_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_output_1_1 = alloca i32 1"   --->   Operation 17 'alloca' 'layer2_output_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_output_1_2 = alloca i32 1"   --->   Operation 18 'alloca' 'layer2_output_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln73_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_1"   --->   Operation 19 'read' 'zext_ln73_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_i86_6_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_6_cast"   --->   Operation 20 'read' 'conv_i86_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_i86_5_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_5_cast"   --->   Operation 21 'read' 'conv_i86_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_i86_4_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_4_cast"   --->   Operation 22 'read' 'conv_i86_4_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_i86_3_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_3_cast"   --->   Operation 23 'read' 'conv_i86_3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_i86_2_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_2_cast"   --->   Operation 24 'read' 'conv_i86_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_i86_1_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_1_cast"   --->   Operation 25 'read' 'conv_i86_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln73_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73"   --->   Operation 26 'read' 'zext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln73_1_cast = zext i15 %zext_ln73_1_read"   --->   Operation 27 'zext' 'zext_ln73_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_i86_6_cast_cast = zext i15 %conv_i86_6_cast_read"   --->   Operation 28 'zext' 'conv_i86_6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv_i86_5_cast_cast = zext i15 %conv_i86_5_cast_read"   --->   Operation 29 'zext' 'conv_i86_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_i86_4_cast_cast = zext i15 %conv_i86_4_cast_read"   --->   Operation 30 'zext' 'conv_i86_4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_i86_3_cast_cast = zext i15 %conv_i86_3_cast_read"   --->   Operation 31 'zext' 'conv_i86_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_i86_2_cast_cast = zext i15 %conv_i86_2_cast_read"   --->   Operation 32 'zext' 'conv_i86_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i86_1_cast_cast = zext i15 %conv_i86_1_cast_read"   --->   Operation 33 'zext' 'conv_i86_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln73_cast = zext i15 %zext_ln73_read"   --->   Operation 34 'zext' 'zext_ln73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %layer2_bias, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [nn.cpp:68]   --->   Operation 46 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%icmp_ln68 = icmp_eq  i2 %i_1, i2 3" [nn.cpp:68]   --->   Operation 47 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%add_ln68 = add i2 %i_1, i2 1" [nn.cpp:68]   --->   Operation 48 'add' 'add_ln68' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.body31.split, void %for.body.i.preheader.exitStub" [nn.cpp:68]   --->   Operation 49 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %i_1" [nn.cpp:18->nn.cpp:80]   --->   Operation 50 'zext' 'zext_ln18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_weights_0_addr = getelementptr i10 %layer2_weights_0, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 51 'getelementptr' 'layer2_weights_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%layer2_weights_0_load = load i2 %layer2_weights_0_addr" [nn.cpp:73]   --->   Operation 52 'load' 'layer2_weights_0_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer2_weights_1_addr = getelementptr i9 %layer2_weights_1, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 53 'getelementptr' 'layer2_weights_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%layer2_weights_1_load = load i2 %layer2_weights_1_addr" [nn.cpp:73]   --->   Operation 54 'load' 'layer2_weights_1_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_1 : Operation 55 [1/1] (1.84ns)   --->   "%switch_ln76 = switch i2 %i_1, void %branch5, i2 0, void %for.body31.split.for.body31.split17_crit_edge, i2 1, void %for.body31.split.for.body31.split17_crit_edge17" [nn.cpp:76]   --->   Operation 55 'switch' 'switch_ln76' <Predicate = (!icmp_ln68)> <Delay = 1.84>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln68 = store i2 %add_ln68, i2 %i" [nn.cpp:68]   --->   Operation 56 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body31" [nn.cpp:68]   --->   Operation 57 'br' 'br_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.70>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%layer2_weights_0_load = load i2 %layer2_weights_0_addr" [nn.cpp:73]   --->   Operation 58 'load' 'layer2_weights_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%layer2_weights_1_load = load i2 %layer2_weights_1_addr" [nn.cpp:73]   --->   Operation 59 'load' 'layer2_weights_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i9 %layer2_weights_1_load" [nn.cpp:73]   --->   Operation 60 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [3/3] (1.45ns) (grouped into DSP with root node add_ln73)   --->   "%mul_ln73_1 = mul i24 %sext_ln73_1, i24 %conv_i86_1_cast_cast" [nn.cpp:73]   --->   Operation 61 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%layer2_weights_2_addr = getelementptr i9 %layer2_weights_2, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 62 'getelementptr' 'layer2_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%layer2_weights_2_load = load i2 %layer2_weights_2_addr" [nn.cpp:73]   --->   Operation 63 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i10 %layer2_weights_0_load" [nn.cpp:73]   --->   Operation 64 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (5.58ns)   --->   "%mul_ln73 = mul i24 %sext_ln73, i24 %zext_ln73_cast" [nn.cpp:73]   --->   Operation 65 'mul' 'mul_ln73' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/3] (1.45ns) (grouped into DSP with root node add_ln73)   --->   "%mul_ln73_1 = mul i24 %sext_ln73_1, i24 %conv_i86_1_cast_cast" [nn.cpp:73]   --->   Operation 66 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln73, i32 8, i32 23" [nn.cpp:73]   --->   Operation 67 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (3.25ns)   --->   "%layer2_weights_2_load = load i2 %layer2_weights_2_addr" [nn.cpp:73]   --->   Operation 68 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i9 %layer2_weights_2_load" [nn.cpp:73]   --->   Operation 69 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_1)   --->   "%mul_ln73_2 = mul i24 %sext_ln73_2, i24 %conv_i86_2_cast_cast" [nn.cpp:73]   --->   Operation 70 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%layer2_weights_3_addr = getelementptr i9 %layer2_weights_3, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 71 'getelementptr' 'layer2_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%layer2_weights_3_load = load i2 %layer2_weights_3_addr" [nn.cpp:73]   --->   Operation 72 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln73)   --->   "%mul_ln73_1 = mul i24 %sext_ln73_1, i24 %conv_i86_1_cast_cast" [nn.cpp:73]   --->   Operation 73 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:73]   --->   Operation 74 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73 = add i24 %shl_ln1, i24 %mul_ln73_1" [nn.cpp:73]   --->   Operation 75 'add' 'add_ln73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_1)   --->   "%mul_ln73_2 = mul i24 %sext_ln73_2, i24 %conv_i86_2_cast_cast" [nn.cpp:73]   --->   Operation 76 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%layer2_weights_3_load = load i2 %layer2_weights_3_addr" [nn.cpp:73]   --->   Operation 77 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i9 %layer2_weights_3_load" [nn.cpp:73]   --->   Operation 78 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_2)   --->   "%mul_ln73_3 = mul i24 %sext_ln73_3, i24 %conv_i86_3_cast_cast" [nn.cpp:73]   --->   Operation 79 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%layer2_weights_4_addr = getelementptr i9 %layer2_weights_4, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 80 'getelementptr' 'layer2_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%layer2_weights_4_load = load i2 %layer2_weights_4_addr" [nn.cpp:73]   --->   Operation 81 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 5 <SV = 4> <Delay = 4.70>
ST_5 : Operation 82 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73 = add i24 %shl_ln1, i24 %mul_ln73_1" [nn.cpp:73]   --->   Operation 82 'add' 'add_ln73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_1)   --->   "%mul_ln73_2 = mul i24 %sext_ln73_2, i24 %conv_i86_2_cast_cast" [nn.cpp:73]   --->   Operation 83 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73, i32 8, i32 23" [nn.cpp:73]   --->   Operation 84 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:73]   --->   Operation 85 'bitconcatenate' 'shl_ln73_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2" [nn.cpp:73]   --->   Operation 86 'add' 'add_ln73_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_2)   --->   "%mul_ln73_3 = mul i24 %sext_ln73_3, i24 %conv_i86_3_cast_cast" [nn.cpp:73]   --->   Operation 87 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%layer2_weights_4_load = load i2 %layer2_weights_4_addr" [nn.cpp:73]   --->   Operation 88 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i9 %layer2_weights_4_load" [nn.cpp:73]   --->   Operation 89 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_3)   --->   "%mul_ln73_4 = mul i24 %sext_ln73_4, i24 %conv_i86_4_cast_cast" [nn.cpp:73]   --->   Operation 90 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%layer2_weights_5_addr = getelementptr i9 %layer2_weights_5, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 91 'getelementptr' 'layer2_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%layer2_weights_5_load = load i2 %layer2_weights_5_addr" [nn.cpp:73]   --->   Operation 92 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2" [nn.cpp:73]   --->   Operation 93 'add' 'add_ln73_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_2)   --->   "%mul_ln73_3 = mul i24 %sext_ln73_3, i24 %conv_i86_3_cast_cast" [nn.cpp:73]   --->   Operation 94 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_1, i32 8, i32 23" [nn.cpp:73]   --->   Operation 95 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln73_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:73]   --->   Operation 96 'bitconcatenate' 'shl_ln73_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3" [nn.cpp:73]   --->   Operation 97 'add' 'add_ln73_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_3)   --->   "%mul_ln73_4 = mul i24 %sext_ln73_4, i24 %conv_i86_4_cast_cast" [nn.cpp:73]   --->   Operation 98 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/2] (3.25ns)   --->   "%layer2_weights_5_load = load i2 %layer2_weights_5_addr" [nn.cpp:73]   --->   Operation 99 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i9 %layer2_weights_5_load" [nn.cpp:73]   --->   Operation 100 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_4)   --->   "%mul_ln73_5 = mul i24 %sext_ln73_5, i24 %conv_i86_5_cast_cast" [nn.cpp:73]   --->   Operation 101 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%layer2_weights_6_addr = getelementptr i9 %layer2_weights_6, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 102 'getelementptr' 'layer2_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (3.25ns)   --->   "%layer2_weights_6_load = load i2 %layer2_weights_6_addr" [nn.cpp:73]   --->   Operation 103 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 7 <SV = 6> <Delay = 4.70>
ST_7 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3" [nn.cpp:73]   --->   Operation 104 'add' 'add_ln73_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_3)   --->   "%mul_ln73_4 = mul i24 %sext_ln73_4, i24 %conv_i86_4_cast_cast" [nn.cpp:73]   --->   Operation 105 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_2, i32 8, i32 23" [nn.cpp:73]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln73_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:73]   --->   Operation 107 'bitconcatenate' 'shl_ln73_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4" [nn.cpp:73]   --->   Operation 108 'add' 'add_ln73_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_4)   --->   "%mul_ln73_5 = mul i24 %sext_ln73_5, i24 %conv_i86_5_cast_cast" [nn.cpp:73]   --->   Operation 109 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/2] (3.25ns)   --->   "%layer2_weights_6_load = load i2 %layer2_weights_6_addr" [nn.cpp:73]   --->   Operation 110 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i9 %layer2_weights_6_load" [nn.cpp:73]   --->   Operation 111 'sext' 'sext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_5)   --->   "%mul_ln73_6 = mul i24 %sext_ln73_6, i24 %conv_i86_6_cast_cast" [nn.cpp:73]   --->   Operation 112 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%layer2_weights_7_addr = getelementptr i10 %layer2_weights_7, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 113 'getelementptr' 'layer2_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (3.25ns)   --->   "%layer2_weights_7_load = load i2 %layer2_weights_7_addr" [nn.cpp:73]   --->   Operation 114 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>

State 8 <SV = 7> <Delay = 4.70>
ST_8 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4" [nn.cpp:73]   --->   Operation 115 'add' 'add_ln73_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_4)   --->   "%mul_ln73_5 = mul i24 %sext_ln73_5, i24 %conv_i86_5_cast_cast" [nn.cpp:73]   --->   Operation 116 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_3, i32 8, i32 23" [nn.cpp:73]   --->   Operation 117 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln73_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:73]   --->   Operation 118 'bitconcatenate' 'shl_ln73_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_4 = add i24 %shl_ln73_4, i24 %mul_ln73_5" [nn.cpp:73]   --->   Operation 119 'add' 'add_ln73_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 120 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_5)   --->   "%mul_ln73_6 = mul i24 %sext_ln73_6, i24 %conv_i86_6_cast_cast" [nn.cpp:73]   --->   Operation 120 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 121 [1/2] (3.25ns)   --->   "%layer2_weights_7_load = load i2 %layer2_weights_7_addr" [nn.cpp:73]   --->   Operation 121 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i10 %layer2_weights_7_load" [nn.cpp:73]   --->   Operation 122 'sext' 'sext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_6)   --->   "%mul_ln73_7 = mul i24 %sext_ln73_7, i24 %zext_ln73_1_cast" [nn.cpp:73]   --->   Operation 123 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 124 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_4 = add i24 %shl_ln73_4, i24 %mul_ln73_5" [nn.cpp:73]   --->   Operation 124 'add' 'add_ln73_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_5)   --->   "%mul_ln73_6 = mul i24 %sext_ln73_6, i24 %conv_i86_6_cast_cast" [nn.cpp:73]   --->   Operation 125 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_4, i32 8, i32 23" [nn.cpp:73]   --->   Operation 126 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln73_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:73]   --->   Operation 127 'bitconcatenate' 'shl_ln73_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6" [nn.cpp:73]   --->   Operation 128 'add' 'add_ln73_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 129 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_6)   --->   "%mul_ln73_7 = mul i24 %sext_ln73_7, i24 %zext_ln73_1_cast" [nn.cpp:73]   --->   Operation 129 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 130 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6" [nn.cpp:73]   --->   Operation 130 'add' 'add_ln73_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_6)   --->   "%mul_ln73_7 = mul i24 %sext_ln73_7, i24 %zext_ln73_1_cast" [nn.cpp:73]   --->   Operation 131 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_5, i32 8, i32 23" [nn.cpp:73]   --->   Operation 132 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln73_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:73]   --->   Operation 133 'bitconcatenate' 'shl_ln73_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7" [nn.cpp:73]   --->   Operation 134 'add' 'add_ln73_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%layer2_bias_addr = getelementptr i6 %layer2_bias, i64 0, i64 %zext_ln18" [nn.cpp:75]   --->   Operation 135 'getelementptr' 'layer2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%layer2_bias_load = load i2 %layer2_bias_addr" [nn.cpp:75]   --->   Operation 136 'load' 'layer2_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 3> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%max_val_load = load i16 %max_val"   --->   Operation 152 'load' 'max_val_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%layer2_output_1_load = load i16 %layer2_output_1"   --->   Operation 153 'load' 'layer2_output_1_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%layer2_output_1_1_load = load i16 %layer2_output_1_1"   --->   Operation 154 'load' 'layer2_output_1_1_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%layer2_output_1_2_load = load i16 %layer2_output_1_2"   --->   Operation 155 'load' 'layer2_output_1_2_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_2_03_out, i16 %layer2_output_1_2_load"   --->   Operation 156 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_1_02_out, i16 %layer2_output_1_1_load"   --->   Operation 157 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_0_01_out, i16 %layer2_output_1_load"   --->   Operation 158 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_out, i16 %max_val_load"   --->   Operation 159 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 160 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.40>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [nn.cpp:69]   --->   Operation 137 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:68]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [nn.cpp:68]   --->   Operation 139 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7" [nn.cpp:73]   --->   Operation 140 'add' 'add_ln73_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_6, i32 8, i32 23" [nn.cpp:73]   --->   Operation 141 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/2] (3.25ns)   --->   "%layer2_bias_load = load i2 %layer2_bias_addr" [nn.cpp:75]   --->   Operation 142 'load' 'layer2_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 3> <RAM>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i6 %layer2_bias_load" [nn.cpp:75]   --->   Operation 143 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (2.14ns)   --->   "%layer2_output_1_4 = add i16 %sext_ln75, i16 %sum" [nn.cpp:75]   --->   Operation 144 'add' 'layer2_output_1_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln76 = store i16 %layer2_output_1_4, i16 %layer2_output_1_1" [nn.cpp:76]   --->   Operation 145 'store' 'store_ln76' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body31.split17" [nn.cpp:76]   --->   Operation 146 'br' 'br_ln76' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln76 = store i16 %layer2_output_1_4, i16 %layer2_output_1" [nn.cpp:76]   --->   Operation 147 'store' 'store_ln76' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln76 = store i16 %layer2_output_1_4, i16 %max_val" [nn.cpp:76]   --->   Operation 148 'store' 'store_ln76' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body31.split17" [nn.cpp:76]   --->   Operation 149 'br' 'br_ln76' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln76 = store i16 %layer2_output_1_4, i16 %layer2_output_1_2" [nn.cpp:76]   --->   Operation 150 'store' 'store_ln76' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body31.split17" [nn.cpp:76]   --->   Operation 151 'br' 'br_ln76' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln73]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i86_1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i86_2_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i86_3_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i86_4_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i86_5_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i86_6_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln73_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_2_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_output_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_output_0_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ max_val_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000000]
max_val                (alloca           ) [ 011111111111]
layer2_output_1        (alloca           ) [ 011111111111]
layer2_output_1_1      (alloca           ) [ 011111111111]
layer2_output_1_2      (alloca           ) [ 011111111111]
zext_ln73_1_read       (read             ) [ 000000000000]
conv_i86_6_cast_read   (read             ) [ 000000000000]
conv_i86_5_cast_read   (read             ) [ 000000000000]
conv_i86_4_cast_read   (read             ) [ 000000000000]
conv_i86_3_cast_read   (read             ) [ 000000000000]
conv_i86_2_cast_read   (read             ) [ 000000000000]
conv_i86_1_cast_read   (read             ) [ 000000000000]
zext_ln73_read         (read             ) [ 000000000000]
zext_ln73_1_cast       (zext             ) [ 011111111110]
conv_i86_6_cast_cast   (zext             ) [ 011111111100]
conv_i86_5_cast_cast   (zext             ) [ 011111111000]
conv_i86_4_cast_cast   (zext             ) [ 011111110000]
conv_i86_3_cast_cast   (zext             ) [ 011111100000]
conv_i86_2_cast_cast   (zext             ) [ 011111000000]
conv_i86_1_cast_cast   (zext             ) [ 011110000000]
zext_ln73_cast         (zext             ) [ 011100000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i_1                    (load             ) [ 011111111111]
icmp_ln68              (icmp             ) [ 011111111110]
add_ln68               (add              ) [ 000000000000]
br_ln68                (br               ) [ 000000000000]
zext_ln18              (zext             ) [ 011111111110]
layer2_weights_0_addr  (getelementptr    ) [ 011000000000]
layer2_weights_1_addr  (getelementptr    ) [ 011000000000]
switch_ln76            (switch           ) [ 000000000000]
store_ln68             (store            ) [ 000000000000]
br_ln68                (br               ) [ 000000000000]
layer2_weights_0_load  (load             ) [ 010100000000]
layer2_weights_1_load  (load             ) [ 000000000000]
sext_ln73_1            (sext             ) [ 010110000000]
layer2_weights_2_addr  (getelementptr    ) [ 010100000000]
sext_ln73              (sext             ) [ 000000000000]
mul_ln73               (mul              ) [ 000000000000]
tmp_7                  (partselect       ) [ 010010000000]
layer2_weights_2_load  (load             ) [ 000000000000]
sext_ln73_2            (sext             ) [ 010011000000]
layer2_weights_3_addr  (getelementptr    ) [ 010010000000]
mul_ln73_1             (mul              ) [ 010001000000]
shl_ln1                (bitconcatenate   ) [ 010001000000]
layer2_weights_3_load  (load             ) [ 000000000000]
sext_ln73_3            (sext             ) [ 010001100000]
layer2_weights_4_addr  (getelementptr    ) [ 010001000000]
add_ln73               (add              ) [ 000000000000]
mul_ln73_2             (mul              ) [ 010000100000]
tmp_8                  (partselect       ) [ 000000000000]
shl_ln73_1             (bitconcatenate   ) [ 010000100000]
layer2_weights_4_load  (load             ) [ 000000000000]
sext_ln73_4            (sext             ) [ 010000110000]
layer2_weights_5_addr  (getelementptr    ) [ 010000100000]
add_ln73_1             (add              ) [ 000000000000]
mul_ln73_3             (mul              ) [ 010000010000]
tmp_9                  (partselect       ) [ 000000000000]
shl_ln73_2             (bitconcatenate   ) [ 010000010000]
layer2_weights_5_load  (load             ) [ 000000000000]
sext_ln73_5            (sext             ) [ 010000011000]
layer2_weights_6_addr  (getelementptr    ) [ 010000010000]
add_ln73_2             (add              ) [ 000000000000]
mul_ln73_4             (mul              ) [ 010000001000]
tmp_s                  (partselect       ) [ 000000000000]
shl_ln73_3             (bitconcatenate   ) [ 010000001000]
layer2_weights_6_load  (load             ) [ 000000000000]
sext_ln73_6            (sext             ) [ 010000001100]
layer2_weights_7_addr  (getelementptr    ) [ 010000001000]
add_ln73_3             (add              ) [ 000000000000]
mul_ln73_5             (mul              ) [ 010000000100]
tmp_1                  (partselect       ) [ 000000000000]
shl_ln73_4             (bitconcatenate   ) [ 010000000100]
layer2_weights_7_load  (load             ) [ 000000000000]
sext_ln73_7            (sext             ) [ 010000000110]
add_ln73_4             (add              ) [ 000000000000]
mul_ln73_6             (mul              ) [ 010000000010]
tmp_2                  (partselect       ) [ 000000000000]
shl_ln73_5             (bitconcatenate   ) [ 010000000010]
add_ln73_5             (add              ) [ 000000000000]
mul_ln73_7             (mul              ) [ 010000000001]
tmp_3                  (partselect       ) [ 000000000000]
shl_ln73_6             (bitconcatenate   ) [ 010000000001]
layer2_bias_addr       (getelementptr    ) [ 010000000001]
specpipeline_ln69      (specpipeline     ) [ 000000000000]
speclooptripcount_ln68 (speclooptripcount) [ 000000000000]
specloopname_ln68      (specloopname     ) [ 000000000000]
add_ln73_6             (add              ) [ 000000000000]
sum                    (partselect       ) [ 000000000000]
layer2_bias_load       (load             ) [ 000000000000]
sext_ln75              (sext             ) [ 000000000000]
layer2_output_1_4      (add              ) [ 000000000000]
store_ln76             (store            ) [ 000000000000]
br_ln76                (br               ) [ 000000000000]
store_ln76             (store            ) [ 000000000000]
store_ln76             (store            ) [ 000000000000]
br_ln76                (br               ) [ 000000000000]
store_ln76             (store            ) [ 000000000000]
br_ln76                (br               ) [ 000000000000]
max_val_load           (load             ) [ 000000000000]
layer2_output_1_load   (load             ) [ 000000000000]
layer2_output_1_1_load (load             ) [ 000000000000]
layer2_output_1_2_load (load             ) [ 000000000000]
write_ln0              (write            ) [ 000000000000]
write_ln0              (write            ) [ 000000000000]
write_ln0              (write            ) [ 000000000000]
write_ln0              (write            ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln73">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_i86_1_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i86_1_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_i86_2_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i86_2_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_i86_3_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i86_3_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_i86_4_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i86_4_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_i86_5_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i86_5_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_i86_6_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i86_6_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln73_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_output_2_03_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_2_03_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_output_1_02_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_output_0_01_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_0_01_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="max_val_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer2_weights_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer2_weights_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer2_weights_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer2_weights_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer2_weights_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer2_weights_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer2_weights_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer2_weights_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer2_bias">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="max_val_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="layer2_output_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="layer2_output_1_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="layer2_output_1_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln73_1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="15" slack="0"/>
<pin id="112" dir="0" index="1" bw="15" slack="0"/>
<pin id="113" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln73_1_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv_i86_6_cast_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="0" index="1" bw="15" slack="0"/>
<pin id="119" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i86_6_cast_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv_i86_5_cast_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="0"/>
<pin id="124" dir="0" index="1" bw="15" slack="0"/>
<pin id="125" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i86_5_cast_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="conv_i86_4_cast_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="0" index="1" bw="15" slack="0"/>
<pin id="131" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i86_4_cast_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv_i86_3_cast_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="15" slack="0"/>
<pin id="136" dir="0" index="1" bw="15" slack="0"/>
<pin id="137" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i86_3_cast_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="conv_i86_2_cast_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="0"/>
<pin id="142" dir="0" index="1" bw="15" slack="0"/>
<pin id="143" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i86_2_cast_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv_i86_1_cast_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="0"/>
<pin id="148" dir="0" index="1" bw="15" slack="0"/>
<pin id="149" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i86_1_cast_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln73_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="15" slack="0"/>
<pin id="154" dir="0" index="1" bw="15" slack="0"/>
<pin id="155" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln73_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln0_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln0_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="layer2_weights_0_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="2" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_0_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_0_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="layer2_weights_1_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="2" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_1_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_1_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="layer2_weights_2_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="2" slack="1"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_2_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_2_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="layer2_weights_3_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="2" slack="2"/>
<pin id="229" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_3_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_3_load/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="layer2_weights_4_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="2" slack="3"/>
<pin id="242" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_4_addr/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_4_load/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="layer2_weights_5_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="2" slack="4"/>
<pin id="255" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_5_addr/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_5_load/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="layer2_weights_6_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="2" slack="5"/>
<pin id="268" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_6_addr/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_6_load/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="layer2_weights_7_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="2" slack="6"/>
<pin id="281" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_7_addr/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_7_load/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="layer2_bias_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="2" slack="9"/>
<pin id="294" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_bias_addr/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_bias_load/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln73_1_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="0"/>
<pin id="305" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1_cast/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="conv_i86_6_cast_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="15" slack="0"/>
<pin id="309" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i86_6_cast_cast/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="conv_i86_5_cast_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="0"/>
<pin id="313" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i86_5_cast_cast/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="conv_i86_4_cast_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="15" slack="0"/>
<pin id="317" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i86_4_cast_cast/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="conv_i86_3_cast_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="15" slack="0"/>
<pin id="321" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i86_3_cast_cast/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="conv_i86_2_cast_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="15" slack="0"/>
<pin id="325" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i86_2_cast_cast/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="conv_i86_1_cast_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="15" slack="0"/>
<pin id="329" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i86_1_cast_cast/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln73_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="15" slack="0"/>
<pin id="333" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_cast/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln0_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="i_1_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln68_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln68_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln18_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln68_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln73_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_1/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln73_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="1"/>
<pin id="372" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mul_ln73_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="15" slack="2"/>
<pin id="376" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_7_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="24" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln73_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_2/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="shl_ln1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="24" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="1"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln73_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_3/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_8_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="24" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="shl_ln73_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_1/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sext_ln73_4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_4/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_9_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="24" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="0" index="3" bw="6" slack="0"/>
<pin id="429" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="shl_ln73_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="24" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_2/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln73_5_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="0"/>
<pin id="443" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_5/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_s_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="24" slack="0"/>
<pin id="448" dir="0" index="2" bw="5" slack="0"/>
<pin id="449" dir="0" index="3" bw="6" slack="0"/>
<pin id="450" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln73_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="24" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_3/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln73_6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_6/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="24" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="0" index="3" bw="6" slack="0"/>
<pin id="471" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln73_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="24" slack="0"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_4/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln73_7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_7/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="24" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln73_5_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="24" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_5/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="24" slack="0"/>
<pin id="507" dir="0" index="2" bw="5" slack="0"/>
<pin id="508" dir="0" index="3" bw="6" slack="0"/>
<pin id="509" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="shl_ln73_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="24" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_6/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sum_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="0" index="1" bw="24" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum/11 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln75_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/11 "/>
</bind>
</comp>

<comp id="534" class="1004" name="layer2_output_1_4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer2_output_1_4/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln76_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="10"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/11 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln76_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="10"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln76_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="10"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln76_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="10"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="max_val_load_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="9"/>
<pin id="562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/10 "/>
</bind>
</comp>

<comp id="564" class="1004" name="layer2_output_1_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="9"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_load/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="layer2_output_1_1_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="9"/>
<pin id="570" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_1_load/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="layer2_output_1_2_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="9"/>
<pin id="574" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_2_load/10 "/>
</bind>
</comp>

<comp id="576" class="1007" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="0" index="1" bw="15" slack="1"/>
<pin id="579" dir="0" index="2" bw="24" slack="0"/>
<pin id="580" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73_1/2 add_ln73/4 "/>
</bind>
</comp>

<comp id="584" class="1007" name="grp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="0"/>
<pin id="586" dir="0" index="1" bw="15" slack="2"/>
<pin id="587" dir="0" index="2" bw="24" slack="0"/>
<pin id="588" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73_2/3 add_ln73_1/5 "/>
</bind>
</comp>

<comp id="592" class="1007" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="9" slack="0"/>
<pin id="594" dir="0" index="1" bw="15" slack="3"/>
<pin id="595" dir="0" index="2" bw="24" slack="0"/>
<pin id="596" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73_3/4 add_ln73_2/6 "/>
</bind>
</comp>

<comp id="600" class="1007" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="9" slack="0"/>
<pin id="602" dir="0" index="1" bw="15" slack="4"/>
<pin id="603" dir="0" index="2" bw="24" slack="0"/>
<pin id="604" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73_4/5 add_ln73_3/7 "/>
</bind>
</comp>

<comp id="608" class="1007" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="9" slack="0"/>
<pin id="610" dir="0" index="1" bw="15" slack="5"/>
<pin id="611" dir="0" index="2" bw="24" slack="0"/>
<pin id="612" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73_5/6 add_ln73_4/8 "/>
</bind>
</comp>

<comp id="616" class="1007" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="0" index="1" bw="15" slack="6"/>
<pin id="619" dir="0" index="2" bw="24" slack="0"/>
<pin id="620" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73_6/7 add_ln73_5/9 "/>
</bind>
</comp>

<comp id="624" class="1007" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="0" index="1" bw="15" slack="7"/>
<pin id="627" dir="0" index="2" bw="24" slack="0"/>
<pin id="628" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73_7/8 add_ln73_6/10 "/>
</bind>
</comp>

<comp id="632" class="1005" name="i_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="639" class="1005" name="max_val_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="9"/>
<pin id="641" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="645" class="1005" name="layer2_output_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="9"/>
<pin id="647" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="layer2_output_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="layer2_output_1_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="9"/>
<pin id="653" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="layer2_output_1_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="layer2_output_1_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="9"/>
<pin id="659" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="layer2_output_1_2 "/>
</bind>
</comp>

<comp id="663" class="1005" name="zext_ln73_1_cast_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="24" slack="7"/>
<pin id="665" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln73_1_cast "/>
</bind>
</comp>

<comp id="668" class="1005" name="conv_i86_6_cast_cast_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="24" slack="6"/>
<pin id="670" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="conv_i86_6_cast_cast "/>
</bind>
</comp>

<comp id="673" class="1005" name="conv_i86_5_cast_cast_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="24" slack="5"/>
<pin id="675" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="conv_i86_5_cast_cast "/>
</bind>
</comp>

<comp id="678" class="1005" name="conv_i86_4_cast_cast_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="24" slack="4"/>
<pin id="680" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="conv_i86_4_cast_cast "/>
</bind>
</comp>

<comp id="683" class="1005" name="conv_i86_3_cast_cast_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="24" slack="3"/>
<pin id="685" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="conv_i86_3_cast_cast "/>
</bind>
</comp>

<comp id="688" class="1005" name="conv_i86_2_cast_cast_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="24" slack="2"/>
<pin id="690" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="conv_i86_2_cast_cast "/>
</bind>
</comp>

<comp id="693" class="1005" name="conv_i86_1_cast_cast_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="24" slack="1"/>
<pin id="695" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="conv_i86_1_cast_cast "/>
</bind>
</comp>

<comp id="698" class="1005" name="zext_ln73_cast_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="24" slack="2"/>
<pin id="700" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln73_cast "/>
</bind>
</comp>

<comp id="703" class="1005" name="i_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="10"/>
<pin id="705" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln68_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="9"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="711" class="1005" name="zext_ln18_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="1"/>
<pin id="713" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="722" class="1005" name="layer2_weights_0_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="1"/>
<pin id="724" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_0_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="layer2_weights_1_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="1"/>
<pin id="729" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_1_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="layer2_weights_0_load_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="1"/>
<pin id="734" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_0_load "/>
</bind>
</comp>

<comp id="737" class="1005" name="sext_ln73_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="24" slack="1"/>
<pin id="739" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="layer2_weights_2_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="1"/>
<pin id="744" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_2_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_7_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="1"/>
<pin id="749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="752" class="1005" name="sext_ln73_2_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="24" slack="1"/>
<pin id="754" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73_2 "/>
</bind>
</comp>

<comp id="757" class="1005" name="layer2_weights_3_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="1"/>
<pin id="759" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_3_addr "/>
</bind>
</comp>

<comp id="762" class="1005" name="shl_ln1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="24" slack="1"/>
<pin id="764" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sext_ln73_3_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="24" slack="1"/>
<pin id="769" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73_3 "/>
</bind>
</comp>

<comp id="772" class="1005" name="layer2_weights_4_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="1"/>
<pin id="774" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_4_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="shl_ln73_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="24" slack="1"/>
<pin id="779" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln73_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="sext_ln73_4_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="24" slack="1"/>
<pin id="784" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73_4 "/>
</bind>
</comp>

<comp id="787" class="1005" name="layer2_weights_5_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="1"/>
<pin id="789" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_5_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="shl_ln73_2_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="24" slack="1"/>
<pin id="794" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln73_2 "/>
</bind>
</comp>

<comp id="797" class="1005" name="sext_ln73_5_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="24" slack="1"/>
<pin id="799" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73_5 "/>
</bind>
</comp>

<comp id="802" class="1005" name="layer2_weights_6_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="1"/>
<pin id="804" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_6_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="shl_ln73_3_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="24" slack="1"/>
<pin id="809" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln73_3 "/>
</bind>
</comp>

<comp id="812" class="1005" name="sext_ln73_6_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="24" slack="1"/>
<pin id="814" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73_6 "/>
</bind>
</comp>

<comp id="817" class="1005" name="layer2_weights_7_addr_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="2" slack="1"/>
<pin id="819" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_7_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="shl_ln73_4_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="24" slack="1"/>
<pin id="824" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln73_4 "/>
</bind>
</comp>

<comp id="827" class="1005" name="sext_ln73_7_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="24" slack="1"/>
<pin id="829" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73_7 "/>
</bind>
</comp>

<comp id="832" class="1005" name="shl_ln73_5_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="24" slack="1"/>
<pin id="834" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln73_5 "/>
</bind>
</comp>

<comp id="837" class="1005" name="shl_ln73_6_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="24" slack="1"/>
<pin id="839" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln73_6 "/>
</bind>
</comp>

<comp id="842" class="1005" name="layer2_bias_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="1"/>
<pin id="844" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_bias_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="88" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="88" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="88" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="88" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="62" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="110" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="116" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="122" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="128" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="134" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="140" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="146" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="152" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="340" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="340" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="365"><net_src comp="349" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="206" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="219" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="402"><net_src comp="232" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="66" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="403" pin="4"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="72" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="245" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="432"><net_src comp="68" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="438"><net_src comp="70" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="424" pin="4"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="72" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="258" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="66" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="68" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="459"><net_src comp="70" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="445" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="271" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="64" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="480"><net_src comp="70" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="466" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="72" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="284" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="487" pin="4"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="512"><net_src comp="68" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="504" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="72" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="527"><net_src comp="64" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="66" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="529"><net_src comp="68" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="533"><net_src comp="297" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="521" pin="4"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="534" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="534" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="534" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="571"><net_src comp="568" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="581"><net_src comp="366" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="392" pin="3"/><net_sink comp="576" pin=2"/></net>

<net id="583"><net_src comp="576" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="589"><net_src comp="388" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="412" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="591"><net_src comp="584" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="597"><net_src comp="399" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="433" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="599"><net_src comp="592" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="605"><net_src comp="420" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="454" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="607"><net_src comp="600" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="613"><net_src comp="441" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="475" pin="3"/><net_sink comp="608" pin=2"/></net>

<net id="615"><net_src comp="608" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="621"><net_src comp="462" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="496" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="623"><net_src comp="616" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="629"><net_src comp="483" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="513" pin="3"/><net_sink comp="624" pin=2"/></net>

<net id="631"><net_src comp="624" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="635"><net_src comp="90" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="642"><net_src comp="94" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="648"><net_src comp="98" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="654"><net_src comp="102" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="660"><net_src comp="106" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="666"><net_src comp="303" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="671"><net_src comp="307" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="676"><net_src comp="311" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="681"><net_src comp="315" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="686"><net_src comp="319" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="691"><net_src comp="323" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="696"><net_src comp="327" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="701"><net_src comp="331" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="706"><net_src comp="340" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="343" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="355" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="721"><net_src comp="711" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="725"><net_src comp="186" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="730"><net_src comp="199" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="735"><net_src comp="193" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="740"><net_src comp="366" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="745"><net_src comp="212" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="750"><net_src comp="378" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="755"><net_src comp="388" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="760"><net_src comp="225" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="765"><net_src comp="392" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="770"><net_src comp="399" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="775"><net_src comp="238" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="780"><net_src comp="412" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="785"><net_src comp="420" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="790"><net_src comp="251" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="795"><net_src comp="433" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="800"><net_src comp="441" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="805"><net_src comp="264" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="810"><net_src comp="454" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="815"><net_src comp="462" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="820"><net_src comp="277" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="825"><net_src comp="475" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="830"><net_src comp="483" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="835"><net_src comp="496" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="840"><net_src comp="513" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="845"><net_src comp="290" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="297" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_output_2_03_out | {10 }
	Port: layer2_output_1_02_out | {10 }
	Port: layer2_output_0_01_out | {10 }
	Port: max_val_out | {10 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : zext_ln73 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : conv_i86_1_cast | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : conv_i86_2_cast | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : conv_i86_3_cast | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : conv_i86_4_cast | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : conv_i86_5_cast | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : conv_i86_6_cast | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : zext_ln73_1 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : layer2_weights_0 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : layer2_weights_1 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : layer2_weights_2 | {2 3 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : layer2_weights_3 | {3 4 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : layer2_weights_4 | {4 5 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : layer2_weights_5 | {5 6 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : layer2_weights_6 | {6 7 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : layer2_weights_7 | {7 8 }
	Port: neural_network_Pipeline_VITIS_LOOP_68_3 : layer2_bias | {10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln68 : 2
		add_ln68 : 2
		br_ln68 : 3
		zext_ln18 : 2
		layer2_weights_0_addr : 3
		layer2_weights_0_load : 4
		layer2_weights_1_addr : 3
		layer2_weights_1_load : 4
		switch_ln76 : 2
		store_ln68 : 3
	State 2
		sext_ln73_1 : 1
		mul_ln73_1 : 2
		layer2_weights_2_load : 1
	State 3
		mul_ln73 : 1
		tmp_7 : 2
		sext_ln73_2 : 1
		mul_ln73_2 : 2
		layer2_weights_3_load : 1
	State 4
		add_ln73 : 1
		sext_ln73_3 : 1
		mul_ln73_3 : 2
		layer2_weights_4_load : 1
	State 5
		tmp_8 : 1
		shl_ln73_1 : 2
		add_ln73_1 : 3
		sext_ln73_4 : 1
		mul_ln73_4 : 2
		layer2_weights_5_load : 1
	State 6
		tmp_9 : 1
		shl_ln73_2 : 2
		add_ln73_2 : 3
		sext_ln73_5 : 1
		mul_ln73_5 : 2
		layer2_weights_6_load : 1
	State 7
		tmp_s : 1
		shl_ln73_3 : 2
		add_ln73_3 : 3
		sext_ln73_6 : 1
		mul_ln73_6 : 2
		layer2_weights_7_load : 1
	State 8
		tmp_1 : 1
		shl_ln73_4 : 2
		add_ln73_4 : 3
		sext_ln73_7 : 1
		mul_ln73_7 : 2
	State 9
		tmp_2 : 1
		shl_ln73_5 : 2
		add_ln73_5 : 3
	State 10
		tmp_3 : 1
		shl_ln73_6 : 2
		add_ln73_6 : 3
		layer2_bias_load : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 11
		sum : 1
		sext_ln75 : 1
		layer2_output_1_4 : 2
		store_ln76 : 3
		store_ln76 : 3
		store_ln76 : 3
		store_ln76 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln68_fu_349         |    0    |    0    |    10   |
|          |     layer2_output_1_4_fu_534     |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln68_fu_343         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln73_fu_373         |    1    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_576            |    1    |    0    |    0    |
|          |            grp_fu_584            |    1    |    0    |    0    |
|          |            grp_fu_592            |    1    |    0    |    0    |
|  muladd  |            grp_fu_600            |    1    |    0    |    0    |
|          |            grp_fu_608            |    1    |    0    |    0    |
|          |            grp_fu_616            |    1    |    0    |    0    |
|          |            grp_fu_624            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |   zext_ln73_1_read_read_fu_110   |    0    |    0    |    0    |
|          | conv_i86_6_cast_read_read_fu_116 |    0    |    0    |    0    |
|          | conv_i86_5_cast_read_read_fu_122 |    0    |    0    |    0    |
|   read   | conv_i86_4_cast_read_read_fu_128 |    0    |    0    |    0    |
|          | conv_i86_3_cast_read_read_fu_134 |    0    |    0    |    0    |
|          | conv_i86_2_cast_read_read_fu_140 |    0    |    0    |    0    |
|          | conv_i86_1_cast_read_read_fu_146 |    0    |    0    |    0    |
|          |    zext_ln73_read_read_fu_152    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_158      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_165      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_172      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_179      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      zext_ln73_1_cast_fu_303     |    0    |    0    |    0    |
|          |    conv_i86_6_cast_cast_fu_307   |    0    |    0    |    0    |
|          |    conv_i86_5_cast_cast_fu_311   |    0    |    0    |    0    |
|          |    conv_i86_4_cast_cast_fu_315   |    0    |    0    |    0    |
|   zext   |    conv_i86_3_cast_cast_fu_319   |    0    |    0    |    0    |
|          |    conv_i86_2_cast_cast_fu_323   |    0    |    0    |    0    |
|          |    conv_i86_1_cast_cast_fu_327   |    0    |    0    |    0    |
|          |       zext_ln73_cast_fu_331      |    0    |    0    |    0    |
|          |         zext_ln18_fu_355         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln73_1_fu_366        |    0    |    0    |    0    |
|          |         sext_ln73_fu_370         |    0    |    0    |    0    |
|          |        sext_ln73_2_fu_388        |    0    |    0    |    0    |
|          |        sext_ln73_3_fu_399        |    0    |    0    |    0    |
|   sext   |        sext_ln73_4_fu_420        |    0    |    0    |    0    |
|          |        sext_ln73_5_fu_441        |    0    |    0    |    0    |
|          |        sext_ln73_6_fu_462        |    0    |    0    |    0    |
|          |        sext_ln73_7_fu_483        |    0    |    0    |    0    |
|          |         sext_ln75_fu_530         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_7_fu_378           |    0    |    0    |    0    |
|          |           tmp_8_fu_403           |    0    |    0    |    0    |
|          |           tmp_9_fu_424           |    0    |    0    |    0    |
|partselect|           tmp_s_fu_445           |    0    |    0    |    0    |
|          |           tmp_1_fu_466           |    0    |    0    |    0    |
|          |           tmp_2_fu_487           |    0    |    0    |    0    |
|          |           tmp_3_fu_504           |    0    |    0    |    0    |
|          |            sum_fu_521            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          shl_ln1_fu_392          |    0    |    0    |    0    |
|          |         shl_ln73_1_fu_412        |    0    |    0    |    0    |
|          |         shl_ln73_2_fu_433        |    0    |    0    |    0    |
|bitconcatenate|         shl_ln73_3_fu_454        |    0    |    0    |    0    |
|          |         shl_ln73_4_fu_475        |    0    |    0    |    0    |
|          |         shl_ln73_5_fu_496        |    0    |    0    |    0    |
|          |         shl_ln73_6_fu_513        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    8    |    0    |    49   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| conv_i86_1_cast_cast_reg_693|   24   |
| conv_i86_2_cast_cast_reg_688|   24   |
| conv_i86_3_cast_cast_reg_683|   24   |
| conv_i86_4_cast_cast_reg_678|   24   |
| conv_i86_5_cast_cast_reg_673|   24   |
| conv_i86_6_cast_cast_reg_668|   24   |
|         i_1_reg_703         |    2   |
|          i_reg_632          |    2   |
|      icmp_ln68_reg_707      |    1   |
|   layer2_bias_addr_reg_842  |    2   |
|  layer2_output_1_1_reg_651  |   16   |
|  layer2_output_1_2_reg_657  |   16   |
|   layer2_output_1_reg_645   |   16   |
|layer2_weights_0_addr_reg_722|    2   |
|layer2_weights_0_load_reg_732|   10   |
|layer2_weights_1_addr_reg_727|    2   |
|layer2_weights_2_addr_reg_742|    2   |
|layer2_weights_3_addr_reg_757|    2   |
|layer2_weights_4_addr_reg_772|    2   |
|layer2_weights_5_addr_reg_787|    2   |
|layer2_weights_6_addr_reg_802|    2   |
|layer2_weights_7_addr_reg_817|    2   |
|       max_val_reg_639       |   16   |
|     sext_ln73_1_reg_737     |   24   |
|     sext_ln73_2_reg_752     |   24   |
|     sext_ln73_3_reg_767     |   24   |
|     sext_ln73_4_reg_782     |   24   |
|     sext_ln73_5_reg_797     |   24   |
|     sext_ln73_6_reg_812     |   24   |
|     sext_ln73_7_reg_827     |   24   |
|       shl_ln1_reg_762       |   24   |
|      shl_ln73_1_reg_777     |   24   |
|      shl_ln73_2_reg_792     |   24   |
|      shl_ln73_3_reg_807     |   24   |
|      shl_ln73_4_reg_822     |   24   |
|      shl_ln73_5_reg_832     |   24   |
|      shl_ln73_6_reg_837     |   24   |
|        tmp_7_reg_747        |   16   |
|      zext_ln18_reg_711      |   64   |
|   zext_ln73_1_cast_reg_663  |   24   |
|    zext_ln73_cast_reg_698   |   24   |
+-----------------------------+--------+
|            Total            |   705  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_193 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_206 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_245 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_271 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_297 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_576    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_584    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_592    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_600    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_608    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_616    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_624    |  p0  |   3  |  10  |   30   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  ||  25.987 ||   172   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   172  |
|  Register |    -   |    -   |   705  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   25   |   705  |   221  |
+-----------+--------+--------+--------+--------+
