
MotorControlBoard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d0  00800100  00001e82  00001f16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e82  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000006e  008001d0  008001d0  00001fe6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001fe6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002018  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000520  00000000  00000000  00002054  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000047c9  00000000  00000000  00002574  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001ce1  00000000  00000000  00006d3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000026cc  00000000  00000000  00008a1e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000e4c  00000000  00000000  0000b0ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001167  00000000  00000000  0000bf38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003627  00000000  00000000  0000d09f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004c0  00000000  00000000  000106c6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 45 02 	jmp	0x48a	; 0x48a <__vector_7>
      20:	0c 94 d1 02 	jmp	0x5a2	; 0x5a2 <__vector_8>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      34:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      38:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      3c:	0c 94 16 0b 	jmp	0x162c	; 0x162c <__vector_15>
      40:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      44:	0c 94 74 01 	jmp	0x2e8	; 0x2e8 <__vector_17>
      48:	0c 94 29 09 	jmp	0x1252	; 0x1252 <__vector_18>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      74:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      78:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      7c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      80:	0c 94 fd 0b 	jmp	0x17fa	; 0x17fa <__vector_32>
      84:	0c 94 21 0c 	jmp	0x1842	; 0x1842 <__vector_33>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e2 e8       	ldi	r30, 0x82	; 130
      a8:	fe e1       	ldi	r31, 0x1E	; 30
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	a0 3d       	cpi	r26, 0xD0	; 208
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	22 e0       	ldi	r18, 0x02	; 2
      b8:	a0 ed       	ldi	r26, 0xD0	; 208
      ba:	b1 e0       	ldi	r27, 0x01	; 1
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	ae 33       	cpi	r26, 0x3E	; 62
      c2:	b2 07       	cpc	r27, r18
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 61 03 	call	0x6c2	; 0x6c2 <main>
      ca:	0c 94 3f 0f 	jmp	0x1e7e	; 0x1e7e <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <init_ADC>:
#include "adc.h"
#include "timers.h"

/*Initialize the ADC and prepare it for reading*/
void init_ADC(){
	ADMUX = (1<<6); //5V VREF
      d2:	80 e4       	ldi	r24, 0x40	; 64
      d4:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
	#if F_CPU < 10000000
	ADCSRA = (1<<ADPS2) | (1<<ADPS0); //Up to 10MHz, prescale by 32
	#else
	ADCSRA = (1<<ADPS2) | (1<<ADPS1); //For faster clocks, prescale by 64
      d8:	ea e7       	ldi	r30, 0x7A	; 122
      da:	f0 e0       	ldi	r31, 0x00	; 0
      dc:	86 e0       	ldi	r24, 0x06	; 6
      de:	80 83       	st	Z, r24
	#endif
	ADCSRA |= (1<<ADEN); //Enable the ADC
      e0:	80 81       	ld	r24, Z
      e2:	80 68       	ori	r24, 0x80	; 128
      e4:	80 83       	st	Z, r24
      e6:	08 95       	ret

000000e8 <read_ADC>:
  Return value:
  The 10-bit ADC result
*/
uint16_t read_ADC(uint8_t pin){
	uint8_t l,h;
	ADMUX = (ADMUX & 0xC0) | (pin & 7); //Setup ADC, preserve REFS0
      e8:	ec e7       	ldi	r30, 0x7C	; 124
      ea:	f0 e0       	ldi	r31, 0x00	; 0
      ec:	90 81       	ld	r25, Z
      ee:	90 7c       	andi	r25, 0xC0	; 192
      f0:	87 70       	andi	r24, 0x07	; 7
      f2:	89 2b       	or	r24, r25
      f4:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC); //Start the conversion
      f6:	ea e7       	ldi	r30, 0x7A	; 122
      f8:	f0 e0       	ldi	r31, 0x00	; 0
      fa:	80 81       	ld	r24, Z
      fc:	80 64       	ori	r24, 0x40	; 64
      fe:	80 83       	st	Z, r24
	while(ADCSRA & (1<<ADSC)); //Wait for conversion
     100:	80 81       	ld	r24, Z
     102:	86 fd       	sbrc	r24, 6
     104:	fd cf       	rjmp	.-6      	; 0x100 <read_ADC+0x18>
	l = ADCL;  //Read and return 10 bit result
     106:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
	h = ADCH;
     10a:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
	return (h << 8)|l; 
     10e:	90 e0       	ldi	r25, 0x00	; 0
}
     110:	92 2b       	or	r25, r18
     112:	08 95       	ret

00000114 <internalAREF>:

/*Switches to the internal (2.56V) Vref*/
void internalAREF(){
	if((ADMUX & 0xC0) != 0xC0){
     114:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
     118:	80 7c       	andi	r24, 0xC0	; 192
     11a:	80 3c       	cpi	r24, 0xC0	; 192
     11c:	61 f0       	breq	.+24     	; 0x136 <internalAREF+0x22>
		ADMUX |= 0xC0;
     11e:	ec e7       	ldi	r30, 0x7C	; 124
     120:	f0 e0       	ldi	r31, 0x00	; 0
     122:	80 81       	ld	r24, Z
     124:	80 6c       	ori	r24, 0xC0	; 192
     126:	80 83       	st	Z, r24
		delay_mS(5);
     128:	85 e0       	ldi	r24, 0x05	; 5
     12a:	90 e0       	ldi	r25, 0x00	; 0
     12c:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <delay_mS>
		read_ADC(0); //As per the datasheet, discard the first reading after changing AREF
     130:	80 e0       	ldi	r24, 0x00	; 0
     132:	0e 94 74 00 	call	0xe8	; 0xe8 <read_ADC>
     136:	08 95       	ret

00000138 <detect_board>:
/*Tries to detect the board revision
Return:
1 if it is likely a revision 1 board or 2 if it is a rev. 2 board
*/
uint8_t detect_board(){
	internalAREF();
     138:	0e 94 8a 00 	call	0x114	; 0x114 <internalAREF>
	uint16_t a = read_ADC(0);
     13c:	80 e0       	ldi	r24, 0x00	; 0
     13e:	0e 94 74 00 	call	0xe8	; 0xe8 <read_ADC>
	if(a > 384 && a < 640){
     142:	81 58       	subi	r24, 0x81	; 129
     144:	91 40       	sbci	r25, 0x01	; 1
     146:	8f 3f       	cpi	r24, 0xFF	; 255
     148:	91 05       	cpc	r25, r1
     14a:	10 f0       	brcs	.+4      	; 0x150 <detect_board+0x18>
		return 2;
	}
	return 1;
     14c:	81 e0       	ldi	r24, 0x01	; 1
     14e:	08 95       	ret
*/
uint8_t detect_board(){
	internalAREF();
	uint16_t a = read_ADC(0);
	if(a > 384 && a < 640){
		return 2;
     150:	82 e0       	ldi	r24, 0x02	; 2
	}
	return 1;
}
     152:	08 95       	ret

00000154 <do_board_specific_setup>:

/*Does setup specific to the board
  Parameters:
  the CAN address of the board
*/
void do_board_specific_setup(uint8_t addr){
     154:	cf 93       	push	r28
     156:	c8 2f       	mov	r28, r24
		set_LED(3, 3);
     158:	63 e0       	ldi	r22, 0x03	; 3
     15a:	83 e0       	ldi	r24, 0x03	; 3
     15c:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
		set_Kp(120, 0);
     160:	60 e0       	ldi	r22, 0x00	; 0
     162:	70 e0       	ldi	r23, 0x00	; 0
     164:	88 e7       	ldi	r24, 0x78	; 120
     166:	90 e0       	ldi	r25, 0x00	; 0
     168:	0e 94 ba 04 	call	0x974	; 0x974 <set_Kp>
		set_Ki(20, 0);
     16c:	60 e0       	ldi	r22, 0x00	; 0
     16e:	70 e0       	ldi	r23, 0x00	; 0
     170:	84 e1       	ldi	r24, 0x14	; 20
     172:	90 e0       	ldi	r25, 0x00	; 0
     174:	0e 94 c1 04 	call	0x982	; 0x982 <set_Ki>
		set_Kd(170, 0);
     178:	60 e0       	ldi	r22, 0x00	; 0
     17a:	70 e0       	ldi	r23, 0x00	; 0
     17c:	8a ea       	ldi	r24, 0xAA	; 170
     17e:	90 e0       	ldi	r25, 0x00	; 0
     180:	0e 94 c8 04 	call	0x990	; 0x990 <set_Kd>
		switch(addr){
     184:	c2 30       	cpi	r28, 0x02	; 2
     186:	71 f0       	breq	.+28     	; 0x1a4 <do_board_specific_setup+0x50>
     188:	18 f4       	brcc	.+6      	; 0x190 <do_board_specific_setup+0x3c>
     18a:	cc 23       	and	r28, r28
     18c:	31 f0       	breq	.+12     	; 0x19a <do_board_specific_setup+0x46>
     18e:	1d c0       	rjmp	.+58     	; 0x1ca <do_board_specific_setup+0x76>
     190:	c3 30       	cpi	r28, 0x03	; 3
     192:	81 f0       	breq	.+32     	; 0x1b4 <do_board_specific_setup+0x60>
     194:	c6 30       	cpi	r28, 0x06	; 6
     196:	99 f0       	breq	.+38     	; 0x1be <do_board_specific_setup+0x6a>
     198:	18 c0       	rjmp	.+48     	; 0x1ca <do_board_specific_setup+0x76>
			case 0x0: //Base rotation:
				set_ticks_per_10degrees(172);
     19a:	8c ea       	ldi	r24, 0xAC	; 172
     19c:	90 e0       	ldi	r25, 0x00	; 0
     19e:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <set_ticks_per_10degrees>
				break;
     1a2:	13 c0       	rjmp	.+38     	; 0x1ca <do_board_specific_setup+0x76>
			case 0x2: //Elbow
				set_motor_reverse(1);
     1a4:	81 e0       	ldi	r24, 0x01	; 1
     1a6:	0e 94 e2 08 	call	0x11c4	; 0x11c4 <set_motor_reverse>
				set_ticks_per_10degrees(85);
     1aa:	85 e5       	ldi	r24, 0x55	; 85
     1ac:	90 e0       	ldi	r25, 0x00	; 0
     1ae:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <set_ticks_per_10degrees>
				break;
     1b2:	0b c0       	rjmp	.+22     	; 0x1ca <do_board_specific_setup+0x76>
			case 0x3: //Forearm rotation
				set_ticks_per_10degrees(68);
     1b4:	84 e4       	ldi	r24, 0x44	; 68
     1b6:	90 e0       	ldi	r25, 0x00	; 0
     1b8:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <set_ticks_per_10degrees>
				break;
     1bc:	06 c0       	rjmp	.+12     	; 0x1ca <do_board_specific_setup+0x76>
			case 0x6: //Hand
				init_servo();
     1be:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <init_servo>
				set_servo_position(0);
     1c2:	80 e0       	ldi	r24, 0x00	; 0
     1c4:	90 e0       	ldi	r25, 0x00	; 0
     1c6:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <set_servo_position>
				break;
		}
		#ifdef REV_2
		tprintf("REV. 2 firmware\n");
     1ca:	82 e0       	ldi	r24, 0x02	; 2
     1cc:	91 e0       	ldi	r25, 0x01	; 1
     1ce:	9f 93       	push	r25
     1d0:	8f 93       	push	r24
     1d2:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
		#endif
		uint8_t rev = detect_board();
     1d6:	0e 94 9c 00 	call	0x138	; 0x138 <detect_board>
     1da:	c8 2f       	mov	r28, r24
		tprintf("Detecting board rev: %d\n", rev);
     1dc:	1f 92       	push	r1
     1de:	8f 93       	push	r24
     1e0:	83 e1       	ldi	r24, 0x13	; 19
     1e2:	91 e0       	ldi	r25, 0x01	; 1
     1e4:	9f 93       	push	r25
     1e6:	8f 93       	push	r24
     1e8:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
		#ifdef REV_2
		if(rev != 2){
     1ec:	0f 90       	pop	r0
     1ee:	0f 90       	pop	r0
     1f0:	0f 90       	pop	r0
     1f2:	0f 90       	pop	r0
     1f4:	0f 90       	pop	r0
     1f6:	0f 90       	pop	r0
     1f8:	c2 30       	cpi	r28, 0x02	; 2
     1fa:	81 f0       	breq	.+32     	; 0x21c <do_board_specific_setup+0xc8>
			tprintf("***WARNING*** Rev. 2 firmware on Rev. 1 board\n");
     1fc:	8c e2       	ldi	r24, 0x2C	; 44
     1fe:	91 e0       	ldi	r25, 0x01	; 1
     200:	9f 93       	push	r25
     202:	8f 93       	push	r24
     204:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
			set_LED(0, 3);
     208:	63 e0       	ldi	r22, 0x03	; 3
     20a:	80 e0       	ldi	r24, 0x00	; 0
     20c:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
			delay_mS(1000);
     210:	88 ee       	ldi	r24, 0xE8	; 232
     212:	93 e0       	ldi	r25, 0x03	; 3
     214:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <delay_mS>
     218:	0f 90       	pop	r0
     21a:	0f 90       	pop	r0
			tprintf("***WARNING*** Rev. 1 firmware on Rev. 2 board\n")
			set_LED(0, 3);
			delay_mS(1000);
		}
		#endif
}
     21c:	cf 91       	pop	r28
     21e:	08 95       	ret

00000220 <GetModeFromPacket>:
{
    packetToAssemble->id = ConstructCANID(PRIO_MOTOR_UNIT_PWM_DIR_SET, targetDeviceGroup, targetDeviceSerial);
    packetToAssemble->dlc = DLC_MOTOR_UNIT_PWM_DIR_SET;
    int nextByte = WritePacketIDOnly(packetToAssemble->data, DLC_MOTOR_UNIT_PWM_DIR_SET);
    PackShortIntoDataMSBFirst(packetToAssemble->data, PWMSet, nextByte);
}
     220:	fc 01       	movw	r30, r24
     222:	84 81       	ldd	r24, Z+4	; 0x04
     224:	08 95       	ret

00000226 <GetPWMFromPacket>:

int32_t GetPWMFromPacket(CANPacket *packet)
{
    return DecodeBytesToIntMSBFirst(packet->data, 1, 2);
     226:	42 e0       	ldi	r20, 0x02	; 2
     228:	50 e0       	ldi	r21, 0x00	; 0
     22a:	61 e0       	ldi	r22, 0x01	; 1
     22c:	70 e0       	ldi	r23, 0x00	; 0
     22e:	03 96       	adiw	r24, 0x03	; 3
     230:	0e 94 1f 01 	call	0x23e	; 0x23e <DecodeBytesToIntMSBFirst>
}
     234:	08 95       	ret

00000236 <GetPacketID>:
}

void PackShortIntoDataMSBFirst(uint8_t *data, int16_t dataToPack, int startIndex)
{
	data[startIndex + 0] = (dataToPack & 0xFF00) >> 8;
	data[startIndex + 1] = (dataToPack & 0x00FF);
     236:	fc 01       	movw	r30, r24
     238:	83 81       	ldd	r24, Z+3	; 0x03
     23a:	90 e0       	ldi	r25, 0x00	; 0
     23c:	08 95       	ret

0000023e <DecodeBytesToIntMSBFirst>:
}

int32_t DecodeBytesToIntMSBFirst(uint8_t *data, int startIndex, int endIndex)
{
     23e:	cf 92       	push	r12
     240:	df 92       	push	r13
     242:	ef 92       	push	r14
     244:	ff 92       	push	r15
     246:	cf 93       	push	r28
     248:	df 93       	push	r29
    int length = 4;
    int32_t decodedData = 0; 

    if (endIndex > 0 && startIndex >= 0) {
     24a:	14 16       	cp	r1, r20
     24c:	15 06       	cpc	r1, r21
     24e:	9c f4       	brge	.+38     	; 0x276 <DecodeBytesToIntMSBFirst+0x38>
     250:	77 23       	and	r23, r23
     252:	a4 f0       	brlt	.+40     	; 0x27c <DecodeBytesToIntMSBFirst+0x3e>
        length = endIndex - startIndex + 1;
     254:	ea 01       	movw	r28, r20
     256:	c6 1b       	sub	r28, r22
     258:	d7 0b       	sbc	r29, r23
     25a:	21 96       	adiw	r28, 0x01	; 1
     25c:	c5 30       	cpi	r28, 0x05	; 5
     25e:	d1 05       	cpc	r29, r1
     260:	14 f0       	brlt	.+4      	; 0x266 <DecodeBytesToIntMSBFirst+0x28>
     262:	c4 e0       	ldi	r28, 0x04	; 4
     264:	d0 e0       	ldi	r29, 0x00	; 0
     266:	dd 23       	and	r29, r29
     268:	14 f4       	brge	.+4      	; 0x26e <DecodeBytesToIntMSBFirst+0x30>
     26a:	c0 e0       	ldi	r28, 0x00	; 0
     26c:	d0 e0       	ldi	r29, 0x00	; 0
        if (length > 4) { length = 4; }
        if (length < 1) { length = 0; }
    }

    for (int i = 0; i < length; i++) 
     26e:	1c 16       	cp	r1, r28
     270:	1d 06       	cpc	r1, r29
     272:	34 f0       	brlt	.+12     	; 0x280 <DecodeBytesToIntMSBFirst+0x42>
     274:	2d c0       	rjmp	.+90     	; 0x2d0 <DecodeBytesToIntMSBFirst+0x92>
     276:	c4 e0       	ldi	r28, 0x04	; 4
     278:	d0 e0       	ldi	r29, 0x00	; 0
     27a:	02 c0       	rjmp	.+4      	; 0x280 <DecodeBytesToIntMSBFirst+0x42>
     27c:	c4 e0       	ldi	r28, 0x04	; 4
     27e:	d0 e0       	ldi	r29, 0x00	; 0
     280:	dc 01       	movw	r26, r24
     282:	a6 0f       	add	r26, r22
     284:	b7 1f       	adc	r27, r23
     286:	9e 01       	movw	r18, r28
     288:	21 50       	subi	r18, 0x01	; 1
     28a:	31 09       	sbc	r19, r1
     28c:	22 0f       	add	r18, r18
     28e:	33 1f       	adc	r19, r19
     290:	22 0f       	add	r18, r18
     292:	33 1f       	adc	r19, r19
     294:	22 0f       	add	r18, r18
     296:	33 1f       	adc	r19, r19
     298:	e0 e0       	ldi	r30, 0x00	; 0
     29a:	f0 e0       	ldi	r31, 0x00	; 0
     29c:	c1 2c       	mov	r12, r1
     29e:	d1 2c       	mov	r13, r1
     2a0:	76 01       	movw	r14, r12
    {
        decodedData |= data[startIndex + i] << (8 * (length-1-i));
     2a2:	4d 91       	ld	r20, X+
     2a4:	50 e0       	ldi	r21, 0x00	; 0
     2a6:	02 2e       	mov	r0, r18
     2a8:	02 c0       	rjmp	.+4      	; 0x2ae <DecodeBytesToIntMSBFirst+0x70>
     2aa:	44 0f       	add	r20, r20
     2ac:	55 1f       	adc	r21, r21
     2ae:	0a 94       	dec	r0
     2b0:	e2 f7       	brpl	.-8      	; 0x2aa <DecodeBytesToIntMSBFirst+0x6c>
     2b2:	05 2e       	mov	r0, r21
     2b4:	00 0c       	add	r0, r0
     2b6:	66 0b       	sbc	r22, r22
     2b8:	77 0b       	sbc	r23, r23
     2ba:	c4 2a       	or	r12, r20
     2bc:	d5 2a       	or	r13, r21
     2be:	e6 2a       	or	r14, r22
     2c0:	f7 2a       	or	r15, r23
        length = endIndex - startIndex + 1;
        if (length > 4) { length = 4; }
        if (length < 1) { length = 0; }
    }

    for (int i = 0; i < length; i++) 
     2c2:	31 96       	adiw	r30, 0x01	; 1
     2c4:	28 50       	subi	r18, 0x08	; 8
     2c6:	31 09       	sbc	r19, r1
     2c8:	ec 17       	cp	r30, r28
     2ca:	fd 07       	cpc	r31, r29
     2cc:	54 f3       	brlt	.-44     	; 0x2a2 <DecodeBytesToIntMSBFirst+0x64>
     2ce:	03 c0       	rjmp	.+6      	; 0x2d6 <DecodeBytesToIntMSBFirst+0x98>
}

int32_t DecodeBytesToIntMSBFirst(uint8_t *data, int startIndex, int endIndex)
{
    int length = 4;
    int32_t decodedData = 0; 
     2d0:	c1 2c       	mov	r12, r1
     2d2:	d1 2c       	mov	r13, r1
     2d4:	76 01       	movw	r14, r12
    for (int i = 0; i < length; i++) 
    {
        decodedData |= data[startIndex + i] << (8 * (length-1-i));
    }
    return decodedData;
}
     2d6:	c7 01       	movw	r24, r14
     2d8:	b6 01       	movw	r22, r12
     2da:	df 91       	pop	r29
     2dc:	cf 91       	pop	r28
     2de:	ff 90       	pop	r15
     2e0:	ef 90       	pop	r14
     2e2:	df 90       	pop	r13
     2e4:	cf 90       	pop	r12
     2e6:	08 95       	ret

000002e8 <__vector_17>:
	//return 255;
}

/*Sets the encoder counter to the specified value*/
void set_encoder_ticks(int32_t ticks){
	encoder_ticks = ticks;
     2e8:	1f 92       	push	r1
     2ea:	0f 92       	push	r0
     2ec:	0f b6       	in	r0, 0x3f	; 63
     2ee:	0f 92       	push	r0
     2f0:	11 24       	eor	r1, r1
     2f2:	8f 93       	push	r24
     2f4:	9f 93       	push	r25
     2f6:	80 91 d8 01 	lds	r24, 0x01D8	; 0x8001d8 <gate_control>
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	80 93 d8 01 	sts	0x01D8, r24	; 0x8001d8 <gate_control>
     300:	90 91 d8 01 	lds	r25, 0x01D8	; 0x8001d8 <gate_control>
     304:	80 91 d7 01 	lds	r24, 0x01D7	; 0x8001d7 <gate_control_top>
     308:	98 13       	cpse	r25, r24
     30a:	0e c0       	rjmp	.+28     	; 0x328 <__vector_17+0x40>
     30c:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <vticks>
     310:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <vticks+0x1>
     314:	90 93 da 01 	sts	0x01DA, r25	; 0x8001da <raw_velocity+0x1>
     318:	80 93 d9 01 	sts	0x01D9, r24	; 0x8001d9 <raw_velocity>
     31c:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <gate_control>
     320:	10 92 dc 01 	sts	0x01DC, r1	; 0x8001dc <vticks+0x1>
     324:	10 92 db 01 	sts	0x01DB, r1	; 0x8001db <vticks>
     328:	9f 91       	pop	r25
     32a:	8f 91       	pop	r24
     32c:	0f 90       	pop	r0
     32e:	0f be       	out	0x3f, r0	; 63
     330:	0f 90       	pop	r0
     332:	1f 90       	pop	r1
     334:	18 95       	reti

00000336 <get_encoder_ticks>:
     336:	60 91 dd 01 	lds	r22, 0x01DD	; 0x8001dd <encoder_ticks>
     33a:	70 91 de 01 	lds	r23, 0x01DE	; 0x8001de <encoder_ticks+0x1>
     33e:	80 91 df 01 	lds	r24, 0x01DF	; 0x8001df <encoder_ticks+0x2>
     342:	90 91 e0 01 	lds	r25, 0x01E0	; 0x8001e0 <encoder_ticks+0x3>
     346:	08 95       	ret

00000348 <init_encoder>:
}

/*Initializes the encoder with A on PE6 and B on PE7*/
void init_encoder(){
	EIMSK &= 0x3F; //Disable pin change interrupts
     348:	8d b3       	in	r24, 0x1d	; 29
     34a:	8f 73       	andi	r24, 0x3F	; 63
     34c:	8d bb       	out	0x1d, r24	; 29
	DDRE &= 0x3F; //Set PE6, PE7 as inputs
     34e:	8d b1       	in	r24, 0x0d	; 13
     350:	8f 73       	andi	r24, 0x3F	; 63
     352:	8d b9       	out	0x0d, r24	; 13
	PORTE |= 0xC0; //Enable pullups on PE6, PE7
     354:	8e b1       	in	r24, 0x0e	; 14
     356:	80 6c       	ori	r24, 0xC0	; 192
     358:	8e b9       	out	0x0e, r24	; 14
	encoder_ticks = 0; //Reset count
     35a:	10 92 dd 01 	sts	0x01DD, r1	; 0x8001dd <encoder_ticks>
     35e:	10 92 de 01 	sts	0x01DE, r1	; 0x8001de <encoder_ticks+0x1>
     362:	10 92 df 01 	sts	0x01DF, r1	; 0x8001df <encoder_ticks+0x2>
     366:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <encoder_ticks+0x3>
	gate_control_top = 24; //Short gate time
     36a:	88 e1       	ldi	r24, 0x18	; 24
     36c:	80 93 d7 01 	sts	0x01D7, r24	; 0x8001d7 <gate_control_top>
	EICRB |= 0x50; //Enable pin change interrupt on PE6, PE7
     370:	ea e6       	ldi	r30, 0x6A	; 106
     372:	f0 e0       	ldi	r31, 0x00	; 0
     374:	80 81       	ld	r24, Z
     376:	80 65       	ori	r24, 0x50	; 80
     378:	80 83       	st	Z, r24
	EICRA = 0;
     37a:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f8069>
	EIMSK |= 0xC0;
     37e:	8d b3       	in	r24, 0x1d	; 29
     380:	80 6c       	ori	r24, 0xC0	; 192
     382:	8d bb       	out	0x1d, r24	; 29
     384:	08 95       	ret

00000386 <reset_encoder>:
}

/*Resets the encoder count*/
void reset_encoder(){
	EIMSK &= 0x3F; //Disable pin change interrupts
     386:	8d b3       	in	r24, 0x1d	; 29
     388:	8f 73       	andi	r24, 0x3F	; 63
     38a:	8d bb       	out	0x1d, r24	; 29
	encoder_ticks = 0; //Reset count
     38c:	10 92 dd 01 	sts	0x01DD, r1	; 0x8001dd <encoder_ticks>
     390:	10 92 de 01 	sts	0x01DE, r1	; 0x8001de <encoder_ticks+0x1>
     394:	10 92 df 01 	sts	0x01DF, r1	; 0x8001df <encoder_ticks+0x2>
     398:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <encoder_ticks+0x3>
	vticks = 0;
     39c:	10 92 dc 01 	sts	0x01DC, r1	; 0x8001dc <vticks+0x1>
     3a0:	10 92 db 01 	sts	0x01DB, r1	; 0x8001db <vticks>
	raw_velocity = 0;
     3a4:	10 92 da 01 	sts	0x01DA, r1	; 0x8001da <raw_velocity+0x1>
     3a8:	10 92 d9 01 	sts	0x01D9, r1	; 0x8001d9 <raw_velocity>
	gate_control = 0;
     3ac:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <gate_control>
	EIMSK |= 0xC0; //Enable pin change interrupt on PE6, PE7
     3b0:	8d b3       	in	r24, 0x1d	; 29
     3b2:	80 6c       	ori	r24, 0xC0	; 192
     3b4:	8d bb       	out	0x1d, r24	; 29
     3b6:	08 95       	ret

000003b8 <get_encoder_velocity>:
}

/*Returns the encoder velocity in ticks/second*/
int16_t get_encoder_velocity(){
	int16_t rv = raw_velocity;
     3b8:	80 91 d9 01 	lds	r24, 0x01D9	; 0x8001d9 <raw_velocity>
     3bc:	90 91 da 01 	lds	r25, 0x01DA	; 0x8001da <raw_velocity+0x1>
	int16_t velocity;
	if(gate_control_top == 24){
     3c0:	20 91 d7 01 	lds	r18, 0x01D7	; 0x8001d7 <gate_control_top>
     3c4:	28 31       	cpi	r18, 0x18	; 24
     3c6:	59 f5       	brne	.+86     	; 0x41e <__EEPROM_REGION_LENGTH__+0x1e>
		if(rv < 5 && rv > -5){ //If it's slow, increase the gate time
     3c8:	9c 01       	movw	r18, r24
     3ca:	2c 5f       	subi	r18, 0xFC	; 252
     3cc:	3f 4f       	sbci	r19, 0xFF	; 255
     3ce:	29 30       	cpi	r18, 0x09	; 9
     3d0:	31 05       	cpc	r19, r1
     3d2:	18 f4       	brcc	.+6      	; 0x3da <get_encoder_velocity+0x22>
			gate_control_top = 122;
     3d4:	2a e7       	ldi	r18, 0x7A	; 122
     3d6:	20 93 d7 01 	sts	0x01D7, r18	; 0x8001d7 <gate_control_top>
			//tprintf("GCT=122\n");
		}
		velocity = (rv * 60)/4 + old_velocity/4; //Compute velocity and low pass filter
     3da:	4c e3       	ldi	r20, 0x3C	; 60
     3dc:	48 9f       	mul	r20, r24
     3de:	90 01       	movw	r18, r0
     3e0:	49 9f       	mul	r20, r25
     3e2:	30 0d       	add	r19, r0
     3e4:	11 24       	eor	r1, r1
     3e6:	33 23       	and	r19, r19
     3e8:	14 f4       	brge	.+4      	; 0x3ee <get_encoder_velocity+0x36>
     3ea:	2d 5f       	subi	r18, 0xFD	; 253
     3ec:	3f 4f       	sbci	r19, 0xFF	; 255
     3ee:	35 95       	asr	r19
     3f0:	27 95       	ror	r18
     3f2:	35 95       	asr	r19
     3f4:	27 95       	ror	r18
     3f6:	80 91 d5 01 	lds	r24, 0x01D5	; 0x8001d5 <old_velocity>
     3fa:	90 91 d6 01 	lds	r25, 0x01D6	; 0x8001d6 <old_velocity+0x1>
     3fe:	99 23       	and	r25, r25
     400:	0c f4       	brge	.+2      	; 0x404 <__EEPROM_REGION_LENGTH__+0x4>
     402:	03 96       	adiw	r24, 0x03	; 3
     404:	95 95       	asr	r25
     406:	87 95       	ror	r24
     408:	95 95       	asr	r25
     40a:	87 95       	ror	r24
     40c:	28 0f       	add	r18, r24
     40e:	39 1f       	adc	r19, r25
		old_velocity = velocity;
     410:	30 93 d6 01 	sts	0x01D6, r19	; 0x8001d6 <old_velocity+0x1>
     414:	20 93 d5 01 	sts	0x01D5, r18	; 0x8001d5 <old_velocity>
		return velocity;
     418:	82 2f       	mov	r24, r18
     41a:	93 2f       	mov	r25, r19
     41c:	08 95       	ret
	} else if(gate_control_top == 122){ //If it's fast, decrease gate time
     41e:	20 91 d7 01 	lds	r18, 0x01D7	; 0x8001d7 <gate_control_top>
     422:	2a 37       	cpi	r18, 0x7A	; 122
     424:	79 f5       	brne	.+94     	; 0x484 <__EEPROM_REGION_LENGTH__+0x84>
		if(rv > 80 || rv < -80){
     426:	9c 01       	movw	r18, r24
     428:	20 5b       	subi	r18, 0xB0	; 176
     42a:	3f 4f       	sbci	r19, 0xFF	; 255
     42c:	21 3a       	cpi	r18, 0xA1	; 161
     42e:	31 05       	cpc	r19, r1
     430:	18 f0       	brcs	.+6      	; 0x438 <__EEPROM_REGION_LENGTH__+0x38>
			gate_control_top = 24;
     432:	28 e1       	ldi	r18, 0x18	; 24
     434:	20 93 d7 01 	sts	0x01D7, r18	; 0x8001d7 <gate_control_top>
			//tprintf("GCT=24\n");
		}
		velocity = (rv * 12)/4 + old_velocity/4; //Compute velocity and LPF
     438:	9c 01       	movw	r18, r24
     43a:	22 0f       	add	r18, r18
     43c:	33 1f       	adc	r19, r19
     43e:	82 0f       	add	r24, r18
     440:	93 1f       	adc	r25, r19
     442:	88 0f       	add	r24, r24
     444:	99 1f       	adc	r25, r25
     446:	88 0f       	add	r24, r24
     448:	99 1f       	adc	r25, r25
     44a:	9c 01       	movw	r18, r24
     44c:	99 23       	and	r25, r25
     44e:	14 f4       	brge	.+4      	; 0x454 <__EEPROM_REGION_LENGTH__+0x54>
     450:	2d 5f       	subi	r18, 0xFD	; 253
     452:	3f 4f       	sbci	r19, 0xFF	; 255
     454:	35 95       	asr	r19
     456:	27 95       	ror	r18
     458:	35 95       	asr	r19
     45a:	27 95       	ror	r18
     45c:	80 91 d5 01 	lds	r24, 0x01D5	; 0x8001d5 <old_velocity>
     460:	90 91 d6 01 	lds	r25, 0x01D6	; 0x8001d6 <old_velocity+0x1>
     464:	99 23       	and	r25, r25
     466:	0c f4       	brge	.+2      	; 0x46a <__EEPROM_REGION_LENGTH__+0x6a>
     468:	03 96       	adiw	r24, 0x03	; 3
     46a:	95 95       	asr	r25
     46c:	87 95       	ror	r24
     46e:	95 95       	asr	r25
     470:	87 95       	ror	r24
     472:	28 0f       	add	r18, r24
     474:	39 1f       	adc	r19, r25
		old_velocity = velocity;
     476:	30 93 d6 01 	sts	0x01D6, r19	; 0x8001d6 <old_velocity+0x1>
     47a:	20 93 d5 01 	sts	0x01D5, r18	; 0x8001d5 <old_velocity>
		return velocity;
     47e:	82 2f       	mov	r24, r18
     480:	93 2f       	mov	r25, r19
     482:	08 95       	ret
	}
	return -1;
     484:	8f ef       	ldi	r24, 0xFF	; 255
     486:	9f ef       	ldi	r25, 0xFF	; 255
}
     488:	08 95       	ret

0000048a <__vector_7>:

ISR(INT6_vect){ //PE6, A
     48a:	1f 92       	push	r1
     48c:	0f 92       	push	r0
     48e:	0f b6       	in	r0, 0x3f	; 63
     490:	0f 92       	push	r0
     492:	11 24       	eor	r1, r1
     494:	8f 93       	push	r24
     496:	9f 93       	push	r25
     498:	af 93       	push	r26
     49a:	bf 93       	push	r27
	#ifdef DEBOUNCE
	uint16_t tc = TCNT1;
	if(tc > lastA && tc - lastA < 400) return;
	lastA = tc;
	#endif
	uint8_t state = PINE;
     49c:	8c b1       	in	r24, 0x0c	; 12
	if(state & (1<<PE6)){ //A rising
     49e:	86 ff       	sbrs	r24, 6
     4a0:	3c c0       	rjmp	.+120    	; 0x51a <__vector_7+0x90>
		if(state & (1<<PE7)){ //B high
     4a2:	88 23       	and	r24, r24
     4a4:	ec f4       	brge	.+58     	; 0x4e0 <__vector_7+0x56>
			encoder_ticks++;
     4a6:	80 91 dd 01 	lds	r24, 0x01DD	; 0x8001dd <encoder_ticks>
     4aa:	90 91 de 01 	lds	r25, 0x01DE	; 0x8001de <encoder_ticks+0x1>
     4ae:	a0 91 df 01 	lds	r26, 0x01DF	; 0x8001df <encoder_ticks+0x2>
     4b2:	b0 91 e0 01 	lds	r27, 0x01E0	; 0x8001e0 <encoder_ticks+0x3>
     4b6:	01 96       	adiw	r24, 0x01	; 1
     4b8:	a1 1d       	adc	r26, r1
     4ba:	b1 1d       	adc	r27, r1
     4bc:	80 93 dd 01 	sts	0x01DD, r24	; 0x8001dd <encoder_ticks>
     4c0:	90 93 de 01 	sts	0x01DE, r25	; 0x8001de <encoder_ticks+0x1>
     4c4:	a0 93 df 01 	sts	0x01DF, r26	; 0x8001df <encoder_ticks+0x2>
     4c8:	b0 93 e0 01 	sts	0x01E0, r27	; 0x8001e0 <encoder_ticks+0x3>
			vticks++;
     4cc:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <vticks>
     4d0:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <vticks+0x1>
     4d4:	01 96       	adiw	r24, 0x01	; 1
     4d6:	90 93 dc 01 	sts	0x01DC, r25	; 0x8001dc <vticks+0x1>
     4da:	80 93 db 01 	sts	0x01DB, r24	; 0x8001db <vticks>
     4de:	58 c0       	rjmp	.+176    	; 0x590 <__vector_7+0x106>
		} else { //B low
			encoder_ticks--;
     4e0:	80 91 dd 01 	lds	r24, 0x01DD	; 0x8001dd <encoder_ticks>
     4e4:	90 91 de 01 	lds	r25, 0x01DE	; 0x8001de <encoder_ticks+0x1>
     4e8:	a0 91 df 01 	lds	r26, 0x01DF	; 0x8001df <encoder_ticks+0x2>
     4ec:	b0 91 e0 01 	lds	r27, 0x01E0	; 0x8001e0 <encoder_ticks+0x3>
     4f0:	01 97       	sbiw	r24, 0x01	; 1
     4f2:	a1 09       	sbc	r26, r1
     4f4:	b1 09       	sbc	r27, r1
     4f6:	80 93 dd 01 	sts	0x01DD, r24	; 0x8001dd <encoder_ticks>
     4fa:	90 93 de 01 	sts	0x01DE, r25	; 0x8001de <encoder_ticks+0x1>
     4fe:	a0 93 df 01 	sts	0x01DF, r26	; 0x8001df <encoder_ticks+0x2>
     502:	b0 93 e0 01 	sts	0x01E0, r27	; 0x8001e0 <encoder_ticks+0x3>
			vticks--;
     506:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <vticks>
     50a:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <vticks+0x1>
     50e:	01 97       	sbiw	r24, 0x01	; 1
     510:	90 93 dc 01 	sts	0x01DC, r25	; 0x8001dc <vticks+0x1>
     514:	80 93 db 01 	sts	0x01DB, r24	; 0x8001db <vticks>
     518:	3b c0       	rjmp	.+118    	; 0x590 <__vector_7+0x106>
		}
	} else { //A falling
		if(state & (1<<PE7)){ //B high
     51a:	88 23       	and	r24, r24
     51c:	ec f4       	brge	.+58     	; 0x558 <__vector_7+0xce>
			encoder_ticks--;
     51e:	80 91 dd 01 	lds	r24, 0x01DD	; 0x8001dd <encoder_ticks>
     522:	90 91 de 01 	lds	r25, 0x01DE	; 0x8001de <encoder_ticks+0x1>
     526:	a0 91 df 01 	lds	r26, 0x01DF	; 0x8001df <encoder_ticks+0x2>
     52a:	b0 91 e0 01 	lds	r27, 0x01E0	; 0x8001e0 <encoder_ticks+0x3>
     52e:	01 97       	sbiw	r24, 0x01	; 1
     530:	a1 09       	sbc	r26, r1
     532:	b1 09       	sbc	r27, r1
     534:	80 93 dd 01 	sts	0x01DD, r24	; 0x8001dd <encoder_ticks>
     538:	90 93 de 01 	sts	0x01DE, r25	; 0x8001de <encoder_ticks+0x1>
     53c:	a0 93 df 01 	sts	0x01DF, r26	; 0x8001df <encoder_ticks+0x2>
     540:	b0 93 e0 01 	sts	0x01E0, r27	; 0x8001e0 <encoder_ticks+0x3>
			vticks--;
     544:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <vticks>
     548:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <vticks+0x1>
     54c:	01 97       	sbiw	r24, 0x01	; 1
     54e:	90 93 dc 01 	sts	0x01DC, r25	; 0x8001dc <vticks+0x1>
     552:	80 93 db 01 	sts	0x01DB, r24	; 0x8001db <vticks>
     556:	1c c0       	rjmp	.+56     	; 0x590 <__vector_7+0x106>
		} else { //B low
			encoder_ticks++;
     558:	80 91 dd 01 	lds	r24, 0x01DD	; 0x8001dd <encoder_ticks>
     55c:	90 91 de 01 	lds	r25, 0x01DE	; 0x8001de <encoder_ticks+0x1>
     560:	a0 91 df 01 	lds	r26, 0x01DF	; 0x8001df <encoder_ticks+0x2>
     564:	b0 91 e0 01 	lds	r27, 0x01E0	; 0x8001e0 <encoder_ticks+0x3>
     568:	01 96       	adiw	r24, 0x01	; 1
     56a:	a1 1d       	adc	r26, r1
     56c:	b1 1d       	adc	r27, r1
     56e:	80 93 dd 01 	sts	0x01DD, r24	; 0x8001dd <encoder_ticks>
     572:	90 93 de 01 	sts	0x01DE, r25	; 0x8001de <encoder_ticks+0x1>
     576:	a0 93 df 01 	sts	0x01DF, r26	; 0x8001df <encoder_ticks+0x2>
     57a:	b0 93 e0 01 	sts	0x01E0, r27	; 0x8001e0 <encoder_ticks+0x3>
			vticks++;
     57e:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <vticks>
     582:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <vticks+0x1>
     586:	01 96       	adiw	r24, 0x01	; 1
     588:	90 93 dc 01 	sts	0x01DC, r25	; 0x8001dc <vticks+0x1>
     58c:	80 93 db 01 	sts	0x01DB, r24	; 0x8001db <vticks>
		}
	}
}
     590:	bf 91       	pop	r27
     592:	af 91       	pop	r26
     594:	9f 91       	pop	r25
     596:	8f 91       	pop	r24
     598:	0f 90       	pop	r0
     59a:	0f be       	out	0x3f, r0	; 63
     59c:	0f 90       	pop	r0
     59e:	1f 90       	pop	r1
     5a0:	18 95       	reti

000005a2 <__vector_8>:

ISR(INT7_vect){ //PE7, B
     5a2:	1f 92       	push	r1
     5a4:	0f 92       	push	r0
     5a6:	0f b6       	in	r0, 0x3f	; 63
     5a8:	0f 92       	push	r0
     5aa:	11 24       	eor	r1, r1
     5ac:	8f 93       	push	r24
     5ae:	9f 93       	push	r25
     5b0:	af 93       	push	r26
     5b2:	bf 93       	push	r27
	#ifdef DEBOUNCE
	uint16_t tc = TCNT1;
	if(tc > lastB && tc - lastB < 400) return;
	lastB = tc;
	#endif
	uint8_t state = PINE;
     5b4:	8c b1       	in	r24, 0x0c	; 12
	if(state & (1<<PE7)){ //B rising
     5b6:	88 23       	and	r24, r24
     5b8:	e4 f5       	brge	.+120    	; 0x632 <__vector_8+0x90>
		if(state & (1<<PE6)){ //A high
     5ba:	86 ff       	sbrs	r24, 6
     5bc:	1d c0       	rjmp	.+58     	; 0x5f8 <__vector_8+0x56>
			encoder_ticks--;
     5be:	80 91 dd 01 	lds	r24, 0x01DD	; 0x8001dd <encoder_ticks>
     5c2:	90 91 de 01 	lds	r25, 0x01DE	; 0x8001de <encoder_ticks+0x1>
     5c6:	a0 91 df 01 	lds	r26, 0x01DF	; 0x8001df <encoder_ticks+0x2>
     5ca:	b0 91 e0 01 	lds	r27, 0x01E0	; 0x8001e0 <encoder_ticks+0x3>
     5ce:	01 97       	sbiw	r24, 0x01	; 1
     5d0:	a1 09       	sbc	r26, r1
     5d2:	b1 09       	sbc	r27, r1
     5d4:	80 93 dd 01 	sts	0x01DD, r24	; 0x8001dd <encoder_ticks>
     5d8:	90 93 de 01 	sts	0x01DE, r25	; 0x8001de <encoder_ticks+0x1>
     5dc:	a0 93 df 01 	sts	0x01DF, r26	; 0x8001df <encoder_ticks+0x2>
     5e0:	b0 93 e0 01 	sts	0x01E0, r27	; 0x8001e0 <encoder_ticks+0x3>
			vticks--;
     5e4:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <vticks>
     5e8:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <vticks+0x1>
     5ec:	01 97       	sbiw	r24, 0x01	; 1
     5ee:	90 93 dc 01 	sts	0x01DC, r25	; 0x8001dc <vticks+0x1>
     5f2:	80 93 db 01 	sts	0x01DB, r24	; 0x8001db <vticks>
     5f6:	58 c0       	rjmp	.+176    	; 0x6a8 <__vector_8+0x106>
		} else { //A low
			encoder_ticks++;
     5f8:	80 91 dd 01 	lds	r24, 0x01DD	; 0x8001dd <encoder_ticks>
     5fc:	90 91 de 01 	lds	r25, 0x01DE	; 0x8001de <encoder_ticks+0x1>
     600:	a0 91 df 01 	lds	r26, 0x01DF	; 0x8001df <encoder_ticks+0x2>
     604:	b0 91 e0 01 	lds	r27, 0x01E0	; 0x8001e0 <encoder_ticks+0x3>
     608:	01 96       	adiw	r24, 0x01	; 1
     60a:	a1 1d       	adc	r26, r1
     60c:	b1 1d       	adc	r27, r1
     60e:	80 93 dd 01 	sts	0x01DD, r24	; 0x8001dd <encoder_ticks>
     612:	90 93 de 01 	sts	0x01DE, r25	; 0x8001de <encoder_ticks+0x1>
     616:	a0 93 df 01 	sts	0x01DF, r26	; 0x8001df <encoder_ticks+0x2>
     61a:	b0 93 e0 01 	sts	0x01E0, r27	; 0x8001e0 <encoder_ticks+0x3>
			vticks++;
     61e:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <vticks>
     622:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <vticks+0x1>
     626:	01 96       	adiw	r24, 0x01	; 1
     628:	90 93 dc 01 	sts	0x01DC, r25	; 0x8001dc <vticks+0x1>
     62c:	80 93 db 01 	sts	0x01DB, r24	; 0x8001db <vticks>
     630:	3b c0       	rjmp	.+118    	; 0x6a8 <__vector_8+0x106>
		}
	} else { //B falling
		if(state & (1<<PE6)){ //A high
     632:	86 ff       	sbrs	r24, 6
     634:	1d c0       	rjmp	.+58     	; 0x670 <__vector_8+0xce>
			encoder_ticks++;
     636:	80 91 dd 01 	lds	r24, 0x01DD	; 0x8001dd <encoder_ticks>
     63a:	90 91 de 01 	lds	r25, 0x01DE	; 0x8001de <encoder_ticks+0x1>
     63e:	a0 91 df 01 	lds	r26, 0x01DF	; 0x8001df <encoder_ticks+0x2>
     642:	b0 91 e0 01 	lds	r27, 0x01E0	; 0x8001e0 <encoder_ticks+0x3>
     646:	01 96       	adiw	r24, 0x01	; 1
     648:	a1 1d       	adc	r26, r1
     64a:	b1 1d       	adc	r27, r1
     64c:	80 93 dd 01 	sts	0x01DD, r24	; 0x8001dd <encoder_ticks>
     650:	90 93 de 01 	sts	0x01DE, r25	; 0x8001de <encoder_ticks+0x1>
     654:	a0 93 df 01 	sts	0x01DF, r26	; 0x8001df <encoder_ticks+0x2>
     658:	b0 93 e0 01 	sts	0x01E0, r27	; 0x8001e0 <encoder_ticks+0x3>
			vticks++;
     65c:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <vticks>
     660:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <vticks+0x1>
     664:	01 96       	adiw	r24, 0x01	; 1
     666:	90 93 dc 01 	sts	0x01DC, r25	; 0x8001dc <vticks+0x1>
     66a:	80 93 db 01 	sts	0x01DB, r24	; 0x8001db <vticks>
     66e:	1c c0       	rjmp	.+56     	; 0x6a8 <__vector_8+0x106>
		} else { //A low
			encoder_ticks--;
     670:	80 91 dd 01 	lds	r24, 0x01DD	; 0x8001dd <encoder_ticks>
     674:	90 91 de 01 	lds	r25, 0x01DE	; 0x8001de <encoder_ticks+0x1>
     678:	a0 91 df 01 	lds	r26, 0x01DF	; 0x8001df <encoder_ticks+0x2>
     67c:	b0 91 e0 01 	lds	r27, 0x01E0	; 0x8001e0 <encoder_ticks+0x3>
     680:	01 97       	sbiw	r24, 0x01	; 1
     682:	a1 09       	sbc	r26, r1
     684:	b1 09       	sbc	r27, r1
     686:	80 93 dd 01 	sts	0x01DD, r24	; 0x8001dd <encoder_ticks>
     68a:	90 93 de 01 	sts	0x01DE, r25	; 0x8001de <encoder_ticks+0x1>
     68e:	a0 93 df 01 	sts	0x01DF, r26	; 0x8001df <encoder_ticks+0x2>
     692:	b0 93 e0 01 	sts	0x01E0, r27	; 0x8001e0 <encoder_ticks+0x3>
			vticks--;
     696:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <vticks>
     69a:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <vticks+0x1>
     69e:	01 97       	sbiw	r24, 0x01	; 1
     6a0:	90 93 dc 01 	sts	0x01DC, r25	; 0x8001dc <vticks+0x1>
     6a4:	80 93 db 01 	sts	0x01DB, r24	; 0x8001db <vticks>
		}
	}
     6a8:	bf 91       	pop	r27
     6aa:	af 91       	pop	r26
     6ac:	9f 91       	pop	r25
     6ae:	8f 91       	pop	r24
     6b0:	0f 90       	pop	r0
     6b2:	0f be       	out	0x3f, r0	; 63
     6b4:	0f 90       	pop	r0
     6b6:	1f 90       	pop	r1
     6b8:	18 95       	reti

000006ba <get_dip_switch>:
#include "servo.h"
#include "usart.h"
#include "bss.h"

uint8_t get_dip_switch(){
	return (~PINA) & 0xF;
     6ba:	80 b1       	in	r24, 0x00	; 0
     6bc:	80 95       	com	r24
}
     6be:	8f 70       	andi	r24, 0x0F	; 15
     6c0:	08 95       	ret

000006c2 <main>:

int main(){
     6c2:	cf 93       	push	r28
     6c4:	df 93       	push	r29
     6c6:	cd b7       	in	r28, 0x3d	; 61
     6c8:	de b7       	in	r29, 0x3e	; 62
     6ca:	2b 97       	sbiw	r28, 0x0b	; 11
     6cc:	0f b6       	in	r0, 0x3f	; 63
     6ce:	f8 94       	cli
     6d0:	de bf       	out	0x3e, r29	; 62
     6d2:	0f be       	out	0x3f, r0	; 63
     6d4:	cd bf       	out	0x3d, r28	; 61
	CANPacket m;
	DDRA = 0xF0;
     6d6:	80 ef       	ldi	r24, 0xF0	; 240
     6d8:	81 b9       	out	0x01, r24	; 1
	PORTA = 0xF0;
     6da:	82 b9       	out	0x02, r24	; 2
	setup_timers();
     6dc:	0e 94 72 0b 	call	0x16e4	; 0x16e4 <setup_timers>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6e0:	2f ef       	ldi	r18, 0xFF	; 255
     6e2:	81 ee       	ldi	r24, 0xE1	; 225
     6e4:	94 e0       	ldi	r25, 0x04	; 4
     6e6:	21 50       	subi	r18, 0x01	; 1
     6e8:	80 40       	sbci	r24, 0x00	; 0
     6ea:	90 40       	sbci	r25, 0x00	; 0
     6ec:	e1 f7       	brne	.-8      	; 0x6e6 <main+0x24>
     6ee:	00 c0       	rjmp	.+0      	; 0x6f0 <main+0x2e>
     6f0:	00 00       	nop
	_delay_ms(100);
	PORTA = 0;
     6f2:	12 b8       	out	0x02, r1	; 2
	set_LED(0, 3);
     6f4:	63 e0       	ldi	r22, 0x03	; 3
     6f6:	80 e0       	ldi	r24, 0x00	; 0
     6f8:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
	sei();
     6fc:	78 94       	sei
	usart_init(19200); //Debug serial
     6fe:	60 e0       	ldi	r22, 0x00	; 0
     700:	7b e4       	ldi	r23, 0x4B	; 75
     702:	80 e0       	ldi	r24, 0x00	; 0
     704:	90 e0       	ldi	r25, 0x00	; 0
     706:	0e 94 ab 0c 	call	0x1956	; 0x1956 <usart_init>
	set_LED(1, 3);
     70a:	63 e0       	ldi	r22, 0x03	; 3
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
	delay_mS(666); //Delay so one can connect to debug serial
     712:	8a e9       	ldi	r24, 0x9A	; 154
     714:	92 e0       	ldi	r25, 0x02	; 2
     716:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <delay_mS>
	uint16_t my_address = getLocalDeviceSerial();
     71a:	0e 94 c9 0a 	call	0x1592	; 0x1592 <getLocalDeviceSerial>
     71e:	f8 2e       	mov	r15, r24
	tprintf("adr=%X\n", my_address);
     720:	c8 2e       	mov	r12, r24
     722:	d1 2c       	mov	r13, r1
     724:	1f 92       	push	r1
     726:	8f 93       	push	r24
     728:	8b e5       	ldi	r24, 0x5B	; 91
     72a:	91 e0       	ldi	r25, 0x01	; 1
     72c:	9f 93       	push	r25
     72e:	8f 93       	push	r24
     730:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
	delay_mS(250);
     734:	8a ef       	ldi	r24, 0xFA	; 250
     736:	90 e0       	ldi	r25, 0x00	; 0
     738:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <delay_mS>
	InitCAN(DEVICE_GROUP_MOTOR_CONTROL, my_address);
     73c:	b6 01       	movw	r22, r12
     73e:	84 e0       	ldi	r24, 0x04	; 4
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	0e 94 2b 0a 	call	0x1456	; 0x1456 <InitCAN>
	set_LED(2, 3);
     746:	63 e0       	ldi	r22, 0x03	; 3
     748:	82 e0       	ldi	r24, 0x02	; 2
     74a:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
	init_encoder();
     74e:	0e 94 a4 01 	call	0x348	; 0x348 <init_encoder>
	init_ADC();
     752:	0e 94 69 00 	call	0xd2	; 0xd2 <init_ADC>
	do_board_specific_setup(my_address);
     756:	8f 2d       	mov	r24, r15
     758:	0e 94 aa 00 	call	0x154	; 0x154 <do_board_specific_setup>
				: "r0"
		);
	}
	else
	{
		__asm__ __volatile__ (
     75c:	9f e0       	ldi	r25, 0x0F	; 15
     75e:	88 e1       	ldi	r24, 0x18	; 24
     760:	0f b6       	in	r0, 0x3f	; 63
     762:	f8 94       	cli
     764:	a8 95       	wdr
     766:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
     76a:	0f be       	out	0x3f, r0	; 63
     76c:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
	wdt_enable(WDTO_2S);
	init_motor();
     770:	0e 94 60 05 	call	0xac0	; 0xac0 <init_motor>
	//enable_motor();
	delay_mS(500);
     774:	84 ef       	ldi	r24, 0xF4	; 244
     776:	91 e0       	ldi	r25, 0x01	; 1
     778:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <delay_mS>
	set_LED(0, 0);
     77c:	60 e0       	ldi	r22, 0x00	; 0
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
	set_LED(1, 0);
     784:	60 e0       	ldi	r22, 0x00	; 0
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
	set_LED(3, 0);
     78c:	60 e0       	ldi	r22, 0x00	; 0
     78e:	83 e0       	ldi	r24, 0x03	; 3
     790:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
     794:	0f 90       	pop	r0
     796:	0f 90       	pop	r0
     798:	0f 90       	pop	r0
     79a:	0f 90       	pop	r0
	while(1){
		if(PollAndReceiveCANPacket(&m) == 0){
			set_LED(3, 3);
			update_LEDS(get_mS()/40);
     79c:	0f 2e       	mov	r0, r31
     79e:	f8 e2       	ldi	r31, 0x28	; 40
     7a0:	cf 2e       	mov	r12, r31
     7a2:	d1 2c       	mov	r13, r1
     7a4:	e1 2c       	mov	r14, r1
     7a6:	f1 2c       	mov	r15, r1
     7a8:	f0 2d       	mov	r31, r0
	delay_mS(500);
	set_LED(0, 0);
	set_LED(1, 0);
	set_LED(3, 0);
	while(1){
		if(PollAndReceiveCANPacket(&m) == 0){
     7aa:	ce 01       	movw	r24, r28
     7ac:	01 96       	adiw	r24, 0x01	; 1
     7ae:	0e 94 34 0a 	call	0x1468	; 0x1468 <PollAndReceiveCANPacket>
     7b2:	89 2b       	or	r24, r25
     7b4:	a9 f4       	brne	.+42     	; 0x7e0 <main+0x11e>
			set_LED(3, 3);
     7b6:	63 e0       	ldi	r22, 0x03	; 3
     7b8:	83 e0       	ldi	r24, 0x03	; 3
     7ba:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
			update_LEDS(get_mS()/40);
     7be:	0e 94 96 0b 	call	0x172c	; 0x172c <get_mS>
     7c2:	a7 01       	movw	r20, r14
     7c4:	96 01       	movw	r18, r12
     7c6:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <__udivmodsi4>
     7ca:	c9 01       	movw	r24, r18
     7cc:	0e 94 28 0e 	call	0x1c50	; 0x1c50 <update_LEDS>
			handle_CAN_message(&m);
     7d0:	ce 01       	movw	r24, r28
     7d2:	01 96       	adiw	r24, 0x01	; 1
     7d4:	0e 94 09 04 	call	0x812	; 0x812 <handle_CAN_message>
			set_LED(3, 0);
     7d8:	60 e0       	ldi	r22, 0x00	; 0
     7da:	83 e0       	ldi	r24, 0x03	; 3
     7dc:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
		}
		if(get_motor_mode() & MOTOR_MODE_ENABLED){
     7e0:	0e 94 c3 05 	call	0xb86	; 0xb86 <get_motor_mode>
     7e4:	80 ff       	sbrs	r24, 0
     7e6:	09 c0       	rjmp	.+18     	; 0x7fa <main+0x138>
			set_LED(2, 3);
     7e8:	63 e0       	ldi	r22, 0x03	; 3
     7ea:	82 e0       	ldi	r24, 0x02	; 2
     7ec:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
			set_LED(1, 0);
     7f0:	60 e0       	ldi	r22, 0x00	; 0
     7f2:	81 e0       	ldi	r24, 0x01	; 1
     7f4:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
     7f8:	08 c0       	rjmp	.+16     	; 0x80a <__DATA_REGION_LENGTH__+0xa>
		} else {
			set_LED(1, 3);
     7fa:	63 e0       	ldi	r22, 0x03	; 3
     7fc:	81 e0       	ldi	r24, 0x01	; 1
     7fe:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
			set_LED(2, 0);
     802:	60 e0       	ldi	r22, 0x00	; 0
     804:	82 e0       	ldi	r24, 0x02	; 2
     806:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
		}
		motor_control_tick();
     80a:	0e 94 15 06 	call	0xc2a	; 0xc2a <motor_control_tick>
		wdt_reset();
     80e:	a8 95       	wdr
	}
     810:	cc cf       	rjmp	.-104    	; 0x7aa <main+0xe8>

00000812 <handle_CAN_message>:
#include "timers.h"
#include "CANPacket.h"
#include "CANMotorUnit.h"

/*Handle a received CAN message*/
void handle_CAN_message(CANPacket *m){
     812:	cf 93       	push	r28
     814:	df 93       	push	r29
     816:	ec 01       	movw	r28, r24
	switch(GetPacketID(m)){
     818:	0e 94 1b 01 	call	0x236	; 0x236 <GetPacketID>
     81c:	83 30       	cpi	r24, 0x03	; 3
     81e:	91 05       	cpc	r25, r1
     820:	39 f1       	breq	.+78     	; 0x870 <handle_CAN_message+0x5e>
     822:	1c f4       	brge	.+6      	; 0x82a <handle_CAN_message+0x18>
     824:	89 2b       	or	r24, r25
     826:	49 f0       	breq	.+18     	; 0x83a <handle_CAN_message+0x28>
     828:	59 c0       	rjmp	.+178    	; 0x8dc <handle_CAN_message+0xca>
     82a:	84 30       	cpi	r24, 0x04	; 4
     82c:	91 05       	cpc	r25, r1
     82e:	09 f4       	brne	.+2      	; 0x832 <handle_CAN_message+0x20>
     830:	75 c0       	rjmp	.+234    	; 0x91c <__stack+0x1d>
     832:	8f 3f       	cpi	r24, 0xFF	; 255
     834:	91 05       	cpc	r25, r1
     836:	b1 f1       	breq	.+108    	; 0x8a4 <handle_CAN_message+0x92>
     838:	51 c0       	rjmp	.+162    	; 0x8dc <handle_CAN_message+0xca>
		case ID_MOTOR_UNIT_MODE_SEL:; //Set Mode
			uint8_t mode = GetModeFromPacket(m);
     83a:	ce 01       	movw	r24, r28
     83c:	0e 94 10 01 	call	0x220	; 0x220 <GetModeFromPacket>
			if(mode == MOTOR_UNIT_MODE_PID){
     840:	81 30       	cpi	r24, 0x01	; 1
     842:	61 f4       	brne	.+24     	; 0x85c <handle_CAN_message+0x4a>
				set_motor_mode(get_motor_mode() | MOTOR_MODE_PID);
     844:	0e 94 c3 05 	call	0xb86	; 0xb86 <get_motor_mode>
     848:	82 60       	ori	r24, 0x02	; 2
     84a:	0e 94 c0 05 	call	0xb80	; 0xb80 <set_motor_mode>
				set_target_position(get_encoder_ticks());
     84e:	0e 94 9b 01 	call	0x336	; 0x336 <get_encoder_ticks>
     852:	0e 94 cf 04 	call	0x99e	; 0x99e <set_target_position>
				enable_motor();
     856:	0e 94 ac 05 	call	0xb58	; 0xb58 <enable_motor>
     85a:	60 c0       	rjmp	.+192    	; 0x91c <__stack+0x1d>
			} else if(mode == MOTOR_UNIT_MODE_PWM){
     85c:	81 11       	cpse	r24, r1
     85e:	5e c0       	rjmp	.+188    	; 0x91c <__stack+0x1d>
				set_motor_mode(get_motor_mode() & ~MOTOR_MODE_PID);
     860:	0e 94 c3 05 	call	0xb86	; 0xb86 <get_motor_mode>
     864:	8d 7f       	andi	r24, 0xFD	; 253
     866:	0e 94 c0 05 	call	0xb80	; 0xb80 <set_motor_mode>
				enable_motor();
     86a:	0e 94 ac 05 	call	0xb58	; 0xb58 <enable_motor>
     86e:	56 c0       	rjmp	.+172    	; 0x91c <__stack+0x1d>
			}
			break;
		case ID_MOTOR_UNIT_PWM_DIR_SET: //Set PWM/Direction
			if(!(get_motor_mode() & MOTOR_MODE_PID)){
     870:	0e 94 c3 05 	call	0xb86	; 0xb86 <get_motor_mode>
     874:	81 fd       	sbrc	r24, 1
     876:	52 c0       	rjmp	.+164    	; 0x91c <__stack+0x1d>
				int16_t mp = GetPWMFromPacket(m) / 64;
     878:	ce 01       	movw	r24, r28
     87a:	0e 94 13 01 	call	0x226	; 0x226 <GetPWMFromPacket>
				set_motor_power(mp);
     87e:	99 23       	and	r25, r25
     880:	24 f4       	brge	.+8      	; 0x88a <handle_CAN_message+0x78>
     882:	61 5c       	subi	r22, 0xC1	; 193
     884:	7f 4f       	sbci	r23, 0xFF	; 255
     886:	8f 4f       	sbci	r24, 0xFF	; 255
     888:	9f 4f       	sbci	r25, 0xFF	; 255
     88a:	dc 01       	movw	r26, r24
     88c:	cb 01       	movw	r24, r22
     88e:	68 94       	set
     890:	15 f8       	bld	r1, 5
     892:	b5 95       	asr	r27
     894:	a7 95       	ror	r26
     896:	97 95       	ror	r25
     898:	87 95       	ror	r24
     89a:	16 94       	lsr	r1
     89c:	d1 f7       	brne	.-12     	; 0x892 <handle_CAN_message+0x80>
     89e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <set_motor_power>
     8a2:	3c c0       	rjmp	.+120    	; 0x91c <__stack+0x1d>
			} else {
				DDRC &= ~2;
			}
			break;*/
		case 0xFF: /*error*/
			tprintf("Error\n");
     8a4:	83 e6       	ldi	r24, 0x63	; 99
     8a6:	91 e0       	ldi	r25, 0x01	; 1
     8a8:	9f 93       	push	r25
     8aa:	8f 93       	push	r24
     8ac:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
			set_LED(0, 2);
     8b0:	62 e0       	ldi	r22, 0x02	; 2
     8b2:	80 e0       	ldi	r24, 0x00	; 0
     8b4:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
			update_LEDS(get_mS()/40);
     8b8:	0e 94 96 0b 	call	0x172c	; 0x172c <get_mS>
     8bc:	28 e2       	ldi	r18, 0x28	; 40
     8be:	30 e0       	ldi	r19, 0x00	; 0
     8c0:	40 e0       	ldi	r20, 0x00	; 0
     8c2:	50 e0       	ldi	r21, 0x00	; 0
     8c4:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <__udivmodsi4>
     8c8:	c9 01       	movw	r24, r18
     8ca:	0e 94 28 0e 	call	0x1c50	; 0x1c50 <update_LEDS>
			set_LED(0, 0);
     8ce:	60 e0       	ldi	r22, 0x00	; 0
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
			break;
     8d6:	0f 90       	pop	r0
     8d8:	0f 90       	pop	r0
     8da:	20 c0       	rjmp	.+64     	; 0x91c <__stack+0x1d>
			break;
		default:
			tprintf("Unknown CAN code %d\n", m->data[0]);
     8dc:	8b 81       	ldd	r24, Y+3	; 0x03
     8de:	1f 92       	push	r1
     8e0:	8f 93       	push	r24
     8e2:	8a e6       	ldi	r24, 0x6A	; 106
     8e4:	91 e0       	ldi	r25, 0x01	; 1
     8e6:	9f 93       	push	r25
     8e8:	8f 93       	push	r24
     8ea:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
			set_LED(0, 2);
     8ee:	62 e0       	ldi	r22, 0x02	; 2
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
			update_LEDS(get_mS()/40);
     8f6:	0e 94 96 0b 	call	0x172c	; 0x172c <get_mS>
     8fa:	28 e2       	ldi	r18, 0x28	; 40
     8fc:	30 e0       	ldi	r19, 0x00	; 0
     8fe:	40 e0       	ldi	r20, 0x00	; 0
     900:	50 e0       	ldi	r21, 0x00	; 0
     902:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <__udivmodsi4>
     906:	c9 01       	movw	r24, r18
     908:	0e 94 28 0e 	call	0x1c50	; 0x1c50 <update_LEDS>
			set_LED(0, 0);
     90c:	60 e0       	ldi	r22, 0x00	; 0
     90e:	80 e0       	ldi	r24, 0x00	; 0
     910:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
			break;
     914:	0f 90       	pop	r0
     916:	0f 90       	pop	r0
     918:	0f 90       	pop	r0
     91a:	0f 90       	pop	r0
	}
}
     91c:	df 91       	pop	r29
     91e:	cf 91       	pop	r28
     920:	08 95       	ret

00000922 <set_motor_power_raw>:
}

/*Gets the motor maximum position*/
uint32_t get_motor_max_position(){
	return motor_max_pos;
}
     922:	81 15       	cp	r24, r1
     924:	24 e0       	ldi	r18, 0x04	; 4
     926:	92 07       	cpc	r25, r18
     928:	14 f0       	brlt	.+4      	; 0x92e <set_motor_power_raw+0xc>
     92a:	8f ef       	ldi	r24, 0xFF	; 255
     92c:	93 e0       	ldi	r25, 0x03	; 3
     92e:	bc 01       	movw	r22, r24
     930:	61 30       	cpi	r22, 0x01	; 1
     932:	8c ef       	ldi	r24, 0xFC	; 252
     934:	78 07       	cpc	r23, r24
     936:	14 f4       	brge	.+4      	; 0x93c <set_motor_power_raw+0x1a>
     938:	61 e0       	ldi	r22, 0x01	; 1
     93a:	7c ef       	ldi	r23, 0xFC	; 252
     93c:	61 15       	cp	r22, r1
     93e:	71 05       	cpc	r23, r1
     940:	21 f0       	breq	.+8      	; 0x94a <set_motor_power_raw+0x28>
     942:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <motor_mode>
     946:	80 fd       	sbrc	r24, 0
     948:	07 c0       	rjmp	.+14     	; 0x958 <set_motor_power_raw+0x36>
     94a:	60 e0       	ldi	r22, 0x00	; 0
     94c:	70 e0       	ldi	r23, 0x00	; 0
     94e:	83 e0       	ldi	r24, 0x03	; 3
     950:	0e 94 cc 0a 	call	0x1598	; 0x1598 <write_PWM>
     954:	73 98       	cbi	0x0e, 3	; 14
     956:	08 95       	ret
     958:	77 23       	and	r23, r23
     95a:	34 f4       	brge	.+12     	; 0x968 <set_motor_power_raw+0x46>
     95c:	72 99       	sbic	0x0e, 2	; 14
     95e:	72 98       	cbi	0x0e, 2	; 14
     960:	71 95       	neg	r23
     962:	61 95       	neg	r22
     964:	71 09       	sbc	r23, r1
     966:	02 c0       	rjmp	.+4      	; 0x96c <set_motor_power_raw+0x4a>
     968:	72 9b       	sbis	0x0e, 2	; 14
     96a:	72 9a       	sbi	0x0e, 2	; 14
     96c:	83 e0       	ldi	r24, 0x03	; 3
     96e:	0e 94 cc 0a 	call	0x1598	; 0x1598 <write_PWM>
     972:	08 95       	ret

00000974 <set_Kp>:
     974:	00 97       	sbiw	r24, 0x00	; 0
     976:	21 f0       	breq	.+8      	; 0x980 <set_Kp+0xc>
     978:	90 93 06 02 	sts	0x0206, r25	; 0x800206 <Kp+0x1>
     97c:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <Kp>
     980:	08 95       	ret

00000982 <set_Ki>:
     982:	00 97       	sbiw	r24, 0x00	; 0
     984:	21 f0       	breq	.+8      	; 0x98e <set_Ki+0xc>
     986:	90 93 e6 01 	sts	0x01E6, r25	; 0x8001e6 <Ki+0x1>
     98a:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <Ki>
     98e:	08 95       	ret

00000990 <set_Kd>:
     990:	00 97       	sbiw	r24, 0x00	; 0
     992:	21 f0       	breq	.+8      	; 0x99c <set_Kd+0xc>
     994:	90 93 04 02 	sts	0x0204, r25	; 0x800204 <Kd+0x1>
     998:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <Kd>
     99c:	08 95       	ret

0000099e <set_target_position>:
     99e:	cf 92       	push	r12
     9a0:	df 92       	push	r13
     9a2:	ef 92       	push	r14
     9a4:	ff 92       	push	r15
     9a6:	6b 01       	movw	r12, r22
     9a8:	7c 01       	movw	r14, r24
     9aa:	ff 92       	push	r15
     9ac:	ef 92       	push	r14
     9ae:	df 92       	push	r13
     9b0:	6f 93       	push	r22
     9b2:	8f e7       	ldi	r24, 0x7F	; 127
     9b4:	91 e0       	ldi	r25, 0x01	; 1
     9b6:	9f 93       	push	r25
     9b8:	8f 93       	push	r24
     9ba:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
     9be:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <motor_target_pos>
     9c2:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <motor_target_pos+0x1>
     9c6:	8c 19       	sub	r24, r12
     9c8:	9d 09       	sbc	r25, r13
     9ca:	0e 94 22 0e 	call	0x1c44	; 0x1c44 <int_abs>
     9ce:	0f 90       	pop	r0
     9d0:	0f 90       	pop	r0
     9d2:	0f 90       	pop	r0
     9d4:	0f 90       	pop	r0
     9d6:	0f 90       	pop	r0
     9d8:	0f 90       	pop	r0
     9da:	85 36       	cpi	r24, 0x65	; 101
     9dc:	91 05       	cpc	r25, r1
     9de:	40 f0       	brcs	.+16     	; 0x9f0 <set_target_position+0x52>
     9e0:	10 92 e7 01 	sts	0x01E7, r1	; 0x8001e7 <pos_i>
     9e4:	10 92 e8 01 	sts	0x01E8, r1	; 0x8001e8 <pos_i+0x1>
     9e8:	10 92 e9 01 	sts	0x01E9, r1	; 0x8001e9 <pos_i+0x2>
     9ec:	10 92 ea 01 	sts	0x01EA, r1	; 0x8001ea <pos_i+0x3>
     9f0:	c0 92 eb 01 	sts	0x01EB, r12	; 0x8001eb <motor_target_pos>
     9f4:	d0 92 ec 01 	sts	0x01EC, r13	; 0x8001ec <motor_target_pos+0x1>
     9f8:	e0 92 ed 01 	sts	0x01ED, r14	; 0x8001ed <motor_target_pos+0x2>
     9fc:	f0 92 ee 01 	sts	0x01EE, r15	; 0x8001ee <motor_target_pos+0x3>
     a00:	ff 90       	pop	r15
     a02:	ef 90       	pop	r14
     a04:	df 90       	pop	r13
     a06:	cf 90       	pop	r12
     a08:	08 95       	ret

00000a0a <set_target_velocity>:
     a0a:	cf 93       	push	r28
     a0c:	df 93       	push	r29
     a0e:	ec 01       	movw	r28, r24
     a10:	df 93       	push	r29
     a12:	cf 93       	push	r28
     a14:	87 e9       	ldi	r24, 0x97	; 151
     a16:	91 e0       	ldi	r25, 0x01	; 1
     a18:	9f 93       	push	r25
     a1a:	8f 93       	push	r24
     a1c:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
     a20:	d0 93 f0 01 	sts	0x01F0, r29	; 0x8001f0 <motor_target_vel+0x1>
     a24:	c0 93 ef 01 	sts	0x01EF, r28	; 0x8001ef <motor_target_vel>
     a28:	0f 90       	pop	r0
     a2a:	0f 90       	pop	r0
     a2c:	0f 90       	pop	r0
     a2e:	0f 90       	pop	r0
     a30:	cd 37       	cpi	r28, 0x7D	; 125
     a32:	d1 05       	cpc	r29, r1
     a34:	c8 f4       	brcc	.+50     	; 0xa68 <set_target_velocity+0x5e>
     a36:	81 e0       	ldi	r24, 0x01	; 1
     a38:	80 93 fb 01 	sts	0x01FB, r24	; 0x8001fb <slow>
     a3c:	8d e7       	ldi	r24, 0x7D	; 125
     a3e:	90 e0       	ldi	r25, 0x00	; 0
     a40:	be 01       	movw	r22, r28
     a42:	0e 94 7e 0e 	call	0x1cfc	; 0x1cfc <__udivmodhi4>
     a46:	41 e0       	ldi	r20, 0x01	; 1
     a48:	9e 01       	movw	r18, r28
     a4a:	36 95       	lsr	r19
     a4c:	27 95       	ror	r18
     a4e:	28 17       	cp	r18, r24
     a50:	39 07       	cpc	r19, r25
     a52:	08 f0       	brcs	.+2      	; 0xa56 <set_target_velocity+0x4c>
     a54:	40 e0       	ldi	r20, 0x00	; 0
     a56:	8d e7       	ldi	r24, 0x7D	; 125
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	be 01       	movw	r22, r28
     a5c:	0e 94 7e 0e 	call	0x1cfc	; 0x1cfc <__udivmodhi4>
     a60:	64 0f       	add	r22, r20
     a62:	60 93 02 02 	sts	0x0202, r22	; 0x800202 <tgt_inc>
     a66:	15 c0       	rjmp	.+42     	; 0xa92 <set_target_velocity+0x88>
     a68:	10 92 fb 01 	sts	0x01FB, r1	; 0x8001fb <slow>
     a6c:	9e 01       	movw	r18, r28
     a6e:	af ea       	ldi	r26, 0xAF	; 175
     a70:	b7 e4       	ldi	r27, 0x47	; 71
     a72:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <__umulhisi3>
     a76:	c8 1b       	sub	r28, r24
     a78:	d9 0b       	sbc	r29, r25
     a7a:	d6 95       	lsr	r29
     a7c:	c7 95       	ror	r28
     a7e:	8c 0f       	add	r24, r28
     a80:	9d 1f       	adc	r25, r29
     a82:	92 95       	swap	r25
     a84:	82 95       	swap	r24
     a86:	8f 70       	andi	r24, 0x0F	; 15
     a88:	89 27       	eor	r24, r25
     a8a:	9f 70       	andi	r25, 0x0F	; 15
     a8c:	89 27       	eor	r24, r25
     a8e:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <tgt_inc>
     a92:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <tgt_inc>
     a96:	1f 92       	push	r1
     a98:	8f 93       	push	r24
     a9a:	80 91 fb 01 	lds	r24, 0x01FB	; 0x8001fb <slow>
     a9e:	1f 92       	push	r1
     aa0:	8f 93       	push	r24
     aa2:	8f ea       	ldi	r24, 0xAF	; 175
     aa4:	91 e0       	ldi	r25, 0x01	; 1
     aa6:	9f 93       	push	r25
     aa8:	8f 93       	push	r24
     aaa:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
     aae:	0f 90       	pop	r0
     ab0:	0f 90       	pop	r0
     ab2:	0f 90       	pop	r0
     ab4:	0f 90       	pop	r0
     ab6:	0f 90       	pop	r0
     ab8:	0f 90       	pop	r0
     aba:	df 91       	pop	r29
     abc:	cf 91       	pop	r28
     abe:	08 95       	ret

00000ac0 <init_motor>:
     ac0:	73 98       	cbi	0x0e, 3	; 14
     ac2:	6b 9a       	sbi	0x0d, 3	; 13
     ac4:	6a 9a       	sbi	0x0d, 2	; 13
     ac6:	72 9a       	sbi	0x0e, 2	; 14
     ac8:	80 98       	cbi	0x10, 0	; 16
     aca:	74 9a       	sbi	0x0e, 4	; 14
     acc:	6d 9a       	sbi	0x0d, 5	; 13
     ace:	83 e0       	ldi	r24, 0x03	; 3
     ad0:	8b b9       	out	0x0b, r24	; 11
     ad2:	80 e0       	ldi	r24, 0x00	; 0
     ad4:	94 e0       	ldi	r25, 0x04	; 4
     ad6:	a0 e0       	ldi	r26, 0x00	; 0
     ad8:	b0 e0       	ldi	r27, 0x00	; 0
     ada:	80 93 f1 01 	sts	0x01F1, r24	; 0x8001f1 <motor_max_pos>
     ade:	90 93 f2 01 	sts	0x01F2, r25	; 0x8001f2 <motor_max_pos+0x1>
     ae2:	a0 93 f3 01 	sts	0x01F3, r26	; 0x8001f3 <motor_max_pos+0x2>
     ae6:	b0 93 f4 01 	sts	0x01F4, r27	; 0x8001f4 <motor_max_pos+0x3>
     aea:	88 e8       	ldi	r24, 0x88	; 136
     aec:	93 e1       	ldi	r25, 0x13	; 19
     aee:	90 93 0a 02 	sts	0x020A, r25	; 0x80020a <motor_max_current+0x1>
     af2:	80 93 09 02 	sts	0x0209, r24	; 0x800209 <motor_max_current>
     af6:	10 92 eb 01 	sts	0x01EB, r1	; 0x8001eb <motor_target_pos>
     afa:	10 92 ec 01 	sts	0x01EC, r1	; 0x8001ec <motor_target_pos+0x1>
     afe:	10 92 ed 01 	sts	0x01ED, r1	; 0x8001ed <motor_target_pos+0x2>
     b02:	10 92 ee 01 	sts	0x01EE, r1	; 0x8001ee <motor_target_pos+0x3>
     b06:	10 92 e4 01 	sts	0x01E4, r1	; 0x8001e4 <pid_runs+0x1>
     b0a:	10 92 e3 01 	sts	0x01E3, r1	; 0x8001e3 <pid_runs>
     b0e:	10 92 e2 01 	sts	0x01E2, r1	; 0x8001e2 <motor_power+0x1>
     b12:	10 92 e1 01 	sts	0x01E1, r1	; 0x8001e1 <motor_power>
     b16:	8c e8       	ldi	r24, 0x8C	; 140
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	90 93 06 02 	sts	0x0206, r25	; 0x800206 <Kp+0x1>
     b1e:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <Kp>
     b22:	84 e1       	ldi	r24, 0x14	; 20
     b24:	90 e0       	ldi	r25, 0x00	; 0
     b26:	90 93 e6 01 	sts	0x01E6, r25	; 0x8001e6 <Ki+0x1>
     b2a:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <Ki>
     b2e:	84 e6       	ldi	r24, 0x64	; 100
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	90 93 04 02 	sts	0x0204, r25	; 0x800204 <Kd+0x1>
     b36:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <Kd>
     b3a:	10 92 f7 01 	sts	0x01F7, r1	; 0x8001f7 <pid_target>
     b3e:	10 92 f8 01 	sts	0x01F8, r1	; 0x8001f8 <pid_target+0x1>
     b42:	10 92 f9 01 	sts	0x01F9, r1	; 0x8001f9 <pid_target+0x2>
     b46:	10 92 fa 01 	sts	0x01FA, r1	; 0x8001fa <pid_target+0x3>
     b4a:	8a ef       	ldi	r24, 0xFA	; 250
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	0e 94 05 05 	call	0xa0a	; 0xa0a <set_target_velocity>
     b52:	0e 94 a4 01 	call	0x348	; 0x348 <init_encoder>
     b56:	08 95       	ret

00000b58 <enable_motor>:
     b58:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <motor_mode>
     b5c:	81 60       	ori	r24, 0x01	; 1
     b5e:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <motor_mode>
     b62:	60 e0       	ldi	r22, 0x00	; 0
     b64:	80 e0       	ldi	r24, 0x00	; 0
     b66:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
     b6a:	08 95       	ret

00000b6c <disable_motor>:
     b6c:	80 e0       	ldi	r24, 0x00	; 0
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	0e 94 91 04 	call	0x922	; 0x922 <set_motor_power_raw>
     b74:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <motor_mode>
     b78:	8e 7f       	andi	r24, 0xFE	; 254
     b7a:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <motor_mode>
     b7e:	08 95       	ret

00000b80 <set_motor_mode>:
     b80:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <motor_mode>
     b84:	08 95       	ret

00000b86 <get_motor_mode>:
     b86:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <motor_mode>
     b8a:	08 95       	ret

00000b8c <get_motor_limit_switch_state>:
     b8c:	89 b1       	in	r24, 0x09	; 9
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	80 95       	com	r24
     b92:	90 95       	com	r25
     b94:	86 70       	andi	r24, 0x06	; 6
     b96:	99 27       	eor	r25, r25
     b98:	95 95       	asr	r25
     b9a:	87 95       	ror	r24
     b9c:	08 95       	ret

00000b9e <set_motor_power>:
     b9e:	cf 93       	push	r28
     ba0:	df 93       	push	r29
     ba2:	ec 01       	movw	r28, r24
     ba4:	0e 94 96 0b 	call	0x172c	; 0x172c <get_mS>
     ba8:	60 93 fc 01 	sts	0x01FC, r22	; 0x8001fc <last_set>
     bac:	70 93 fd 01 	sts	0x01FD, r23	; 0x8001fd <last_set+0x1>
     bb0:	80 93 fe 01 	sts	0x01FE, r24	; 0x8001fe <last_set+0x2>
     bb4:	90 93 ff 01 	sts	0x01FF, r25	; 0x8001ff <last_set+0x3>
     bb8:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <motor_mode>
     bbc:	80 fd       	sbrc	r24, 0
     bbe:	05 c0       	rjmp	.+10     	; 0xbca <set_motor_power+0x2c>
     bc0:	80 e0       	ldi	r24, 0x00	; 0
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	0e 94 91 04 	call	0x922	; 0x922 <set_motor_power_raw>
     bc8:	2d c0       	rjmp	.+90     	; 0xc24 <set_motor_power+0x86>
     bca:	80 91 d4 01 	lds	r24, 0x01D4	; 0x8001d4 <reverse>
     bce:	88 23       	and	r24, r24
     bd0:	19 f0       	breq	.+6      	; 0xbd8 <set_motor_power+0x3a>
     bd2:	d1 95       	neg	r29
     bd4:	c1 95       	neg	r28
     bd6:	d1 09       	sbc	r29, r1
     bd8:	d0 93 e2 01 	sts	0x01E2, r29	; 0x8001e2 <motor_power+0x1>
     bdc:	c0 93 e1 01 	sts	0x01E1, r28	; 0x8001e1 <motor_power>
     be0:	0e 94 c6 05 	call	0xb8c	; 0xb8c <get_motor_limit_switch_state>
     be4:	80 ff       	sbrs	r24, 0
     be6:	0b c0       	rjmp	.+22     	; 0xbfe <set_motor_power+0x60>
     be8:	20 91 e1 01 	lds	r18, 0x01E1	; 0x8001e1 <motor_power>
     bec:	30 91 e2 01 	lds	r19, 0x01E2	; 0x8001e2 <motor_power+0x1>
     bf0:	33 23       	and	r19, r19
     bf2:	2c f4       	brge	.+10     	; 0xbfe <set_motor_power+0x60>
     bf4:	10 92 e2 01 	sts	0x01E2, r1	; 0x8001e2 <motor_power+0x1>
     bf8:	10 92 e1 01 	sts	0x01E1, r1	; 0x8001e1 <motor_power>
     bfc:	0d c0       	rjmp	.+26     	; 0xc18 <set_motor_power+0x7a>
     bfe:	81 ff       	sbrs	r24, 1
     c00:	0b c0       	rjmp	.+22     	; 0xc18 <set_motor_power+0x7a>
     c02:	80 91 e1 01 	lds	r24, 0x01E1	; 0x8001e1 <motor_power>
     c06:	90 91 e2 01 	lds	r25, 0x01E2	; 0x8001e2 <motor_power+0x1>
     c0a:	18 16       	cp	r1, r24
     c0c:	19 06       	cpc	r1, r25
     c0e:	24 f4       	brge	.+8      	; 0xc18 <set_motor_power+0x7a>
     c10:	10 92 e2 01 	sts	0x01E2, r1	; 0x8001e2 <motor_power+0x1>
     c14:	10 92 e1 01 	sts	0x01E1, r1	; 0x8001e1 <motor_power>
     c18:	80 91 e1 01 	lds	r24, 0x01E1	; 0x8001e1 <motor_power>
     c1c:	90 91 e2 01 	lds	r25, 0x01E2	; 0x8001e2 <motor_power+0x1>
     c20:	0e 94 91 04 	call	0x922	; 0x922 <set_motor_power_raw>
     c24:	df 91       	pop	r29
     c26:	cf 91       	pop	r28
     c28:	08 95       	ret

00000c2a <motor_control_tick>:
     c2a:	4f 92       	push	r4
     c2c:	5f 92       	push	r5
     c2e:	6f 92       	push	r6
     c30:	7f 92       	push	r7
     c32:	8f 92       	push	r8
     c34:	9f 92       	push	r9
     c36:	af 92       	push	r10
     c38:	bf 92       	push	r11
     c3a:	cf 92       	push	r12
     c3c:	df 92       	push	r13
     c3e:	ef 92       	push	r14
     c40:	ff 92       	push	r15
     c42:	0f 93       	push	r16
     c44:	1f 93       	push	r17
     c46:	cf 93       	push	r28
     c48:	df 93       	push	r29
     c4a:	00 d0       	rcall	.+0      	; 0xc4c <motor_control_tick+0x22>
     c4c:	00 d0       	rcall	.+0      	; 0xc4e <motor_control_tick+0x24>
     c4e:	cd b7       	in	r28, 0x3d	; 61
     c50:	de b7       	in	r29, 0x3e	; 62
     c52:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <motor_mode>
     c56:	81 fd       	sbrc	r24, 1
     c58:	9d c2       	rjmp	.+1338   	; 0x1194 <motor_control_tick+0x56a>
     c5a:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <PID_due>
     c5e:	0e 94 9b 01 	call	0x336	; 0x336 <get_encoder_ticks>
     c62:	6b 01       	movw	r12, r22
     c64:	7c 01       	movw	r14, r24
     c66:	80 91 d0 01 	lds	r24, 0x01D0	; 0x8001d0 <__data_end>
     c6a:	90 91 d1 01 	lds	r25, 0x01D1	; 0x8001d1 <__data_end+0x1>
     c6e:	a0 91 d2 01 	lds	r26, 0x01D2	; 0x8001d2 <__data_end+0x2>
     c72:	b0 91 d3 01 	lds	r27, 0x01D3	; 0x8001d3 <__data_end+0x3>
     c76:	c8 16       	cp	r12, r24
     c78:	d9 06       	cpc	r13, r25
     c7a:	ea 06       	cpc	r14, r26
     c7c:	fb 06       	cpc	r15, r27
     c7e:	c1 f0       	breq	.+48     	; 0xcb0 <motor_control_tick+0x86>
     c80:	ff 92       	push	r15
     c82:	ef 92       	push	r14
     c84:	df 92       	push	r13
     c86:	cf 92       	push	r12
     c88:	83 e9       	ldi	r24, 0x93	; 147
     c8a:	91 e0       	ldi	r25, 0x01	; 1
     c8c:	9f 93       	push	r25
     c8e:	8f 93       	push	r24
     c90:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
     c94:	c0 92 d0 01 	sts	0x01D0, r12	; 0x8001d0 <__data_end>
     c98:	d0 92 d1 01 	sts	0x01D1, r13	; 0x8001d1 <__data_end+0x1>
     c9c:	e0 92 d2 01 	sts	0x01D2, r14	; 0x8001d2 <__data_end+0x2>
     ca0:	f0 92 d3 01 	sts	0x01D3, r15	; 0x8001d3 <__data_end+0x3>
     ca4:	0f 90       	pop	r0
     ca6:	0f 90       	pop	r0
     ca8:	0f 90       	pop	r0
     caa:	0f 90       	pop	r0
     cac:	0f 90       	pop	r0
     cae:	0f 90       	pop	r0
     cb0:	0e 94 96 0b 	call	0x172c	; 0x172c <get_mS>
     cb4:	c0 90 fc 01 	lds	r12, 0x01FC	; 0x8001fc <last_set>
     cb8:	d0 90 fd 01 	lds	r13, 0x01FD	; 0x8001fd <last_set+0x1>
     cbc:	e0 90 fe 01 	lds	r14, 0x01FE	; 0x8001fe <last_set+0x2>
     cc0:	f0 90 ff 01 	lds	r15, 0x01FF	; 0x8001ff <last_set+0x3>
     cc4:	dc 01       	movw	r26, r24
     cc6:	cb 01       	movw	r24, r22
     cc8:	8c 19       	sub	r24, r12
     cca:	9d 09       	sbc	r25, r13
     ccc:	ae 09       	sbc	r26, r14
     cce:	bf 09       	sbc	r27, r15
     cd0:	83 3e       	cpi	r24, 0xE3	; 227
     cd2:	94 40       	sbci	r25, 0x04	; 4
     cd4:	a1 05       	cpc	r26, r1
     cd6:	b1 05       	cpc	r27, r1
     cd8:	20 f0       	brcs	.+8      	; 0xce2 <motor_control_tick+0xb8>
     cda:	10 92 e2 01 	sts	0x01E2, r1	; 0x8001e2 <motor_power+0x1>
     cde:	10 92 e1 01 	sts	0x01E1, r1	; 0x8001e1 <motor_power>
     ce2:	64 99       	sbic	0x0c, 4	; 12
     ce4:	0a c0       	rjmp	.+20     	; 0xcfa <motor_control_tick+0xd0>
     ce6:	10 92 e2 01 	sts	0x01E2, r1	; 0x8001e2 <motor_power+0x1>
     cea:	10 92 e1 01 	sts	0x01E1, r1	; 0x8001e1 <motor_power>
     cee:	0e 94 b6 05 	call	0xb6c	; 0xb6c <disable_motor>
     cf2:	61 e0       	ldi	r22, 0x01	; 1
     cf4:	80 e0       	ldi	r24, 0x00	; 0
     cf6:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <set_LED>
     cfa:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <motor_mode>
     cfe:	81 ff       	sbrs	r24, 1
     d00:	f9 c1       	rjmp	.+1010   	; 0x10f4 <motor_control_tick+0x4ca>
     d02:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <PID_due>
     d06:	88 23       	and	r24, r24
     d08:	09 f4       	brne	.+2      	; 0xd0c <motor_control_tick+0xe2>
     d0a:	f4 c1       	rjmp	.+1000   	; 0x10f4 <motor_control_tick+0x4ca>
     d0c:	80 91 fb 01 	lds	r24, 0x01FB	; 0x8001fb <slow>
     d10:	88 23       	and	r24, r24
     d12:	09 f4       	brne	.+2      	; 0xd16 <motor_control_tick+0xec>
     d14:	6f c0       	rjmp	.+222    	; 0xdf4 <motor_control_tick+0x1ca>
     d16:	60 91 02 02 	lds	r22, 0x0202	; 0x800202 <tgt_inc>
     d1a:	70 e0       	ldi	r23, 0x00	; 0
     d1c:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <pid_runs>
     d20:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <pid_runs+0x1>
     d24:	0e 94 7e 0e 	call	0x1cfc	; 0x1cfc <__udivmodhi4>
     d28:	89 2b       	or	r24, r25
     d2a:	09 f0       	breq	.+2      	; 0xd2e <motor_control_tick+0x104>
     d2c:	c6 c0       	rjmp	.+396    	; 0xeba <motor_control_tick+0x290>
     d2e:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <motor_target_pos>
     d32:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <motor_target_pos+0x1>
     d36:	a0 91 ed 01 	lds	r26, 0x01ED	; 0x8001ed <motor_target_pos+0x2>
     d3a:	b0 91 ee 01 	lds	r27, 0x01EE	; 0x8001ee <motor_target_pos+0x3>
     d3e:	40 91 f7 01 	lds	r20, 0x01F7	; 0x8001f7 <pid_target>
     d42:	50 91 f8 01 	lds	r21, 0x01F8	; 0x8001f8 <pid_target+0x1>
     d46:	60 91 f9 01 	lds	r22, 0x01F9	; 0x8001f9 <pid_target+0x2>
     d4a:	70 91 fa 01 	lds	r23, 0x01FA	; 0x8001fa <pid_target+0x3>
     d4e:	48 17       	cp	r20, r24
     d50:	59 07       	cpc	r21, r25
     d52:	6a 07       	cpc	r22, r26
     d54:	7b 07       	cpc	r23, r27
     d56:	2c f5       	brge	.+74     	; 0xda2 <motor_control_tick+0x178>
     d58:	7c 01       	movw	r14, r24
     d5a:	8d 01       	movw	r16, r26
     d5c:	e4 1a       	sub	r14, r20
     d5e:	f5 0a       	sbc	r15, r21
     d60:	06 0b       	sbc	r16, r22
     d62:	17 0b       	sbc	r17, r23
     d64:	a8 01       	movw	r20, r16
     d66:	97 01       	movw	r18, r14
     d68:	65 e0       	ldi	r22, 0x05	; 5
     d6a:	70 e0       	ldi	r23, 0x00	; 0
     d6c:	80 e0       	ldi	r24, 0x00	; 0
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <min>
     d74:	c0 90 f7 01 	lds	r12, 0x01F7	; 0x8001f7 <pid_target>
     d78:	d0 90 f8 01 	lds	r13, 0x01F8	; 0x8001f8 <pid_target+0x1>
     d7c:	e0 90 f9 01 	lds	r14, 0x01F9	; 0x8001f9 <pid_target+0x2>
     d80:	f0 90 fa 01 	lds	r15, 0x01FA	; 0x8001fa <pid_target+0x3>
     d84:	dc 01       	movw	r26, r24
     d86:	cb 01       	movw	r24, r22
     d88:	8c 0d       	add	r24, r12
     d8a:	9d 1d       	adc	r25, r13
     d8c:	ae 1d       	adc	r26, r14
     d8e:	bf 1d       	adc	r27, r15
     d90:	80 93 f7 01 	sts	0x01F7, r24	; 0x8001f7 <pid_target>
     d94:	90 93 f8 01 	sts	0x01F8, r25	; 0x8001f8 <pid_target+0x1>
     d98:	a0 93 f9 01 	sts	0x01F9, r26	; 0x8001f9 <pid_target+0x2>
     d9c:	b0 93 fa 01 	sts	0x01FA, r27	; 0x8001fa <pid_target+0x3>
     da0:	8c c0       	rjmp	.+280    	; 0xeba <motor_control_tick+0x290>
     da2:	84 17       	cp	r24, r20
     da4:	95 07       	cpc	r25, r21
     da6:	a6 07       	cpc	r26, r22
     da8:	b7 07       	cpc	r27, r23
     daa:	0c f0       	brlt	.+2      	; 0xdae <motor_control_tick+0x184>
     dac:	86 c0       	rjmp	.+268    	; 0xeba <motor_control_tick+0x290>
     dae:	9a 01       	movw	r18, r20
     db0:	ab 01       	movw	r20, r22
     db2:	28 1b       	sub	r18, r24
     db4:	39 0b       	sbc	r19, r25
     db6:	4a 0b       	sbc	r20, r26
     db8:	5b 0b       	sbc	r21, r27
     dba:	65 e0       	ldi	r22, 0x05	; 5
     dbc:	70 e0       	ldi	r23, 0x00	; 0
     dbe:	80 e0       	ldi	r24, 0x00	; 0
     dc0:	90 e0       	ldi	r25, 0x00	; 0
     dc2:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <min>
     dc6:	c0 90 f7 01 	lds	r12, 0x01F7	; 0x8001f7 <pid_target>
     dca:	d0 90 f8 01 	lds	r13, 0x01F8	; 0x8001f8 <pid_target+0x1>
     dce:	e0 90 f9 01 	lds	r14, 0x01F9	; 0x8001f9 <pid_target+0x2>
     dd2:	f0 90 fa 01 	lds	r15, 0x01FA	; 0x8001fa <pid_target+0x3>
     dd6:	97 01       	movw	r18, r14
     dd8:	86 01       	movw	r16, r12
     dda:	06 1b       	sub	r16, r22
     ddc:	17 0b       	sbc	r17, r23
     dde:	28 0b       	sbc	r18, r24
     de0:	39 0b       	sbc	r19, r25
     de2:	00 93 f7 01 	sts	0x01F7, r16	; 0x8001f7 <pid_target>
     de6:	10 93 f8 01 	sts	0x01F8, r17	; 0x8001f8 <pid_target+0x1>
     dea:	20 93 f9 01 	sts	0x01F9, r18	; 0x8001f9 <pid_target+0x2>
     dee:	30 93 fa 01 	sts	0x01FA, r19	; 0x8001fa <pid_target+0x3>
     df2:	63 c0       	rjmp	.+198    	; 0xeba <motor_control_tick+0x290>
     df4:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <motor_target_pos>
     df8:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <motor_target_pos+0x1>
     dfc:	a0 91 ed 01 	lds	r26, 0x01ED	; 0x8001ed <motor_target_pos+0x2>
     e00:	b0 91 ee 01 	lds	r27, 0x01EE	; 0x8001ee <motor_target_pos+0x3>
     e04:	40 91 f7 01 	lds	r20, 0x01F7	; 0x8001f7 <pid_target>
     e08:	50 91 f8 01 	lds	r21, 0x01F8	; 0x8001f8 <pid_target+0x1>
     e0c:	60 91 f9 01 	lds	r22, 0x01F9	; 0x8001f9 <pid_target+0x2>
     e10:	70 91 fa 01 	lds	r23, 0x01FA	; 0x8001fa <pid_target+0x3>
     e14:	48 17       	cp	r20, r24
     e16:	59 07       	cpc	r21, r25
     e18:	6a 07       	cpc	r22, r26
     e1a:	7b 07       	cpc	r23, r27
     e1c:	34 f5       	brge	.+76     	; 0xe6a <motor_control_tick+0x240>
     e1e:	7c 01       	movw	r14, r24
     e20:	8d 01       	movw	r16, r26
     e22:	e4 1a       	sub	r14, r20
     e24:	f5 0a       	sbc	r15, r21
     e26:	06 0b       	sbc	r16, r22
     e28:	17 0b       	sbc	r17, r23
     e2a:	a8 01       	movw	r20, r16
     e2c:	97 01       	movw	r18, r14
     e2e:	60 91 02 02 	lds	r22, 0x0202	; 0x800202 <tgt_inc>
     e32:	70 e0       	ldi	r23, 0x00	; 0
     e34:	80 e0       	ldi	r24, 0x00	; 0
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <min>
     e3c:	c0 90 f7 01 	lds	r12, 0x01F7	; 0x8001f7 <pid_target>
     e40:	d0 90 f8 01 	lds	r13, 0x01F8	; 0x8001f8 <pid_target+0x1>
     e44:	e0 90 f9 01 	lds	r14, 0x01F9	; 0x8001f9 <pid_target+0x2>
     e48:	f0 90 fa 01 	lds	r15, 0x01FA	; 0x8001fa <pid_target+0x3>
     e4c:	dc 01       	movw	r26, r24
     e4e:	cb 01       	movw	r24, r22
     e50:	8c 0d       	add	r24, r12
     e52:	9d 1d       	adc	r25, r13
     e54:	ae 1d       	adc	r26, r14
     e56:	bf 1d       	adc	r27, r15
     e58:	80 93 f7 01 	sts	0x01F7, r24	; 0x8001f7 <pid_target>
     e5c:	90 93 f8 01 	sts	0x01F8, r25	; 0x8001f8 <pid_target+0x1>
     e60:	a0 93 f9 01 	sts	0x01F9, r26	; 0x8001f9 <pid_target+0x2>
     e64:	b0 93 fa 01 	sts	0x01FA, r27	; 0x8001fa <pid_target+0x3>
     e68:	28 c0       	rjmp	.+80     	; 0xeba <motor_control_tick+0x290>
     e6a:	84 17       	cp	r24, r20
     e6c:	95 07       	cpc	r25, r21
     e6e:	a6 07       	cpc	r26, r22
     e70:	b7 07       	cpc	r27, r23
     e72:	1c f5       	brge	.+70     	; 0xeba <motor_control_tick+0x290>
     e74:	9a 01       	movw	r18, r20
     e76:	ab 01       	movw	r20, r22
     e78:	28 1b       	sub	r18, r24
     e7a:	39 0b       	sbc	r19, r25
     e7c:	4a 0b       	sbc	r20, r26
     e7e:	5b 0b       	sbc	r21, r27
     e80:	60 91 02 02 	lds	r22, 0x0202	; 0x800202 <tgt_inc>
     e84:	70 e0       	ldi	r23, 0x00	; 0
     e86:	80 e0       	ldi	r24, 0x00	; 0
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <min>
     e8e:	c0 90 f7 01 	lds	r12, 0x01F7	; 0x8001f7 <pid_target>
     e92:	d0 90 f8 01 	lds	r13, 0x01F8	; 0x8001f8 <pid_target+0x1>
     e96:	e0 90 f9 01 	lds	r14, 0x01F9	; 0x8001f9 <pid_target+0x2>
     e9a:	f0 90 fa 01 	lds	r15, 0x01FA	; 0x8001fa <pid_target+0x3>
     e9e:	97 01       	movw	r18, r14
     ea0:	86 01       	movw	r16, r12
     ea2:	06 1b       	sub	r16, r22
     ea4:	17 0b       	sbc	r17, r23
     ea6:	28 0b       	sbc	r18, r24
     ea8:	39 0b       	sbc	r19, r25
     eaa:	00 93 f7 01 	sts	0x01F7, r16	; 0x8001f7 <pid_target>
     eae:	10 93 f8 01 	sts	0x01F8, r17	; 0x8001f8 <pid_target+0x1>
     eb2:	20 93 f9 01 	sts	0x01F9, r18	; 0x8001f9 <pid_target+0x2>
     eb6:	30 93 fa 01 	sts	0x01FA, r19	; 0x8001fa <pid_target+0x3>
     eba:	0e 94 9b 01 	call	0x336	; 0x336 <get_encoder_ticks>
     ebe:	4b 01       	movw	r8, r22
     ec0:	5c 01       	movw	r10, r24
     ec2:	80 91 f7 01 	lds	r24, 0x01F7	; 0x8001f7 <pid_target>
     ec6:	90 91 f8 01 	lds	r25, 0x01F8	; 0x8001f8 <pid_target+0x1>
     eca:	a0 91 f9 01 	lds	r26, 0x01F9	; 0x8001f9 <pid_target+0x2>
     ece:	b0 91 fa 01 	lds	r27, 0x01FA	; 0x8001fa <pid_target+0x3>
     ed2:	75 01       	movw	r14, r10
     ed4:	64 01       	movw	r12, r8
     ed6:	c8 1a       	sub	r12, r24
     ed8:	d9 0a       	sbc	r13, r25
     eda:	ea 0a       	sbc	r14, r26
     edc:	fb 0a       	sbc	r15, r27
     ede:	20 91 0b 02 	lds	r18, 0x020B	; 0x80020b <last_pos_err>
     ee2:	30 91 0c 02 	lds	r19, 0x020C	; 0x80020c <last_pos_err+0x1>
     ee6:	40 91 0d 02 	lds	r20, 0x020D	; 0x80020d <last_pos_err+0x2>
     eea:	50 91 0e 02 	lds	r21, 0x020E	; 0x80020e <last_pos_err+0x3>
     eee:	29 83       	std	Y+1, r18	; 0x01
     ef0:	3a 83       	std	Y+2, r19	; 0x02
     ef2:	4b 83       	std	Y+3, r20	; 0x03
     ef4:	5c 83       	std	Y+4, r21	; 0x04
     ef6:	c0 92 0b 02 	sts	0x020B, r12	; 0x80020b <last_pos_err>
     efa:	d0 92 0c 02 	sts	0x020C, r13	; 0x80020c <last_pos_err+0x1>
     efe:	e0 92 0d 02 	sts	0x020D, r14	; 0x80020d <last_pos_err+0x2>
     f02:	f0 92 0e 02 	sts	0x020E, r15	; 0x80020e <last_pos_err+0x3>
     f06:	c6 01       	movw	r24, r12
     f08:	0e 94 22 0e 	call	0x1c44	; 0x1c44 <int_abs>
     f0c:	05 97       	sbiw	r24, 0x05	; 5
     f0e:	a0 f0       	brcs	.+40     	; 0xf38 <motor_control_tick+0x30e>
     f10:	80 91 e7 01 	lds	r24, 0x01E7	; 0x8001e7 <pos_i>
     f14:	90 91 e8 01 	lds	r25, 0x01E8	; 0x8001e8 <pos_i+0x1>
     f18:	a0 91 e9 01 	lds	r26, 0x01E9	; 0x8001e9 <pos_i+0x2>
     f1c:	b0 91 ea 01 	lds	r27, 0x01EA	; 0x8001ea <pos_i+0x3>
     f20:	8c 0d       	add	r24, r12
     f22:	9d 1d       	adc	r25, r13
     f24:	ae 1d       	adc	r26, r14
     f26:	bf 1d       	adc	r27, r15
     f28:	80 93 e7 01 	sts	0x01E7, r24	; 0x8001e7 <pos_i>
     f2c:	90 93 e8 01 	sts	0x01E8, r25	; 0x8001e8 <pos_i+0x1>
     f30:	a0 93 e9 01 	sts	0x01E9, r26	; 0x8001e9 <pos_i+0x2>
     f34:	b0 93 ea 01 	sts	0x01EA, r27	; 0x8001ea <pos_i+0x3>
     f38:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <motor_target_pos>
     f3c:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <motor_target_pos+0x1>
     f40:	a4 01       	movw	r20, r8
     f42:	48 1b       	sub	r20, r24
     f44:	59 0b       	sbc	r21, r25
     f46:	ca 01       	movw	r24, r20
     f48:	0e 94 22 0e 	call	0x1c44	; 0x1c44 <int_abs>
     f4c:	04 97       	sbiw	r24, 0x04	; 4
     f4e:	28 f4       	brcc	.+10     	; 0xf5a <motor_control_tick+0x330>
     f50:	10 92 e2 01 	sts	0x01E2, r1	; 0x8001e2 <motor_power+0x1>
     f54:	10 92 e1 01 	sts	0x01E1, r1	; 0x8001e1 <motor_power>
     f58:	90 c0       	rjmp	.+288    	; 0x107a <motor_control_tick+0x450>
     f5a:	80 91 e7 01 	lds	r24, 0x01E7	; 0x8001e7 <pos_i>
     f5e:	90 91 e8 01 	lds	r25, 0x01E8	; 0x8001e8 <pos_i+0x1>
     f62:	a0 91 e9 01 	lds	r26, 0x01E9	; 0x8001e9 <pos_i+0x2>
     f66:	b0 91 ea 01 	lds	r27, 0x01EA	; 0x8001ea <pos_i+0x3>
     f6a:	81 30       	cpi	r24, 0x01	; 1
     f6c:	53 e0       	ldi	r21, 0x03	; 3
     f6e:	95 07       	cpc	r25, r21
     f70:	a1 05       	cpc	r26, r1
     f72:	b1 05       	cpc	r27, r1
     f74:	6c f0       	brlt	.+26     	; 0xf90 <motor_control_tick+0x366>
     f76:	80 e0       	ldi	r24, 0x00	; 0
     f78:	93 e0       	ldi	r25, 0x03	; 3
     f7a:	a0 e0       	ldi	r26, 0x00	; 0
     f7c:	b0 e0       	ldi	r27, 0x00	; 0
     f7e:	80 93 e7 01 	sts	0x01E7, r24	; 0x8001e7 <pos_i>
     f82:	90 93 e8 01 	sts	0x01E8, r25	; 0x8001e8 <pos_i+0x1>
     f86:	a0 93 e9 01 	sts	0x01E9, r26	; 0x8001e9 <pos_i+0x2>
     f8a:	b0 93 ea 01 	sts	0x01EA, r27	; 0x8001ea <pos_i+0x3>
     f8e:	11 c0       	rjmp	.+34     	; 0xfb2 <motor_control_tick+0x388>
     f90:	81 15       	cp	r24, r1
     f92:	9d 4f       	sbci	r25, 0xFD	; 253
     f94:	af 4f       	sbci	r26, 0xFF	; 255
     f96:	bf 4f       	sbci	r27, 0xFF	; 255
     f98:	64 f4       	brge	.+24     	; 0xfb2 <motor_control_tick+0x388>
     f9a:	80 e0       	ldi	r24, 0x00	; 0
     f9c:	9d ef       	ldi	r25, 0xFD	; 253
     f9e:	af ef       	ldi	r26, 0xFF	; 255
     fa0:	bf ef       	ldi	r27, 0xFF	; 255
     fa2:	80 93 e7 01 	sts	0x01E7, r24	; 0x8001e7 <pos_i>
     fa6:	90 93 e8 01 	sts	0x01E8, r25	; 0x8001e8 <pos_i+0x1>
     faa:	a0 93 e9 01 	sts	0x01E9, r26	; 0x8001e9 <pos_i+0x2>
     fae:	b0 93 ea 01 	sts	0x01EA, r27	; 0x8001ea <pos_i+0x3>
     fb2:	a0 91 e5 01 	lds	r26, 0x01E5	; 0x8001e5 <Ki>
     fb6:	b0 91 e6 01 	lds	r27, 0x01E6	; 0x8001e6 <Ki+0x1>
     fba:	20 91 e7 01 	lds	r18, 0x01E7	; 0x8001e7 <pos_i>
     fbe:	30 91 e8 01 	lds	r19, 0x01E8	; 0x8001e8 <pos_i+0x1>
     fc2:	40 91 e9 01 	lds	r20, 0x01E9	; 0x8001e9 <pos_i+0x2>
     fc6:	50 91 ea 01 	lds	r21, 0x01EA	; 0x8001ea <pos_i+0x3>
     fca:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <__muluhisi3>
     fce:	24 e1       	ldi	r18, 0x14	; 20
     fd0:	30 e0       	ldi	r19, 0x00	; 0
     fd2:	40 e0       	ldi	r20, 0x00	; 0
     fd4:	50 e0       	ldi	r21, 0x00	; 0
     fd6:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <__divmodsi4>
     fda:	29 01       	movw	r4, r18
     fdc:	3a 01       	movw	r6, r20
     fde:	a0 91 05 02 	lds	r26, 0x0205	; 0x800205 <Kp>
     fe2:	b0 91 06 02 	lds	r27, 0x0206	; 0x800206 <Kp+0x1>
     fe6:	a7 01       	movw	r20, r14
     fe8:	96 01       	movw	r18, r12
     fea:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <__muluhisi3>
     fee:	24 e1       	ldi	r18, 0x14	; 20
     ff0:	30 e0       	ldi	r19, 0x00	; 0
     ff2:	40 e0       	ldi	r20, 0x00	; 0
     ff4:	50 e0       	ldi	r21, 0x00	; 0
     ff6:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <__divmodsi4>
     ffa:	42 0e       	add	r4, r18
     ffc:	53 1e       	adc	r5, r19
     ffe:	64 1e       	adc	r6, r20
    1000:	75 1e       	adc	r7, r21
    1002:	a7 01       	movw	r20, r14
    1004:	96 01       	movw	r18, r12
    1006:	89 81       	ldd	r24, Y+1	; 0x01
    1008:	9a 81       	ldd	r25, Y+2	; 0x02
    100a:	ab 81       	ldd	r26, Y+3	; 0x03
    100c:	bc 81       	ldd	r27, Y+4	; 0x04
    100e:	28 1b       	sub	r18, r24
    1010:	39 0b       	sbc	r19, r25
    1012:	4a 0b       	sbc	r20, r26
    1014:	5b 0b       	sbc	r21, r27
    1016:	a0 91 03 02 	lds	r26, 0x0203	; 0x800203 <Kd>
    101a:	b0 91 04 02 	lds	r27, 0x0204	; 0x800204 <Kd+0x1>
    101e:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <__muluhisi3>
    1022:	24 e1       	ldi	r18, 0x14	; 20
    1024:	30 e0       	ldi	r19, 0x00	; 0
    1026:	40 e0       	ldi	r20, 0x00	; 0
    1028:	50 e0       	ldi	r21, 0x00	; 0
    102a:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <__divmodsi4>
    102e:	42 0e       	add	r4, r18
    1030:	53 1e       	adc	r5, r19
    1032:	64 1e       	adc	r6, r20
    1034:	75 1e       	adc	r7, r21
    1036:	91 e8       	ldi	r25, 0x81	; 129
    1038:	49 16       	cp	r4, r25
    103a:	91 e0       	ldi	r25, 0x01	; 1
    103c:	59 06       	cpc	r5, r25
    103e:	61 04       	cpc	r6, r1
    1040:	71 04       	cpc	r7, r1
    1042:	34 f0       	brlt	.+12     	; 0x1050 <motor_control_tick+0x426>
    1044:	41 2c       	mov	r4, r1
    1046:	51 2c       	mov	r5, r1
    1048:	32 01       	movw	r6, r4
    104a:	68 94       	set
    104c:	47 f8       	bld	r4, 7
    104e:	53 94       	inc	r5
    1050:	a0 e8       	ldi	r26, 0x80	; 128
    1052:	4a 16       	cp	r4, r26
    1054:	ae ef       	ldi	r26, 0xFE	; 254
    1056:	5a 06       	cpc	r5, r26
    1058:	af ef       	ldi	r26, 0xFF	; 255
    105a:	6a 06       	cpc	r6, r26
    105c:	7a 06       	cpc	r7, r26
    105e:	4c f4       	brge	.+18     	; 0x1072 <motor_control_tick+0x448>
    1060:	0f 2e       	mov	r0, r31
    1062:	f0 e8       	ldi	r31, 0x80	; 128
    1064:	4f 2e       	mov	r4, r31
    1066:	fe ef       	ldi	r31, 0xFE	; 254
    1068:	5f 2e       	mov	r5, r31
    106a:	66 24       	eor	r6, r6
    106c:	6a 94       	dec	r6
    106e:	76 2c       	mov	r7, r6
    1070:	f0 2d       	mov	r31, r0
    1072:	50 92 e2 01 	sts	0x01E2, r5	; 0x8001e2 <motor_power+0x1>
    1076:	40 92 e1 01 	sts	0x01E1, r4	; 0x8001e1 <motor_power>
    107a:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <av>
    107e:	90 91 f6 01 	lds	r25, 0x01F6	; 0x8001f6 <av+0x1>
    1082:	9c 01       	movw	r18, r24
    1084:	22 0f       	add	r18, r18
    1086:	33 1f       	adc	r19, r19
    1088:	22 0f       	add	r18, r18
    108a:	33 1f       	adc	r19, r19
    108c:	22 0f       	add	r18, r18
    108e:	33 1f       	adc	r19, r19
    1090:	82 0f       	add	r24, r18
    1092:	93 1f       	adc	r25, r19
    1094:	6a e0       	ldi	r22, 0x0A	; 10
    1096:	70 e0       	ldi	r23, 0x00	; 0
    1098:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <__divmodhi4>
    109c:	7b 01       	movw	r14, r22
    109e:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <get_encoder_velocity>
    10a2:	6a e0       	ldi	r22, 0x0A	; 10
    10a4:	70 e0       	ldi	r23, 0x00	; 0
    10a6:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <__divmodhi4>
    10aa:	e6 0e       	add	r14, r22
    10ac:	f7 1e       	adc	r15, r23
    10ae:	f0 92 f6 01 	sts	0x01F6, r15	; 0x8001f6 <av+0x1>
    10b2:	e0 92 f5 01 	sts	0x01F5, r14	; 0x8001f5 <av>
    10b6:	80 91 e2 01 	lds	r24, 0x01E2	; 0x8001e2 <motor_power+0x1>
    10ba:	8f 93       	push	r24
    10bc:	80 91 e1 01 	lds	r24, 0x01E1	; 0x8001e1 <motor_power>
    10c0:	8f 93       	push	r24
    10c2:	9f 92       	push	r9
    10c4:	8f 92       	push	r8
    10c6:	88 ec       	ldi	r24, 0xC8	; 200
    10c8:	91 e0       	ldi	r25, 0x01	; 1
    10ca:	9f 93       	push	r25
    10cc:	8f 93       	push	r24
    10ce:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <tprintf>
    10d2:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <pid_runs>
    10d6:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <pid_runs+0x1>
    10da:	01 96       	adiw	r24, 0x01	; 1
    10dc:	90 93 e4 01 	sts	0x01E4, r25	; 0x8001e4 <pid_runs+0x1>
    10e0:	80 93 e3 01 	sts	0x01E3, r24	; 0x8001e3 <pid_runs>
    10e4:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <PID_due>
    10e8:	0f 90       	pop	r0
    10ea:	0f 90       	pop	r0
    10ec:	0f 90       	pop	r0
    10ee:	0f 90       	pop	r0
    10f0:	0f 90       	pop	r0
    10f2:	0f 90       	pop	r0
    10f4:	0e 94 c6 05 	call	0xb8c	; 0xb8c <get_motor_limit_switch_state>
    10f8:	f8 2e       	mov	r15, r24
    10fa:	80 ff       	sbrs	r24, 0
    10fc:	27 c0       	rjmp	.+78     	; 0x114c <motor_control_tick+0x522>
    10fe:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <motor_mode>
    1102:	82 ff       	sbrs	r24, 2
    1104:	03 c0       	rjmp	.+6      	; 0x110c <motor_control_tick+0x4e2>
    1106:	8b 7f       	andi	r24, 0xFB	; 251
    1108:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <motor_mode>
    110c:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <motor_target_pos>
    1110:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <motor_target_pos+0x1>
    1114:	a0 91 ed 01 	lds	r26, 0x01ED	; 0x8001ed <motor_target_pos+0x2>
    1118:	b0 91 ee 01 	lds	r27, 0x01EE	; 0x8001ee <motor_target_pos+0x3>
    111c:	bb 23       	and	r27, r27
    111e:	44 f4       	brge	.+16     	; 0x1130 <motor_control_tick+0x506>
    1120:	10 92 eb 01 	sts	0x01EB, r1	; 0x8001eb <motor_target_pos>
    1124:	10 92 ec 01 	sts	0x01EC, r1	; 0x8001ec <motor_target_pos+0x1>
    1128:	10 92 ed 01 	sts	0x01ED, r1	; 0x8001ed <motor_target_pos+0x2>
    112c:	10 92 ee 01 	sts	0x01EE, r1	; 0x8001ee <motor_target_pos+0x3>
    1130:	80 91 e1 01 	lds	r24, 0x01E1	; 0x8001e1 <motor_power>
    1134:	90 91 e2 01 	lds	r25, 0x01E2	; 0x8001e2 <motor_power+0x1>
    1138:	99 23       	and	r25, r25
    113a:	44 f4       	brge	.+16     	; 0x114c <motor_control_tick+0x522>
    113c:	10 92 e2 01 	sts	0x01E2, r1	; 0x8001e2 <motor_power+0x1>
    1140:	10 92 e1 01 	sts	0x01E1, r1	; 0x8001e1 <motor_power>
    1144:	80 e0       	ldi	r24, 0x00	; 0
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	0e 94 91 04 	call	0x922	; 0x922 <set_motor_power_raw>
    114c:	f1 fe       	sbrs	r15, 1
    114e:	18 c0       	rjmp	.+48     	; 0x1180 <motor_control_tick+0x556>
    1150:	0e 94 c3 01 	call	0x386	; 0x386 <reset_encoder>
    1154:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <motor_mode>
    1158:	82 ff       	sbrs	r24, 2
    115a:	03 c0       	rjmp	.+6      	; 0x1162 <motor_control_tick+0x538>
    115c:	8b 7f       	andi	r24, 0xFB	; 251
    115e:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <motor_mode>
    1162:	80 91 e1 01 	lds	r24, 0x01E1	; 0x8001e1 <motor_power>
    1166:	90 91 e2 01 	lds	r25, 0x01E2	; 0x8001e2 <motor_power+0x1>
    116a:	18 16       	cp	r1, r24
    116c:	19 06       	cpc	r1, r25
    116e:	44 f4       	brge	.+16     	; 0x1180 <motor_control_tick+0x556>
    1170:	10 92 e2 01 	sts	0x01E2, r1	; 0x8001e2 <motor_power+0x1>
    1174:	10 92 e1 01 	sts	0x01E1, r1	; 0x8001e1 <motor_power>
    1178:	80 e0       	ldi	r24, 0x00	; 0
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	0e 94 91 04 	call	0x922	; 0x922 <set_motor_power_raw>
    1180:	80 91 e1 01 	lds	r24, 0x01E1	; 0x8001e1 <motor_power>
    1184:	90 91 e2 01 	lds	r25, 0x01E2	; 0x8001e2 <motor_power+0x1>
    1188:	91 95       	neg	r25
    118a:	81 95       	neg	r24
    118c:	91 09       	sbc	r25, r1
    118e:	0e 94 91 04 	call	0x922	; 0x922 <set_motor_power_raw>
    1192:	03 c0       	rjmp	.+6      	; 0x119a <motor_control_tick+0x570>
    1194:	64 9b       	sbis	0x0c, 4	; 12
    1196:	a7 cd       	rjmp	.-1202   	; 0xce6 <motor_control_tick+0xbc>
    1198:	b4 cd       	rjmp	.-1176   	; 0xd02 <motor_control_tick+0xd8>
    119a:	0f 90       	pop	r0
    119c:	0f 90       	pop	r0
    119e:	0f 90       	pop	r0
    11a0:	0f 90       	pop	r0
    11a2:	df 91       	pop	r29
    11a4:	cf 91       	pop	r28
    11a6:	1f 91       	pop	r17
    11a8:	0f 91       	pop	r16
    11aa:	ff 90       	pop	r15
    11ac:	ef 90       	pop	r14
    11ae:	df 90       	pop	r13
    11b0:	cf 90       	pop	r12
    11b2:	bf 90       	pop	r11
    11b4:	af 90       	pop	r10
    11b6:	9f 90       	pop	r9
    11b8:	8f 90       	pop	r8
    11ba:	7f 90       	pop	r7
    11bc:	6f 90       	pop	r6
    11be:	5f 90       	pop	r5
    11c0:	4f 90       	pop	r4
    11c2:	08 95       	ret

000011c4 <set_motor_reverse>:

void set_motor_reverse(uint8_t r){
	reverse = r;
    11c4:	80 93 d4 01 	sts	0x01D4, r24	; 0x8001d4 <reverse>
    11c8:	08 95       	ret

000011ca <disable_mob_interrupt>:
	CANIDT2 = ((packetToSend->id & 7) << 5);
	CANIDT1 = ((packetToSend->id & 0x7F8) >> 3);
	CANCDMOB |= (1<<CONMOB0);
	enable_mob_interrupt(mob); //Enable MOb interrupt
	return 0;
}
    11ca:	88 30       	cpi	r24, 0x08	; 8
    11cc:	80 f4       	brcc	.+32     	; 0x11ee <disable_mob_interrupt+0x24>
    11ce:	ee ed       	ldi	r30, 0xDE	; 222
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	40 81       	ld	r20, Z
    11d4:	21 e0       	ldi	r18, 0x01	; 1
    11d6:	30 e0       	ldi	r19, 0x00	; 0
    11d8:	b9 01       	movw	r22, r18
    11da:	02 c0       	rjmp	.+4      	; 0x11e0 <disable_mob_interrupt+0x16>
    11dc:	66 0f       	add	r22, r22
    11de:	77 1f       	adc	r23, r23
    11e0:	8a 95       	dec	r24
    11e2:	e2 f7       	brpl	.-8      	; 0x11dc <disable_mob_interrupt+0x12>
    11e4:	cb 01       	movw	r24, r22
    11e6:	80 95       	com	r24
    11e8:	84 23       	and	r24, r20
    11ea:	80 83       	st	Z, r24
    11ec:	08 95       	ret
    11ee:	ef ed       	ldi	r30, 0xDF	; 223
    11f0:	f0 e0       	ldi	r31, 0x00	; 0
    11f2:	40 81       	ld	r20, Z
    11f4:	88 50       	subi	r24, 0x08	; 8
    11f6:	21 e0       	ldi	r18, 0x01	; 1
    11f8:	30 e0       	ldi	r19, 0x00	; 0
    11fa:	b9 01       	movw	r22, r18
    11fc:	02 c0       	rjmp	.+4      	; 0x1202 <disable_mob_interrupt+0x38>
    11fe:	66 0f       	add	r22, r22
    1200:	77 1f       	adc	r23, r23
    1202:	8a 95       	dec	r24
    1204:	e2 f7       	brpl	.-8      	; 0x11fe <disable_mob_interrupt+0x34>
    1206:	cb 01       	movw	r24, r22
    1208:	80 95       	com	r24
    120a:	84 23       	and	r24, r20
    120c:	80 83       	st	Z, r24
    120e:	08 95       	ret

00001210 <enable_mob_interrupt>:
    1210:	88 30       	cpi	r24, 0x08	; 8
    1212:	78 f4       	brcc	.+30     	; 0x1232 <enable_mob_interrupt+0x22>
    1214:	ee ed       	ldi	r30, 0xDE	; 222
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	40 81       	ld	r20, Z
    121a:	21 e0       	ldi	r18, 0x01	; 1
    121c:	30 e0       	ldi	r19, 0x00	; 0
    121e:	b9 01       	movw	r22, r18
    1220:	02 c0       	rjmp	.+4      	; 0x1226 <enable_mob_interrupt+0x16>
    1222:	66 0f       	add	r22, r22
    1224:	77 1f       	adc	r23, r23
    1226:	8a 95       	dec	r24
    1228:	e2 f7       	brpl	.-8      	; 0x1222 <enable_mob_interrupt+0x12>
    122a:	cb 01       	movw	r24, r22
    122c:	84 2b       	or	r24, r20
    122e:	80 83       	st	Z, r24
    1230:	08 95       	ret
    1232:	ef ed       	ldi	r30, 0xDF	; 223
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	40 81       	ld	r20, Z
    1238:	88 50       	subi	r24, 0x08	; 8
    123a:	21 e0       	ldi	r18, 0x01	; 1
    123c:	30 e0       	ldi	r19, 0x00	; 0
    123e:	b9 01       	movw	r22, r18
    1240:	02 c0       	rjmp	.+4      	; 0x1246 <enable_mob_interrupt+0x36>
    1242:	66 0f       	add	r22, r22
    1244:	77 1f       	adc	r23, r23
    1246:	8a 95       	dec	r24
    1248:	e2 f7       	brpl	.-8      	; 0x1242 <enable_mob_interrupt+0x32>
    124a:	cb 01       	movw	r24, r22
    124c:	84 2b       	or	r24, r20
    124e:	80 83       	st	Z, r24
    1250:	08 95       	ret

00001252 <__vector_18>:
    1252:	1f 92       	push	r1
    1254:	0f 92       	push	r0
    1256:	0f b6       	in	r0, 0x3f	; 63
    1258:	0f 92       	push	r0
    125a:	11 24       	eor	r1, r1
    125c:	2f 93       	push	r18
    125e:	3f 93       	push	r19
    1260:	4f 93       	push	r20
    1262:	5f 93       	push	r21
    1264:	6f 93       	push	r22
    1266:	7f 93       	push	r23
    1268:	8f 93       	push	r24
    126a:	9f 93       	push	r25
    126c:	af 93       	push	r26
    126e:	bf 93       	push	r27
    1270:	cf 93       	push	r28
    1272:	ef 93       	push	r30
    1274:	ff 93       	push	r31
    1276:	c0 91 ed 00 	lds	r28, 0x00ED	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f80ed>
    127a:	80 91 ec 00 	lds	r24, 0x00EC	; 0x8000ec <__TEXT_REGION_LENGTH__+0x7f80ec>
    127e:	80 7f       	andi	r24, 0xF0	; 240
    1280:	80 3f       	cpi	r24, 0xF0	; 240
    1282:	b1 f1       	breq	.+108    	; 0x12f0 <__vector_18+0x9e>
    1284:	80 91 ec 00 	lds	r24, 0x00EC	; 0x8000ec <__TEXT_REGION_LENGTH__+0x7f80ec>
    1288:	82 95       	swap	r24
    128a:	8f 70       	andi	r24, 0x0F	; 15
    128c:	90 e1       	ldi	r25, 0x10	; 16
    128e:	89 9f       	mul	r24, r25
    1290:	90 01       	movw	r18, r0
    1292:	11 24       	eor	r1, r1
    1294:	20 93 ed 00 	sts	0x00ED, r18	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f80ed>
    1298:	90 91 ee 00 	lds	r25, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f80ee>
    129c:	96 ff       	sbrs	r25, 6
    129e:	09 c0       	rjmp	.+18     	; 0x12b2 <__vector_18+0x60>
    12a0:	ee ee       	ldi	r30, 0xEE	; 238
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	90 81       	ld	r25, Z
    12a6:	10 82       	st	Z, r1
    12a8:	10 92 ef 00 	sts	0x00EF, r1	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7f80ef>
    12ac:	0e 94 08 09 	call	0x1210	; 0x1210 <enable_mob_interrupt>
    12b0:	23 c0       	rjmp	.+70     	; 0x12f8 <__vector_18+0xa6>
    12b2:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <msgs_av>
    12b6:	9f 5f       	subi	r25, 0xFF	; 255
    12b8:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <msgs_av>
    12bc:	e8 2f       	mov	r30, r24
    12be:	e6 95       	lsr	r30
    12c0:	e6 95       	lsr	r30
    12c2:	e6 95       	lsr	r30
    12c4:	f0 e0       	ldi	r31, 0x00	; 0
    12c6:	ef 5e       	subi	r30, 0xEF	; 239
    12c8:	fd 4f       	sbci	r31, 0xFD	; 253
    12ca:	90 81       	ld	r25, Z
    12cc:	48 2f       	mov	r20, r24
    12ce:	47 70       	andi	r20, 0x07	; 7
    12d0:	21 e0       	ldi	r18, 0x01	; 1
    12d2:	30 e0       	ldi	r19, 0x00	; 0
    12d4:	02 c0       	rjmp	.+4      	; 0x12da <__vector_18+0x88>
    12d6:	22 0f       	add	r18, r18
    12d8:	33 1f       	adc	r19, r19
    12da:	4a 95       	dec	r20
    12dc:	e2 f7       	brpl	.-8      	; 0x12d6 <__vector_18+0x84>
    12de:	29 2b       	or	r18, r25
    12e0:	20 83       	st	Z, r18
    12e2:	ee ee       	ldi	r30, 0xEE	; 238
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	90 81       	ld	r25, Z
    12e8:	10 82       	st	Z, r1
    12ea:	0e 94 e5 08 	call	0x11ca	; 0x11ca <disable_mob_interrupt>
    12ee:	04 c0       	rjmp	.+8      	; 0x12f8 <__vector_18+0xa6>
    12f0:	ea ed       	ldi	r30, 0xDA	; 218
    12f2:	f0 e0       	ldi	r31, 0x00	; 0
    12f4:	80 81       	ld	r24, Z
    12f6:	80 83       	st	Z, r24
    12f8:	c0 93 ed 00 	sts	0x00ED, r28	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f80ed>
    12fc:	ff 91       	pop	r31
    12fe:	ef 91       	pop	r30
    1300:	cf 91       	pop	r28
    1302:	bf 91       	pop	r27
    1304:	af 91       	pop	r26
    1306:	9f 91       	pop	r25
    1308:	8f 91       	pop	r24
    130a:	7f 91       	pop	r23
    130c:	6f 91       	pop	r22
    130e:	5f 91       	pop	r21
    1310:	4f 91       	pop	r20
    1312:	3f 91       	pop	r19
    1314:	2f 91       	pop	r18
    1316:	0f 90       	pop	r0
    1318:	0f be       	out	0x3f, r0	; 63
    131a:	0f 90       	pop	r0
    131c:	1f 90       	pop	r1
    131e:	18 95       	reti

00001320 <set_mob_rx_filter>:
    1320:	9c 01       	movw	r18, r24
    1322:	33 27       	eor	r19, r19
    1324:	22 95       	swap	r18
    1326:	32 95       	swap	r19
    1328:	30 7f       	andi	r19, 0xF0	; 240
    132a:	32 27       	eor	r19, r18
    132c:	20 7f       	andi	r18, 0xF0	; 240
    132e:	32 27       	eor	r19, r18
    1330:	20 93 ed 00 	sts	0x00ED, r18	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f80ed>
    1334:	9c 01       	movw	r18, r24
    1336:	21 50       	subi	r18, 0x01	; 1
    1338:	31 09       	sbc	r19, r1
    133a:	22 30       	cpi	r18, 0x02	; 2
    133c:	31 05       	cpc	r19, r1
    133e:	38 f4       	brcc	.+14     	; 0x134e <set_mob_rx_filter+0x2e>
    1340:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <devGrp>
    1344:	20 e4       	ldi	r18, 0x40	; 64
    1346:	82 9f       	mul	r24, r18
    1348:	c0 01       	movw	r24, r0
    134a:	11 24       	eor	r1, r1
    134c:	0f c0       	rjmp	.+30     	; 0x136c <set_mob_rx_filter+0x4c>
    134e:	03 97       	sbiw	r24, 0x03	; 3
    1350:	02 97       	sbiw	r24, 0x02	; 2
    1352:	50 f4       	brcc	.+20     	; 0x1368 <set_mob_rx_filter+0x48>
    1354:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <devGrp>
    1358:	20 e4       	ldi	r18, 0x40	; 64
    135a:	82 9f       	mul	r24, r18
    135c:	c0 01       	movw	r24, r0
    135e:	11 24       	eor	r1, r1
    1360:	20 91 10 02 	lds	r18, 0x0210	; 0x800210 <devSer>
    1364:	82 2b       	or	r24, r18
    1366:	02 c0       	rjmp	.+4      	; 0x136c <set_mob_rx_filter+0x4c>
    1368:	80 e0       	ldi	r24, 0x00	; 0
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	10 92 f4 00 	sts	0x00F4, r1	; 0x8000f4 <__TEXT_REGION_LENGTH__+0x7f80f4>
    1370:	10 92 f5 00 	sts	0x00F5, r1	; 0x8000f5 <__TEXT_REGION_LENGTH__+0x7f80f5>
    1374:	10 92 f0 00 	sts	0x00F0, r1	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7f80f0>
    1378:	10 92 f1 00 	sts	0x00F1, r1	; 0x8000f1 <__TEXT_REGION_LENGTH__+0x7f80f1>
    137c:	28 2f       	mov	r18, r24
    137e:	22 95       	swap	r18
    1380:	22 0f       	add	r18, r18
    1382:	20 7e       	andi	r18, 0xE0	; 224
    1384:	20 93 f2 00 	sts	0x00F2, r18	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7f80f2>
    1388:	88 7f       	andi	r24, 0xF8	; 248
    138a:	97 70       	andi	r25, 0x07	; 7
    138c:	96 95       	lsr	r25
    138e:	87 95       	ror	r24
    1390:	96 95       	lsr	r25
    1392:	87 95       	ror	r24
    1394:	96 95       	lsr	r25
    1396:	87 95       	ror	r24
    1398:	80 93 f3 00 	sts	0x00F3, r24	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7f80f3>
    139c:	80 ee       	ldi	r24, 0xE0	; 224
    139e:	80 93 f6 00 	sts	0x00F6, r24	; 0x8000f6 <__TEXT_REGION_LENGTH__+0x7f80f6>
    13a2:	8f e7       	ldi	r24, 0x7F	; 127
    13a4:	80 93 f7 00 	sts	0x00F7, r24	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7f80f7>
    13a8:	08 95       	ret

000013aa <init_CAN>:
    13aa:	df 92       	push	r13
    13ac:	ef 92       	push	r14
    13ae:	ff 92       	push	r15
    13b0:	0f 93       	push	r16
    13b2:	1f 93       	push	r17
    13b4:	cf 93       	push	r28
    13b6:	df 93       	push	r29
    13b8:	e8 ed       	ldi	r30, 0xD8	; 216
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	90 81       	ld	r25, Z
    13be:	91 60       	ori	r25, 0x01	; 1
    13c0:	90 83       	st	Z, r25
    13c2:	40 93 14 02 	sts	0x0214, r20	; 0x800214 <devGrp>
    13c6:	20 93 10 02 	sts	0x0210, r18	; 0x800210 <devSer>
    13ca:	2f ef       	ldi	r18, 0xFF	; 255
    13cc:	31 ee       	ldi	r19, 0xE1	; 225
    13ce:	94 e0       	ldi	r25, 0x04	; 4
    13d0:	21 50       	subi	r18, 0x01	; 1
    13d2:	30 40       	sbci	r19, 0x00	; 0
    13d4:	90 40       	sbci	r25, 0x00	; 0
    13d6:	e1 f7       	brne	.-8      	; 0x13d0 <init_CAN+0x26>
    13d8:	00 c0       	rjmp	.+0      	; 0x13da <init_CAN+0x30>
    13da:	00 00       	nop
    13dc:	80 93 e2 00 	sts	0x00E2, r24	; 0x8000e2 <__TEXT_REGION_LENGTH__+0x7f80e2>
    13e0:	70 93 e3 00 	sts	0x00E3, r23	; 0x8000e3 <__TEXT_REGION_LENGTH__+0x7f80e3>
    13e4:	60 93 e4 00 	sts	0x00E4, r22	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7f80e4>
    13e8:	80 eb       	ldi	r24, 0xB0	; 176
    13ea:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f80db>
    13ee:	8f ef       	ldi	r24, 0xFF	; 255
    13f0:	80 93 e5 00 	sts	0x00E5, r24	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7f80e5>
    13f4:	e1 e1       	ldi	r30, 0x11	; 17
    13f6:	f2 e0       	ldi	r31, 0x02	; 2
    13f8:	11 82       	std	Z+1, r1	; 0x01
    13fa:	10 82       	st	Z, r1
    13fc:	c0 e0       	ldi	r28, 0x00	; 0
    13fe:	d0 e0       	ldi	r29, 0x00	; 0
    1400:	0f ee       	ldi	r16, 0xEF	; 239
    1402:	10 e0       	ldi	r17, 0x00	; 0
    1404:	0f 2e       	mov	r0, r31
    1406:	fe ee       	ldi	r31, 0xEE	; 238
    1408:	ef 2e       	mov	r14, r31
    140a:	f1 2c       	mov	r15, r1
    140c:	f0 2d       	mov	r31, r0
    140e:	68 94       	set
    1410:	dd 24       	eor	r13, r13
    1412:	d7 f8       	bld	r13, 7
    1414:	c5 30       	cpi	r28, 0x05	; 5
    1416:	60 f4       	brcc	.+24     	; 0x1430 <init_CAN+0x86>
    1418:	f7 01       	movw	r30, r14
    141a:	80 81       	ld	r24, Z
    141c:	10 82       	st	Z, r1
    141e:	ce 01       	movw	r24, r28
    1420:	0e 94 90 09 	call	0x1320	; 0x1320 <set_mob_rx_filter>
    1424:	f8 01       	movw	r30, r16
    1426:	d0 82       	st	Z, r13
    1428:	8c 2f       	mov	r24, r28
    142a:	0e 94 08 09 	call	0x1210	; 0x1210 <enable_mob_interrupt>
    142e:	02 c0       	rjmp	.+4      	; 0x1434 <init_CAN+0x8a>
    1430:	f8 01       	movw	r30, r16
    1432:	10 82       	st	Z, r1
    1434:	21 96       	adiw	r28, 0x01	; 1
    1436:	cf 30       	cpi	r28, 0x0F	; 15
    1438:	d1 05       	cpc	r29, r1
    143a:	61 f7       	brne	.-40     	; 0x1414 <init_CAN+0x6a>
    143c:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <msgs_av>
    1440:	82 e0       	ldi	r24, 0x02	; 2
    1442:	80 93 d8 00 	sts	0x00D8, r24	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7f80d8>
    1446:	df 91       	pop	r29
    1448:	cf 91       	pop	r28
    144a:	1f 91       	pop	r17
    144c:	0f 91       	pop	r16
    144e:	ff 90       	pop	r15
    1450:	ef 90       	pop	r14
    1452:	df 90       	pop	r13
    1454:	08 95       	ret

00001456 <InitCAN>:
    1456:	9b 01       	movw	r18, r22
    1458:	ac 01       	movw	r20, r24
    145a:	63 e1       	ldi	r22, 0x13	; 19
    145c:	74 e0       	ldi	r23, 0x04	; 4
    145e:	8e e1       	ldi	r24, 0x1E	; 30
    1460:	90 e0       	ldi	r25, 0x00	; 0
    1462:	0e 94 d5 09 	call	0x13aa	; 0x13aa <init_CAN>
    1466:	08 95       	ret

00001468 <PollAndReceiveCANPacket>:

int PollAndReceiveCANPacket(CANPacket *receivedPacket)
{
    1468:	1f 93       	push	r17
    146a:	cf 93       	push	r28
    146c:	df 93       	push	r29
	if(receivedPacket == NULL){
    146e:	00 97       	sbiw	r24, 0x00	; 0
    1470:	09 f4       	brne	.+2      	; 0x1474 <PollAndReceiveCANPacket+0xc>
    1472:	83 c0       	rjmp	.+262    	; 0x157a <PollAndReceiveCANPacket+0x112>
	CANGCON = (1 << ENASTB);
}

/*Returns the number of CAN messages waiting*/
uint8_t inline CAN_msg_available(){
	return msgs_av;
    1474:	20 91 13 02 	lds	r18, 0x0213	; 0x800213 <msgs_av>
	if(receivedPacket == NULL){
		return 0x02;
	}

	uint8_t i, mob;
	if(!CAN_msg_available()){
    1478:	22 23       	and	r18, r18
    147a:	09 f4       	brne	.+2      	; 0x147e <PollAndReceiveCANPacket+0x16>
    147c:	81 c0       	rjmp	.+258    	; 0x1580 <PollAndReceiveCANPacket+0x118>

uint8_t devGrp, devSer;

/*Selects the MOB to operate on*/
void inline select_mob(uint8_t mob){
	CANPAGE = ((mob & 0x0F) << 4);
    147e:	10 92 ed 00 	sts	0x00ED, r1	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f80ed>
	}
	/*Find a MOb with a message*/
	for(i = 0;i < 16;i++){
		if(i == 15) return 0x01;
		select_mob(i);
		if(rxed_mobs[!!(i & 8)] & (1 << (i & 7))){
    1482:	20 91 11 02 	lds	r18, 0x0211	; 0x800211 <rxed_mobs>
    1486:	20 fd       	sbrc	r18, 0
    1488:	25 c0       	rjmp	.+74     	; 0x14d4 <PollAndReceiveCANPacket+0x6c>
    148a:	21 e0       	ldi	r18, 0x01	; 1
    148c:	30 e0       	ldi	r19, 0x00	; 0

uint8_t devGrp, devSer;

/*Selects the MOB to operate on*/
void inline select_mob(uint8_t mob){
	CANPAGE = ((mob & 0x0F) << 4);
    148e:	ad ee       	ldi	r26, 0xED	; 237
    1490:	b0 e0       	ldi	r27, 0x00	; 0
    1492:	12 2f       	mov	r17, r18
    1494:	a9 01       	movw	r20, r18
    1496:	42 95       	swap	r20
    1498:	52 95       	swap	r21
    149a:	50 7f       	andi	r21, 0xF0	; 240
    149c:	54 27       	eor	r21, r20
    149e:	40 7f       	andi	r20, 0xF0	; 240
    14a0:	54 27       	eor	r21, r20
    14a2:	4c 93       	st	X, r20
	}
	/*Find a MOb with a message*/
	for(i = 0;i < 16;i++){
		if(i == 15) return 0x01;
		select_mob(i);
		if(rxed_mobs[!!(i & 8)] & (1 << (i & 7))){
    14a4:	23 fb       	bst	r18, 3
    14a6:	66 27       	eor	r22, r22
    14a8:	60 f9       	bld	r22, 0
    14aa:	70 e0       	ldi	r23, 0x00	; 0
    14ac:	fb 01       	movw	r30, r22
    14ae:	ef 5e       	subi	r30, 0xEF	; 239
    14b0:	fd 4f       	sbci	r31, 0xFD	; 253
    14b2:	40 81       	ld	r20, Z
    14b4:	50 e0       	ldi	r21, 0x00	; 0
    14b6:	e2 2f       	mov	r30, r18
    14b8:	e7 70       	andi	r30, 0x07	; 7
    14ba:	02 c0       	rjmp	.+4      	; 0x14c0 <PollAndReceiveCANPacket+0x58>
    14bc:	55 95       	asr	r21
    14be:	47 95       	ror	r20
    14c0:	ea 95       	dec	r30
    14c2:	e2 f7       	brpl	.-8      	; 0x14bc <PollAndReceiveCANPacket+0x54>
    14c4:	40 fd       	sbrc	r20, 0
    14c6:	07 c0       	rjmp	.+14     	; 0x14d6 <PollAndReceiveCANPacket+0x6e>
    14c8:	2f 5f       	subi	r18, 0xFF	; 255
    14ca:	3f 4f       	sbci	r19, 0xFF	; 255
	if(!CAN_msg_available()){
		return 0x01;
	}
	/*Find a MOb with a message*/
	for(i = 0;i < 16;i++){
		if(i == 15) return 0x01;
    14cc:	2f 30       	cpi	r18, 0x0F	; 15
    14ce:	31 05       	cpc	r19, r1
    14d0:	01 f7       	brne	.-64     	; 0x1492 <PollAndReceiveCANPacket+0x2a>
    14d2:	59 c0       	rjmp	.+178    	; 0x1586 <PollAndReceiveCANPacket+0x11e>
		select_mob(i);
		if(rxed_mobs[!!(i & 8)] & (1 << (i & 7))){
    14d4:	10 e0       	ldi	r17, 0x00	; 0
			break;
		}
	}
	mob = i;
	receivedPacket->dlc = CANCDMOB & 0x0F; //Length in the lower 8 bits
    14d6:	20 91 ef 00 	lds	r18, 0x00EF	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7f80ef>
    14da:	2f 70       	andi	r18, 0x0F	; 15
    14dc:	fc 01       	movw	r30, r24
    14de:	22 83       	std	Z+2, r18	; 0x02
	receivedPacket->id = (CANIDT2 >> 5) | ((uint16_t)CANIDT1 << 3);
    14e0:	30 91 f2 00 	lds	r19, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7f80f2>
    14e4:	40 91 f3 00 	lds	r20, 0x00F3	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7f80f3>
    14e8:	32 95       	swap	r19
    14ea:	36 95       	lsr	r19
    14ec:	37 70       	andi	r19, 0x07	; 7
    14ee:	50 e0       	ldi	r21, 0x00	; 0
    14f0:	44 0f       	add	r20, r20
    14f2:	55 1f       	adc	r21, r21
    14f4:	44 0f       	add	r20, r20
    14f6:	55 1f       	adc	r21, r21
    14f8:	44 0f       	add	r20, r20
    14fa:	55 1f       	adc	r21, r21
    14fc:	43 2b       	or	r20, r19
    14fe:	51 83       	std	Z+1, r21	; 0x01
    1500:	40 83       	st	Z, r20
	for(i = 0;i < receivedPacket->dlc && i < 8;i++){
    1502:	22 23       	and	r18, r18
    1504:	91 f0       	breq	.+36     	; 0x152a <PollAndReceiveCANPacket+0xc2>
    1506:	33 96       	adiw	r30, 0x03	; 3
    1508:	21 50       	subi	r18, 0x01	; 1
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	2c 5f       	subi	r18, 0xFC	; 252
    150e:	3f 4f       	sbci	r19, 0xFF	; 255
    1510:	28 0f       	add	r18, r24
    1512:	39 1f       	adc	r19, r25
    1514:	0b 96       	adiw	r24, 0x0b	; 11
		receivedPacket->data[i] = CANMSG; //Get the data from the MOb and copy it into the buffer
    1516:	aa ef       	ldi	r26, 0xFA	; 250
    1518:	b0 e0       	ldi	r27, 0x00	; 0
    151a:	4c 91       	ld	r20, X
    151c:	41 93       	st	Z+, r20
		}
	}
	mob = i;
	receivedPacket->dlc = CANCDMOB & 0x0F; //Length in the lower 8 bits
	receivedPacket->id = (CANIDT2 >> 5) | ((uint16_t)CANIDT1 << 3);
	for(i = 0;i < receivedPacket->dlc && i < 8;i++){
    151e:	e2 17       	cp	r30, r18
    1520:	f3 07       	cpc	r31, r19
    1522:	19 f0       	breq	.+6      	; 0x152a <PollAndReceiveCANPacket+0xc2>
    1524:	8e 17       	cp	r24, r30
    1526:	9f 07       	cpc	r25, r31
    1528:	c1 f7       	brne	.-16     	; 0x151a <PollAndReceiveCANPacket+0xb2>
		receivedPacket->data[i] = CANMSG; //Get the data from the MOb and copy it into the buffer
	}
	//Atomically decrement the number of messages available
	cli();
    152a:	f8 94       	cli
	msgs_av--;
    152c:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <msgs_av>
    1530:	81 50       	subi	r24, 0x01	; 1
    1532:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <msgs_av>
	sei();
    1536:	78 94       	sei
	/*Reset the MOb*/
	set_mob_rx_filter(mob);
    1538:	81 2f       	mov	r24, r17
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	0e 94 90 09 	call	0x1320	; 0x1320 <set_mob_rx_filter>
	enable_mob_interrupt(mob);
    1540:	81 2f       	mov	r24, r17
    1542:	0e 94 08 09 	call	0x1210	; 0x1210 <enable_mob_interrupt>
	rxed_mobs[!!(mob & 8)] &= ~(1 << (mob & 7)); //Mark that the message has been taken
    1546:	13 fb       	bst	r17, 3
    1548:	ff 27       	eor	r31, r31
    154a:	f0 f9       	bld	r31, 0
    154c:	cf 2f       	mov	r28, r31
    154e:	80 e0       	ldi	r24, 0x00	; 0
    1550:	d8 2f       	mov	r29, r24
    1552:	cf 5e       	subi	r28, 0xEF	; 239
    1554:	dd 4f       	sbci	r29, 0xFD	; 253
    1556:	28 81       	ld	r18, Y
    1558:	17 70       	andi	r17, 0x07	; 7
    155a:	81 e0       	ldi	r24, 0x01	; 1
    155c:	90 e0       	ldi	r25, 0x00	; 0
    155e:	02 c0       	rjmp	.+4      	; 0x1564 <PollAndReceiveCANPacket+0xfc>
    1560:	88 0f       	add	r24, r24
    1562:	99 1f       	adc	r25, r25
    1564:	1a 95       	dec	r17
    1566:	e2 f7       	brpl	.-8      	; 0x1560 <PollAndReceiveCANPacket+0xf8>
    1568:	80 95       	com	r24
    156a:	82 23       	and	r24, r18
    156c:	88 83       	st	Y, r24
	CANCDMOB = (1<<CONMOB1); //Re-enable recieve
    156e:	80 e8       	ldi	r24, 0x80	; 128
    1570:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7f80ef>
	return 0;
    1574:	80 e0       	ldi	r24, 0x00	; 0
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	08 c0       	rjmp	.+16     	; 0x158a <PollAndReceiveCANPacket+0x122>
}

int PollAndReceiveCANPacket(CANPacket *receivedPacket)
{
	if(receivedPacket == NULL){
		return 0x02;
    157a:	82 e0       	ldi	r24, 0x02	; 2
    157c:	90 e0       	ldi	r25, 0x00	; 0
    157e:	05 c0       	rjmp	.+10     	; 0x158a <PollAndReceiveCANPacket+0x122>
	}

	uint8_t i, mob;
	if(!CAN_msg_available()){
		return 0x01;
    1580:	81 e0       	ldi	r24, 0x01	; 1
    1582:	90 e0       	ldi	r25, 0x00	; 0
    1584:	02 c0       	rjmp	.+4      	; 0x158a <PollAndReceiveCANPacket+0x122>
	}
	/*Find a MOb with a message*/
	for(i = 0;i < 16;i++){
		if(i == 15) return 0x01;
    1586:	81 e0       	ldi	r24, 0x01	; 1
    1588:	90 e0       	ldi	r25, 0x00	; 0
	enable_mob_interrupt(mob);
	rxed_mobs[!!(mob & 8)] &= ~(1 << (mob & 7)); //Mark that the message has been taken
	CANCDMOB = (1<<CONMOB1); //Re-enable recieve
	return 0;
    
}
    158a:	df 91       	pop	r29
    158c:	cf 91       	pop	r28
    158e:	1f 91       	pop	r17
    1590:	08 95       	ret

00001592 <getLocalDeviceSerial>:

uint8_t getLocalDeviceSerial()
{
    /*Return the DIP switch value*/
    return get_dip_switch();
    1592:	0e 94 5d 03 	call	0x6ba	; 0x6ba <get_dip_switch>
}
    1596:	08 95       	ret

00001598 <write_PWM>:
  uint8_t pin: The pin to set the PWM on (PE3, PE4, PE5)
  uint16_t pwm: 10-bit PWM value
*/
//void write_PWM(uint8_t port, uint8_t pin, uint16_t pwm){
void write_PWM(uint8_t pin, uint16_t pwm){
	pwm &= 1023;
    1598:	73 70       	andi	r23, 0x03	; 3
	switch(pin){
    159a:	84 30       	cpi	r24, 0x04	; 4
    159c:	71 f0       	breq	.+28     	; 0x15ba <write_PWM+0x22>
    159e:	85 30       	cpi	r24, 0x05	; 5
    15a0:	b1 f0       	breq	.+44     	; 0x15ce <write_PWM+0x36>
    15a2:	83 30       	cpi	r24, 0x03	; 3
    15a4:	e9 f4       	brne	.+58     	; 0x15e0 <write_PWM+0x48>
		case PE3:
			TCCR3A |= (1 << COM3A1);
    15a6:	e0 e9       	ldi	r30, 0x90	; 144
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	80 81       	ld	r24, Z
    15ac:	80 68       	ori	r24, 0x80	; 128
    15ae:	80 83       	st	Z, r24
			OCR3A = pwm;
    15b0:	70 93 99 00 	sts	0x0099, r23	; 0x800099 <__TEXT_REGION_LENGTH__+0x7f8099>
    15b4:	60 93 98 00 	sts	0x0098, r22	; 0x800098 <__TEXT_REGION_LENGTH__+0x7f8098>
			break;
    15b8:	08 95       	ret
		case PE4:
			TCCR3A |= (1 << COM3B1);
    15ba:	e0 e9       	ldi	r30, 0x90	; 144
    15bc:	f0 e0       	ldi	r31, 0x00	; 0
    15be:	80 81       	ld	r24, Z
    15c0:	80 62       	ori	r24, 0x20	; 32
    15c2:	80 83       	st	Z, r24
			OCR3B = pwm;
    15c4:	70 93 9b 00 	sts	0x009B, r23	; 0x80009b <__TEXT_REGION_LENGTH__+0x7f809b>
    15c8:	60 93 9a 00 	sts	0x009A, r22	; 0x80009a <__TEXT_REGION_LENGTH__+0x7f809a>
			break;
    15cc:	08 95       	ret
		case PE5:
			TCCR3A |= (1 << COM3C1);
    15ce:	e0 e9       	ldi	r30, 0x90	; 144
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	80 81       	ld	r24, Z
    15d4:	88 60       	ori	r24, 0x08	; 8
    15d6:	80 83       	st	Z, r24
			OCR3C = pwm;
    15d8:	70 93 9d 00 	sts	0x009D, r23	; 0x80009d <__TEXT_REGION_LENGTH__+0x7f809d>
    15dc:	60 93 9c 00 	sts	0x009C, r22	; 0x80009c <__TEXT_REGION_LENGTH__+0x7f809c>
    15e0:	08 95       	ret

000015e2 <init_servo>:
#include <config.h>
#include <servo.h>

#ifdef REV_2
void init_servo(){
	DDRB |= 1<<6;
    15e2:	26 9a       	sbi	0x04, 6	; 4
	TCCR1A |= (1 << COM1B1);
    15e4:	e0 e8       	ldi	r30, 0x80	; 128
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	80 62       	ori	r24, 0x20	; 32
    15ec:	80 83       	st	Z, r24
//	TCCR1A &= ~(1 << COM1B0);
	OCR1B = 375;
    15ee:	87 e7       	ldi	r24, 0x77	; 119
    15f0:	91 e0       	ldi	r25, 0x01	; 1
    15f2:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
    15f6:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
    15fa:	08 95       	ret

000015fc <set_servo_position>:
}

void set_servo_position(int degrees){
    15fc:	84 3b       	cpi	r24, 0xB4	; 180
    15fe:	91 05       	cpc	r25, r1
    1600:	14 f0       	brlt	.+4      	; 0x1606 <set_servo_position+0xa>
    1602:	83 eb       	ldi	r24, 0xB3	; 179
    1604:	90 e0       	ldi	r25, 0x00	; 0
	if(degrees > 179) degrees = 179;
	if(degrees < 1) degrees = 1;
    1606:	18 16       	cp	r1, r24
    1608:	19 06       	cpc	r1, r25
    160a:	14 f0       	brlt	.+4      	; 0x1610 <set_servo_position+0x14>
    160c:	81 e0       	ldi	r24, 0x01	; 1
    160e:	90 e0       	ldi	r25, 0x00	; 0
	OCR1B = 250 + degrees + degrees / 3;
    1610:	9c 01       	movw	r18, r24
    1612:	26 50       	subi	r18, 0x06	; 6
    1614:	3f 4f       	sbci	r19, 0xFF	; 255
    1616:	63 e0       	ldi	r22, 0x03	; 3
    1618:	70 e0       	ldi	r23, 0x00	; 0
    161a:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <__divmodhi4>
    161e:	62 0f       	add	r22, r18
    1620:	73 1f       	adc	r23, r19
    1622:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
    1626:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
    162a:	08 95       	ret

0000162c <__vector_15>:
	#ifdef REV_2
	return (TOF_Cnt * 20000) + (timer_ticks << 2);
	#else
	return (TOF_Cnt * 40000) + (timer_ticks << 2);
	#endif
}
    162c:	1f 92       	push	r1
    162e:	0f 92       	push	r0
    1630:	0f b6       	in	r0, 0x3f	; 63
    1632:	0f 92       	push	r0
    1634:	11 24       	eor	r1, r1
    1636:	2f 93       	push	r18
    1638:	3f 93       	push	r19
    163a:	4f 93       	push	r20
    163c:	5f 93       	push	r21
    163e:	6f 93       	push	r22
    1640:	7f 93       	push	r23
    1642:	8f 93       	push	r24
    1644:	9f 93       	push	r25
    1646:	af 93       	push	r26
    1648:	bf 93       	push	r27
    164a:	ef 93       	push	r30
    164c:	ff 93       	push	r31
    164e:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <TOF_Cnt>
    1652:	90 91 17 02 	lds	r25, 0x0217	; 0x800217 <TOF_Cnt+0x1>
    1656:	a0 91 18 02 	lds	r26, 0x0218	; 0x800218 <TOF_Cnt+0x2>
    165a:	b0 91 19 02 	lds	r27, 0x0219	; 0x800219 <TOF_Cnt+0x3>
    165e:	01 96       	adiw	r24, 0x01	; 1
    1660:	a1 1d       	adc	r26, r1
    1662:	b1 1d       	adc	r27, r1
    1664:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <TOF_Cnt>
    1668:	90 93 17 02 	sts	0x0217, r25	; 0x800217 <TOF_Cnt+0x1>
    166c:	a0 93 18 02 	sts	0x0218, r26	; 0x800218 <TOF_Cnt+0x2>
    1670:	b0 93 19 02 	sts	0x0219, r27	; 0x800219 <TOF_Cnt+0x3>
    1674:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <TOF_Cnt>
    1678:	90 91 17 02 	lds	r25, 0x0217	; 0x800217 <TOF_Cnt+0x1>
    167c:	a0 91 18 02 	lds	r26, 0x0218	; 0x800218 <TOF_Cnt+0x2>
    1680:	b0 91 19 02 	lds	r27, 0x0219	; 0x800219 <TOF_Cnt+0x3>
    1684:	87 70       	andi	r24, 0x07	; 7
    1686:	99 27       	eor	r25, r25
    1688:	aa 27       	eor	r26, r26
    168a:	bb 27       	eor	r27, r27
    168c:	89 2b       	or	r24, r25
    168e:	8a 2b       	or	r24, r26
    1690:	8b 2b       	or	r24, r27
    1692:	51 f4       	brne	.+20     	; 0x16a8 <__vector_15+0x7c>
    1694:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <TOF_Cnt>
    1698:	90 91 17 02 	lds	r25, 0x0217	; 0x800217 <TOF_Cnt+0x1>
    169c:	a0 91 18 02 	lds	r26, 0x0218	; 0x800218 <TOF_Cnt+0x2>
    16a0:	b0 91 19 02 	lds	r27, 0x0219	; 0x800219 <TOF_Cnt+0x3>
    16a4:	0e 94 28 0e 	call	0x1c50	; 0x1c50 <update_LEDS>
    16a8:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <TOF_Cnt>
    16ac:	90 91 17 02 	lds	r25, 0x0217	; 0x800217 <TOF_Cnt+0x1>
    16b0:	a0 91 18 02 	lds	r26, 0x0218	; 0x800218 <TOF_Cnt+0x2>
    16b4:	b0 91 19 02 	lds	r27, 0x0219	; 0x800219 <TOF_Cnt+0x3>
    16b8:	80 fd       	sbrc	r24, 0
    16ba:	03 c0       	rjmp	.+6      	; 0x16c2 <__vector_15+0x96>
    16bc:	81 e0       	ldi	r24, 0x01	; 1
    16be:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <PID_due>
    16c2:	ff 91       	pop	r31
    16c4:	ef 91       	pop	r30
    16c6:	bf 91       	pop	r27
    16c8:	af 91       	pop	r26
    16ca:	9f 91       	pop	r25
    16cc:	8f 91       	pop	r24
    16ce:	7f 91       	pop	r23
    16d0:	6f 91       	pop	r22
    16d2:	5f 91       	pop	r21
    16d4:	4f 91       	pop	r20
    16d6:	3f 91       	pop	r19
    16d8:	2f 91       	pop	r18
    16da:	0f 90       	pop	r0
    16dc:	0f be       	out	0x3f, r0	; 63
    16de:	0f 90       	pop	r0
    16e0:	1f 90       	pop	r1
    16e2:	18 95       	reti

000016e4 <setup_timers>:
    16e4:	83 e4       	ldi	r24, 0x43	; 67
    16e6:	84 bd       	out	0x24, r24	; 36
    16e8:	81 e0       	ldi	r24, 0x01	; 1
    16ea:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
    16ee:	9b e1       	ldi	r25, 0x1B	; 27
    16f0:	90 93 81 00 	sts	0x0081, r25	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    16f4:	93 e0       	ldi	r25, 0x03	; 3
    16f6:	90 93 80 00 	sts	0x0080, r25	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    16fa:	28 e8       	ldi	r18, 0x88	; 136
    16fc:	33 e1       	ldi	r19, 0x13	; 19
    16fe:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    1702:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
    1706:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
    170a:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
    170e:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1712:	90 93 90 00 	sts	0x0090, r25	; 0x800090 <__TEXT_REGION_LENGTH__+0x7f8090>
    1716:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x7f8091>
    171a:	10 92 16 02 	sts	0x0216, r1	; 0x800216 <TOF_Cnt>
    171e:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <TOF_Cnt+0x1>
    1722:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <TOF_Cnt+0x2>
    1726:	10 92 19 02 	sts	0x0219, r1	; 0x800219 <TOF_Cnt+0x3>
    172a:	08 95       	ret

0000172c <get_mS>:
    172c:	cf 92       	push	r12
    172e:	df 92       	push	r13
    1730:	ef 92       	push	r14
    1732:	ff 92       	push	r15
    1734:	20 91 84 00 	lds	r18, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
    1738:	30 91 85 00 	lds	r19, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
    173c:	c0 90 16 02 	lds	r12, 0x0216	; 0x800216 <TOF_Cnt>
    1740:	d0 90 17 02 	lds	r13, 0x0217	; 0x800217 <TOF_Cnt+0x1>
    1744:	e0 90 18 02 	lds	r14, 0x0218	; 0x800218 <TOF_Cnt+0x2>
    1748:	f0 90 19 02 	lds	r15, 0x0219	; 0x800219 <TOF_Cnt+0x3>
    174c:	cc 0c       	add	r12, r12
    174e:	dd 1c       	adc	r13, r13
    1750:	ee 1c       	adc	r14, r14
    1752:	ff 1c       	adc	r15, r15
    1754:	cc 0c       	add	r12, r12
    1756:	dd 1c       	adc	r13, r13
    1758:	ee 1c       	adc	r14, r14
    175a:	ff 1c       	adc	r15, r15
    175c:	d7 01       	movw	r26, r14
    175e:	c6 01       	movw	r24, r12
    1760:	88 0f       	add	r24, r24
    1762:	99 1f       	adc	r25, r25
    1764:	aa 1f       	adc	r26, r26
    1766:	bb 1f       	adc	r27, r27
    1768:	88 0f       	add	r24, r24
    176a:	99 1f       	adc	r25, r25
    176c:	aa 1f       	adc	r26, r26
    176e:	bb 1f       	adc	r27, r27
    1770:	c8 0e       	add	r12, r24
    1772:	d9 1e       	adc	r13, r25
    1774:	ea 1e       	adc	r14, r26
    1776:	fb 1e       	adc	r15, r27
    1778:	36 95       	lsr	r19
    177a:	27 95       	ror	r18
    177c:	a3 e1       	ldi	r26, 0x13	; 19
    177e:	b3 e8       	ldi	r27, 0x83	; 131
    1780:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <__umulhisi3>
    1784:	00 24       	eor	r0, r0
    1786:	88 0f       	add	r24, r24
    1788:	99 1f       	adc	r25, r25
    178a:	00 1c       	adc	r0, r0
    178c:	88 0f       	add	r24, r24
    178e:	99 1f       	adc	r25, r25
    1790:	00 1c       	adc	r0, r0
    1792:	89 2f       	mov	r24, r25
    1794:	90 2d       	mov	r25, r0
    1796:	a7 01       	movw	r20, r14
    1798:	96 01       	movw	r18, r12
    179a:	28 0f       	add	r18, r24
    179c:	39 1f       	adc	r19, r25
    179e:	41 1d       	adc	r20, r1
    17a0:	51 1d       	adc	r21, r1
    17a2:	ca 01       	movw	r24, r20
    17a4:	b9 01       	movw	r22, r18
    17a6:	ff 90       	pop	r15
    17a8:	ef 90       	pop	r14
    17aa:	df 90       	pop	r13
    17ac:	cf 90       	pop	r12
    17ae:	08 95       	ret

000017b0 <delay_mS>:

/*delay for the specified number of milliseconds*/
void delay_mS(uint16_t mS){
    17b0:	8f 92       	push	r8
    17b2:	9f 92       	push	r9
    17b4:	af 92       	push	r10
    17b6:	bf 92       	push	r11
    17b8:	cf 92       	push	r12
    17ba:	df 92       	push	r13
    17bc:	ef 92       	push	r14
    17be:	ff 92       	push	r15
    17c0:	6c 01       	movw	r12, r24
	uint32_t start = get_mS();
    17c2:	0e 94 96 0b 	call	0x172c	; 0x172c <get_mS>
    17c6:	4b 01       	movw	r8, r22
    17c8:	5c 01       	movw	r10, r24
	while(get_mS() - start < mS);
    17ca:	e1 2c       	mov	r14, r1
    17cc:	f1 2c       	mov	r15, r1
    17ce:	0e 94 96 0b 	call	0x172c	; 0x172c <get_mS>
    17d2:	dc 01       	movw	r26, r24
    17d4:	cb 01       	movw	r24, r22
    17d6:	88 19       	sub	r24, r8
    17d8:	99 09       	sbc	r25, r9
    17da:	aa 09       	sbc	r26, r10
    17dc:	bb 09       	sbc	r27, r11
    17de:	8c 15       	cp	r24, r12
    17e0:	9d 05       	cpc	r25, r13
    17e2:	ae 05       	cpc	r26, r14
    17e4:	bf 05       	cpc	r27, r15
    17e6:	98 f3       	brcs	.-26     	; 0x17ce <delay_mS+0x1e>
    17e8:	ff 90       	pop	r15
    17ea:	ef 90       	pop	r14
    17ec:	df 90       	pop	r13
    17ee:	cf 90       	pop	r12
    17f0:	bf 90       	pop	r11
    17f2:	af 90       	pop	r10
    17f4:	9f 90       	pop	r9
    17f6:	8f 90       	pop	r8
    17f8:	08 95       	ret

000017fa <__vector_32>:
}

/*Returns the number of bytes waiting in the USART receive buffer*/
int usart_available(){
	return rxbp;
}
    17fa:	1f 92       	push	r1
    17fc:	0f 92       	push	r0
    17fe:	0f b6       	in	r0, 0x3f	; 63
    1800:	0f 92       	push	r0
    1802:	11 24       	eor	r1, r1
    1804:	8f 93       	push	r24
    1806:	ef 93       	push	r30
    1808:	ff 93       	push	r31
    180a:	80 91 2b 02 	lds	r24, 0x022B	; 0x80022b <rxbp>
    180e:	81 31       	cpi	r24, 0x11	; 17
    1810:	20 f0       	brcs	.+8      	; 0x181a <__vector_32+0x20>
    1812:	80 e1       	ldi	r24, 0x10	; 16
    1814:	80 93 2b 02 	sts	0x022B, r24	; 0x80022b <rxbp>
    1818:	0c c0       	rjmp	.+24     	; 0x1832 <__vector_32+0x38>
    181a:	e0 91 2b 02 	lds	r30, 0x022B	; 0x80022b <rxbp>
    181e:	81 e0       	ldi	r24, 0x01	; 1
    1820:	8e 0f       	add	r24, r30
    1822:	80 93 2b 02 	sts	0x022B, r24	; 0x80022b <rxbp>
    1826:	f0 e0       	ldi	r31, 0x00	; 0
    1828:	80 91 ce 00 	lds	r24, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7f80ce>
    182c:	e4 5d       	subi	r30, 0xD4	; 212
    182e:	fd 4f       	sbci	r31, 0xFD	; 253
    1830:	80 83       	st	Z, r24
    1832:	ff 91       	pop	r31
    1834:	ef 91       	pop	r30
    1836:	8f 91       	pop	r24
    1838:	0f 90       	pop	r0
    183a:	0f be       	out	0x3f, r0	; 63
    183c:	0f 90       	pop	r0
    183e:	1f 90       	pop	r1
    1840:	18 95       	reti

00001842 <__vector_33>:
    1842:	1f 92       	push	r1
    1844:	0f 92       	push	r0
    1846:	0f b6       	in	r0, 0x3f	; 63
    1848:	0f 92       	push	r0
    184a:	11 24       	eor	r1, r1
    184c:	8f 93       	push	r24
    184e:	9f 93       	push	r25
    1850:	ef 93       	push	r30
    1852:	ff 93       	push	r31
    1854:	e0 91 3c 02 	lds	r30, 0x023C	; 0x80023c <txbp>
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	8e 0f       	add	r24, r30
    185c:	80 93 3c 02 	sts	0x023C, r24	; 0x80023c <txbp>
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	e6 5e       	subi	r30, 0xE6	; 230
    1864:	fd 4f       	sbci	r31, 0xFD	; 253
    1866:	80 81       	ld	r24, Z
    1868:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7f80ce>
    186c:	90 91 3c 02 	lds	r25, 0x023C	; 0x80023c <txbp>
    1870:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <txend>
    1874:	98 17       	cp	r25, r24
    1876:	20 f4       	brcc	.+8      	; 0x1880 <__vector_33+0x3e>
    1878:	80 91 3c 02 	lds	r24, 0x023C	; 0x80023c <txbp>
    187c:	81 31       	cpi	r24, 0x11	; 17
    187e:	48 f0       	brcs	.+18     	; 0x1892 <__vector_33+0x50>
    1880:	e9 ec       	ldi	r30, 0xC9	; 201
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	8f 7d       	andi	r24, 0xDF	; 223
    1888:	80 83       	st	Z, r24
    188a:	10 92 2a 02 	sts	0x022A, r1	; 0x80022a <txend>
    188e:	10 92 3c 02 	sts	0x023C, r1	; 0x80023c <txbp>
    1892:	ff 91       	pop	r31
    1894:	ef 91       	pop	r30
    1896:	9f 91       	pop	r25
    1898:	8f 91       	pop	r24
    189a:	0f 90       	pop	r0
    189c:	0f be       	out	0x3f, r0	; 63
    189e:	0f 90       	pop	r0
    18a0:	1f 90       	pop	r1
    18a2:	18 95       	reti

000018a4 <usart_write>:
    18a4:	af 92       	push	r10
    18a6:	bf 92       	push	r11
    18a8:	cf 92       	push	r12
    18aa:	df 92       	push	r13
    18ac:	ef 92       	push	r14
    18ae:	ff 92       	push	r15
    18b0:	1f 93       	push	r17
    18b2:	cf 93       	push	r28
    18b4:	df 93       	push	r29
    18b6:	1f 92       	push	r1
    18b8:	cd b7       	in	r28, 0x3d	; 61
    18ba:	de b7       	in	r29, 0x3e	; 62
    18bc:	5c 01       	movw	r10, r24
    18be:	16 2f       	mov	r17, r22
    18c0:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <txend>
    18c4:	88 23       	and	r24, r24
    18c6:	29 f0       	breq	.+10     	; 0x18d2 <usart_write+0x2e>
    18c8:	e9 ec       	ldi	r30, 0xC9	; 201
    18ca:	f0 e0       	ldi	r31, 0x00	; 0
    18cc:	80 81       	ld	r24, Z
    18ce:	80 62       	ori	r24, 0x20	; 32
    18d0:	80 83       	st	Z, r24
    18d2:	11 23       	and	r17, r17
    18d4:	a9 f1       	breq	.+106    	; 0x1940 <usart_write+0x9c>
    18d6:	68 94       	set
    18d8:	cc 24       	eor	r12, r12
    18da:	c4 f8       	bld	r12, 4
    18dc:	d1 2c       	mov	r13, r1
    18de:	0f 2e       	mov	r0, r31
    18e0:	f9 ec       	ldi	r31, 0xC9	; 201
    18e2:	ef 2e       	mov	r14, r31
    18e4:	f1 2c       	mov	r15, r1
    18e6:	f0 2d       	mov	r31, r0
    18e8:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <txend>
    18ec:	8f 30       	cpi	r24, 0x0F	; 15
    18ee:	e0 f7       	brcc	.-8      	; 0x18e8 <usart_write+0x44>
    18f0:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <txend>
    18f4:	21 2f       	mov	r18, r17
    18f6:	30 e0       	ldi	r19, 0x00	; 0
    18f8:	40 e0       	ldi	r20, 0x00	; 0
    18fa:	50 e0       	ldi	r21, 0x00	; 0
    18fc:	b6 01       	movw	r22, r12
    18fe:	68 1b       	sub	r22, r24
    1900:	71 09       	sbc	r23, r1
    1902:	07 2e       	mov	r0, r23
    1904:	00 0c       	add	r0, r0
    1906:	88 0b       	sbc	r24, r24
    1908:	99 0b       	sbc	r25, r25
    190a:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <min>
    190e:	69 83       	std	Y+1, r22	; 0x01
    1910:	49 81       	ldd	r20, Y+1	; 0x01
    1912:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <txend>
    1916:	90 e0       	ldi	r25, 0x00	; 0
    1918:	50 e0       	ldi	r21, 0x00	; 0
    191a:	b5 01       	movw	r22, r10
    191c:	86 5e       	subi	r24, 0xE6	; 230
    191e:	9d 4f       	sbci	r25, 0xFD	; 253
    1920:	0e 94 01 0f 	call	0x1e02	; 0x1e02 <memcpy>
    1924:	99 81       	ldd	r25, Y+1	; 0x01
    1926:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <txend>
    192a:	89 0f       	add	r24, r25
    192c:	80 93 2a 02 	sts	0x022A, r24	; 0x80022a <txend>
    1930:	89 81       	ldd	r24, Y+1	; 0x01
    1932:	18 1b       	sub	r17, r24
    1934:	f7 01       	movw	r30, r14
    1936:	80 81       	ld	r24, Z
    1938:	80 62       	ori	r24, 0x20	; 32
    193a:	80 83       	st	Z, r24
    193c:	11 11       	cpse	r17, r1
    193e:	d4 cf       	rjmp	.-88     	; 0x18e8 <usart_write+0x44>
    1940:	0f 90       	pop	r0
    1942:	df 91       	pop	r29
    1944:	cf 91       	pop	r28
    1946:	1f 91       	pop	r17
    1948:	ff 90       	pop	r15
    194a:	ef 90       	pop	r14
    194c:	df 90       	pop	r13
    194e:	cf 90       	pop	r12
    1950:	bf 90       	pop	r11
    1952:	af 90       	pop	r10
    1954:	08 95       	ret

00001956 <usart_init>:
    1956:	9b 01       	movw	r18, r22
    1958:	ac 01       	movw	r20, r24
    195a:	10 92 2b 02 	sts	0x022B, r1	; 0x80022b <rxbp>
    195e:	10 92 2a 02 	sts	0x022A, r1	; 0x80022a <txend>
    1962:	10 92 3c 02 	sts	0x023C, r1	; 0x80023c <txbp>
    1966:	10 92 c8 00 	sts	0x00C8, r1	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7f80c8>
    196a:	60 e4       	ldi	r22, 0x40	; 64
    196c:	72 e4       	ldi	r23, 0x42	; 66
    196e:	8f e0       	ldi	r24, 0x0F	; 15
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <__udivmodsi4>
    1976:	21 50       	subi	r18, 0x01	; 1
    1978:	31 09       	sbc	r19, r1
    197a:	30 93 cd 00 	sts	0x00CD, r19	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7f80cd>
    197e:	20 93 cc 00 	sts	0x00CC, r18	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7f80cc>
    1982:	86 e0       	ldi	r24, 0x06	; 6
    1984:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__TEXT_REGION_LENGTH__+0x7f80ca>
    1988:	88 e9       	ldi	r24, 0x98	; 152
    198a:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7f80c9>
    198e:	08 95       	ret

00001990 <usart_write_char>:
    1990:	cf 93       	push	r28
    1992:	df 93       	push	r29
    1994:	1f 92       	push	r1
    1996:	cd b7       	in	r28, 0x3d	; 61
    1998:	de b7       	in	r29, 0x3e	; 62
    199a:	89 83       	std	Y+1, r24	; 0x01
    199c:	8a 30       	cpi	r24, 0x0A	; 10
    199e:	19 f4       	brne	.+6      	; 0x19a6 <usart_write_char+0x16>
    19a0:	8d e0       	ldi	r24, 0x0D	; 13
    19a2:	0e 94 c8 0c 	call	0x1990	; 0x1990 <usart_write_char>
    19a6:	61 e0       	ldi	r22, 0x01	; 1
    19a8:	ce 01       	movw	r24, r28
    19aa:	01 96       	adiw	r24, 0x01	; 1
    19ac:	0e 94 52 0c 	call	0x18a4	; 0x18a4 <usart_write>
    19b0:	0f 90       	pop	r0
    19b2:	df 91       	pop	r29
    19b4:	cf 91       	pop	r28
    19b6:	08 95       	ret

000019b8 <usart_write_string>:
    19b8:	fc 01       	movw	r30, r24
    19ba:	01 90       	ld	r0, Z+
    19bc:	00 20       	and	r0, r0
    19be:	e9 f7       	brne	.-6      	; 0x19ba <usart_write_string+0x2>
    19c0:	31 97       	sbiw	r30, 0x01	; 1
    19c2:	bf 01       	movw	r22, r30
    19c4:	68 1b       	sub	r22, r24
    19c6:	79 0b       	sbc	r23, r25
    19c8:	0e 94 52 0c 	call	0x18a4	; 0x18a4 <usart_write>
    19cc:	08 95       	ret

000019ce <tprintf>:

/*Tiny implementation of prinf()*/
void tprintf(const char *fmt, ...){
    19ce:	2f 92       	push	r2
    19d0:	3f 92       	push	r3
    19d2:	4f 92       	push	r4
    19d4:	5f 92       	push	r5
    19d6:	6f 92       	push	r6
    19d8:	7f 92       	push	r7
    19da:	8f 92       	push	r8
    19dc:	9f 92       	push	r9
    19de:	af 92       	push	r10
    19e0:	bf 92       	push	r11
    19e2:	cf 92       	push	r12
    19e4:	df 92       	push	r13
    19e6:	ef 92       	push	r14
    19e8:	ff 92       	push	r15
    19ea:	0f 93       	push	r16
    19ec:	1f 93       	push	r17
    19ee:	cf 93       	push	r28
    19f0:	df 93       	push	r29
    19f2:	cd b7       	in	r28, 0x3d	; 61
    19f4:	de b7       	in	r29, 0x3e	; 62
    19f6:	2b 97       	sbiw	r28, 0x0b	; 11
    19f8:	0f b6       	in	r0, 0x3f	; 63
    19fa:	f8 94       	cli
    19fc:	de bf       	out	0x3e, r29	; 62
    19fe:	0f be       	out	0x3f, r0	; 63
    1a00:	cd bf       	out	0x3d, r28	; 61
    1a02:	fe 01       	movw	r30, r28
    1a04:	b0 96       	adiw	r30, 0x20	; 32
    1a06:	e1 90       	ld	r14, Z+
    1a08:	f1 90       	ld	r15, Z+
	va_list va;
	va_start(va, fmt);
    1a0a:	6f 01       	movw	r12, r30
	int i = 0;
	int32_t l;
	char buf[9],c;
	for(i = 0;c=fmt[i];i++){
    1a0c:	f7 01       	movw	r30, r14
    1a0e:	b0 80       	ld	r11, Z
    1a10:	bb 20       	and	r11, r11
    1a12:	09 f4       	brne	.+2      	; 0x1a16 <tprintf+0x48>
    1a14:	d2 c0       	rjmp	.+420    	; 0x1bba <tprintf+0x1ec>
    1a16:	00 e0       	ldi	r16, 0x00	; 0
    1a18:	10 e0       	ldi	r17, 0x00	; 0
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
    1a1a:	0f 2e       	mov	r0, r31
    1a1c:	f0 e1       	ldi	r31, 0x10	; 16
    1a1e:	4f 2e       	mov	r4, r31
    1a20:	f7 e2       	ldi	r31, 0x27	; 39
    1a22:	5f 2e       	mov	r5, r31
    1a24:	61 2c       	mov	r6, r1
    1a26:	71 2c       	mov	r7, r1
    1a28:	f0 2d       	mov	r31, r0
		if(c != '%'){
    1a2a:	f5 e2       	ldi	r31, 0x25	; 37
    1a2c:	bf 16       	cp	r11, r31
    1a2e:	d1 f0       	breq	.+52     	; 0x1a64 <tprintf+0x96>
			usart_write_char(c);
    1a30:	8b 2d       	mov	r24, r11
    1a32:	0e 94 c8 0c 	call	0x1990	; 0x1990 <usart_write_char>
		}
	if(c == '\\'){
    1a36:	2c e5       	ldi	r18, 0x5C	; 92
    1a38:	b2 12       	cpse	r11, r18
    1a3a:	b7 c0       	rjmp	.+366    	; 0x1baa <tprintf+0x1dc>
		c = fmt[++i];
    1a3c:	0f 5f       	subi	r16, 0xFF	; 255
    1a3e:	1f 4f       	sbci	r17, 0xFF	; 255
    1a40:	f7 01       	movw	r30, r14
    1a42:	e0 0f       	add	r30, r16
    1a44:	f1 1f       	adc	r31, r17
    1a46:	80 81       	ld	r24, Z
		switch(c){
    1a48:	8a 30       	cpi	r24, 0x0A	; 10
    1a4a:	29 f0       	breq	.+10     	; 0x1a56 <tprintf+0x88>
    1a4c:	8c 35       	cpi	r24, 0x5C	; 92
    1a4e:	39 f4       	brne	.+14     	; 0x1a5e <tprintf+0x90>
			case '\\':
				usart_write_char('\\');
    1a50:	0e 94 c8 0c 	call	0x1990	; 0x1990 <usart_write_char>
				break;
    1a54:	aa c0       	rjmp	.+340    	; 0x1baa <tprintf+0x1dc>
			case '\n':
				usart_write_char('\n');
    1a56:	8a e0       	ldi	r24, 0x0A	; 10
    1a58:	0e 94 c8 0c 	call	0x1990	; 0x1990 <usart_write_char>
				break;
    1a5c:	a6 c0       	rjmp	.+332    	; 0x1baa <tprintf+0x1dc>
		}
	}
	if(c == '%'){
    1a5e:	85 32       	cpi	r24, 0x25	; 37
    1a60:	09 f0       	breq	.+2      	; 0x1a64 <tprintf+0x96>
    1a62:	a3 c0       	rjmp	.+326    	; 0x1baa <tprintf+0x1dc>
		c=fmt[++i];
    1a64:	0f 5f       	subi	r16, 0xFF	; 255
    1a66:	1f 4f       	sbci	r17, 0xFF	; 255
    1a68:	f7 01       	movw	r30, r14
    1a6a:	e0 0f       	add	r30, r16
    1a6c:	f1 1f       	adc	r31, r17
		switch(c){
    1a6e:	80 81       	ld	r24, Z
    1a70:	84 36       	cpi	r24, 0x64	; 100
    1a72:	09 f4       	brne	.+2      	; 0x1a76 <tprintf+0xa8>
    1a74:	75 c0       	rjmp	.+234    	; 0x1b60 <tprintf+0x192>
    1a76:	38 f4       	brcc	.+14     	; 0x1a86 <tprintf+0xb8>
    1a78:	88 35       	cpi	r24, 0x58	; 88
    1a7a:	09 f4       	brne	.+2      	; 0x1a7e <tprintf+0xb0>
    1a7c:	5e c0       	rjmp	.+188    	; 0x1b3a <tprintf+0x16c>
    1a7e:	83 36       	cpi	r24, 0x63	; 99
    1a80:	09 f4       	brne	.+2      	; 0x1a84 <tprintf+0xb6>
    1a82:	88 c0       	rjmp	.+272    	; 0x1b94 <tprintf+0x1c6>
    1a84:	8f c0       	rjmp	.+286    	; 0x1ba4 <tprintf+0x1d6>
    1a86:	8c 36       	cpi	r24, 0x6C	; 108
    1a88:	21 f0       	breq	.+8      	; 0x1a92 <tprintf+0xc4>
    1a8a:	83 37       	cpi	r24, 0x73	; 115
    1a8c:	09 f4       	brne	.+2      	; 0x1a90 <tprintf+0xc2>
    1a8e:	79 c0       	rjmp	.+242    	; 0x1b82 <tprintf+0x1b4>
    1a90:	89 c0       	rjmp	.+274    	; 0x1ba4 <tprintf+0x1d6>
			case 'l':
				l = va_arg(va, int32_t);
    1a92:	c6 01       	movw	r24, r12
    1a94:	04 96       	adiw	r24, 0x04	; 4
    1a96:	9b 87       	std	Y+11, r25	; 0x0b
    1a98:	8a 87       	std	Y+10, r24	; 0x0a
    1a9a:	f6 01       	movw	r30, r12
    1a9c:	80 80       	ld	r8, Z
    1a9e:	91 80       	ldd	r9, Z+1	; 0x01
    1aa0:	a2 80       	ldd	r10, Z+2	; 0x02
    1aa2:	b3 80       	ldd	r11, Z+3	; 0x03
				if(l > 32767){
    1aa4:	81 14       	cp	r8, r1
    1aa6:	f0 e8       	ldi	r31, 0x80	; 128
    1aa8:	9f 06       	cpc	r9, r31
    1aaa:	a1 04       	cpc	r10, r1
    1aac:	b1 04       	cpc	r11, r1
    1aae:	bc f1       	brlt	.+110    	; 0x1b1e <tprintf+0x150>
    1ab0:	c5 01       	movw	r24, r10
    1ab2:	b4 01       	movw	r22, r8
    1ab4:	a3 01       	movw	r20, r6
    1ab6:	92 01       	movw	r18, r4
    1ab8:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <__divmodsi4>
    1abc:	49 01       	movw	r8, r18
    1abe:	5a 01       	movw	r10, r20
    1ac0:	c6 2e       	mov	r12, r22
    1ac2:	d7 2e       	mov	r13, r23
    1ac4:	28 2e       	mov	r2, r24
    1ac6:	39 2e       	mov	r3, r25
    1ac8:	4a e0       	ldi	r20, 0x0A	; 10
    1aca:	be 01       	movw	r22, r28
    1acc:	6f 5f       	subi	r22, 0xFF	; 255
    1ace:	7f 4f       	sbci	r23, 0xFF	; 255
    1ad0:	c4 01       	movw	r24, r8
    1ad2:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <__itoa_ncheck>
					itoa(l/10000, buf, 10);
					usart_write_string(buf);
    1ad6:	ce 01       	movw	r24, r28
    1ad8:	01 96       	adiw	r24, 0x01	; 1
    1ada:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <usart_write_string>
					l %= 10000;
    1ade:	8c 2c       	mov	r8, r12
    1ae0:	9d 2c       	mov	r9, r13
    1ae2:	a2 2c       	mov	r10, r2
    1ae4:	b3 2c       	mov	r11, r3
					if(l < 1000){
    1ae6:	28 ee       	ldi	r18, 0xE8	; 232
    1ae8:	82 16       	cp	r8, r18
    1aea:	23 e0       	ldi	r18, 0x03	; 3
    1aec:	92 06       	cpc	r9, r18
    1aee:	a1 04       	cpc	r10, r1
    1af0:	b1 04       	cpc	r11, r1
    1af2:	1c f4       	brge	.+6      	; 0x1afa <tprintf+0x12c>
						usart_write_char('0');
    1af4:	80 e3       	ldi	r24, 0x30	; 48
    1af6:	0e 94 c8 0c 	call	0x1990	; 0x1990 <usart_write_char>
					}
					if(l < 100){
    1afa:	84 e6       	ldi	r24, 0x64	; 100
    1afc:	88 16       	cp	r8, r24
    1afe:	91 04       	cpc	r9, r1
    1b00:	a1 04       	cpc	r10, r1
    1b02:	b1 04       	cpc	r11, r1
    1b04:	1c f4       	brge	.+6      	; 0x1b0c <tprintf+0x13e>
						usart_write_char('0');
    1b06:	80 e3       	ldi	r24, 0x30	; 48
    1b08:	0e 94 c8 0c 	call	0x1990	; 0x1990 <usart_write_char>
					}
					if(l < 10){
    1b0c:	9a e0       	ldi	r25, 0x0A	; 10
    1b0e:	89 16       	cp	r8, r25
    1b10:	91 04       	cpc	r9, r1
    1b12:	a1 04       	cpc	r10, r1
    1b14:	b1 04       	cpc	r11, r1
    1b16:	1c f4       	brge	.+6      	; 0x1b1e <tprintf+0x150>
						usart_write_char('0');
    1b18:	80 e3       	ldi	r24, 0x30	; 48
    1b1a:	0e 94 c8 0c 	call	0x1990	; 0x1990 <usart_write_char>
    1b1e:	4a e0       	ldi	r20, 0x0A	; 10
    1b20:	be 01       	movw	r22, r28
    1b22:	6f 5f       	subi	r22, 0xFF	; 255
    1b24:	7f 4f       	sbci	r23, 0xFF	; 255
    1b26:	c4 01       	movw	r24, r8
    1b28:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <__itoa_ncheck>
					}
				}
				itoa(l, buf, 10);
				usart_write_string(buf);
    1b2c:	ce 01       	movw	r24, r28
    1b2e:	01 96       	adiw	r24, 0x01	; 1
    1b30:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <usart_write_string>
	}
	if(c == '%'){
		c=fmt[++i];
		switch(c){
			case 'l':
				l = va_arg(va, int32_t);
    1b34:	ca 84       	ldd	r12, Y+10	; 0x0a
    1b36:	db 84       	ldd	r13, Y+11	; 0x0b
						usart_write_char('0');
					}
				}
				itoa(l, buf, 10);
				usart_write_string(buf);
				break;
    1b38:	38 c0       	rjmp	.+112    	; 0x1baa <tprintf+0x1dc>
			case 'X':
				itoa(va_arg(va, int32_t), buf, 16);
    1b3a:	56 01       	movw	r10, r12
    1b3c:	e4 e0       	ldi	r30, 0x04	; 4
    1b3e:	ae 0e       	add	r10, r30
    1b40:	b1 1c       	adc	r11, r1
    1b42:	40 e1       	ldi	r20, 0x10	; 16
    1b44:	be 01       	movw	r22, r28
    1b46:	6f 5f       	subi	r22, 0xFF	; 255
    1b48:	7f 4f       	sbci	r23, 0xFF	; 255
    1b4a:	f6 01       	movw	r30, r12
    1b4c:	80 81       	ld	r24, Z
    1b4e:	91 81       	ldd	r25, Z+1	; 0x01
    1b50:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <__itoa_ncheck>
				usart_write_string(buf);
    1b54:	ce 01       	movw	r24, r28
    1b56:	01 96       	adiw	r24, 0x01	; 1
    1b58:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <usart_write_string>
				}
				itoa(l, buf, 10);
				usart_write_string(buf);
				break;
			case 'X':
				itoa(va_arg(va, int32_t), buf, 16);
    1b5c:	65 01       	movw	r12, r10
				usart_write_string(buf);
				break;
    1b5e:	25 c0       	rjmp	.+74     	; 0x1baa <tprintf+0x1dc>
			case 'd':
				itoa(va_arg(va, int), buf, 10);
    1b60:	f6 01       	movw	r30, r12
    1b62:	4a e0       	ldi	r20, 0x0A	; 10
    1b64:	be 01       	movw	r22, r28
    1b66:	6f 5f       	subi	r22, 0xFF	; 255
    1b68:	7f 4f       	sbci	r23, 0xFF	; 255
    1b6a:	80 81       	ld	r24, Z
    1b6c:	91 81       	ldd	r25, Z+1	; 0x01
    1b6e:	f2 e0       	ldi	r31, 0x02	; 2
    1b70:	cf 0e       	add	r12, r31
    1b72:	d1 1c       	adc	r13, r1
    1b74:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <__itoa_ncheck>
				usart_write_string(buf);
    1b78:	ce 01       	movw	r24, r28
    1b7a:	01 96       	adiw	r24, 0x01	; 1
    1b7c:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <usart_write_string>
				break;
    1b80:	14 c0       	rjmp	.+40     	; 0x1baa <tprintf+0x1dc>
			case 's':
				usart_write_string(va_arg(va, char*));
    1b82:	f6 01       	movw	r30, r12
    1b84:	80 81       	ld	r24, Z
    1b86:	91 81       	ldd	r25, Z+1	; 0x01
    1b88:	22 e0       	ldi	r18, 0x02	; 2
    1b8a:	c2 0e       	add	r12, r18
    1b8c:	d1 1c       	adc	r13, r1
    1b8e:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <usart_write_string>
				break;
    1b92:	0b c0       	rjmp	.+22     	; 0x1baa <tprintf+0x1dc>
			case 'c':
				usart_write_char(va_arg(va, int));
    1b94:	f6 01       	movw	r30, r12
    1b96:	80 81       	ld	r24, Z
    1b98:	92 e0       	ldi	r25, 0x02	; 2
    1b9a:	c9 0e       	add	r12, r25
    1b9c:	d1 1c       	adc	r13, r1
    1b9e:	0e 94 c8 0c 	call	0x1990	; 0x1990 <usart_write_char>
				break;
    1ba2:	03 c0       	rjmp	.+6      	; 0x1baa <tprintf+0x1dc>
			default:
				usart_write_char('?');
    1ba4:	8f e3       	ldi	r24, 0x3F	; 63
    1ba6:	0e 94 c8 0c 	call	0x1990	; 0x1990 <usart_write_char>
	va_list va;
	va_start(va, fmt);
	int i = 0;
	int32_t l;
	char buf[9],c;
	for(i = 0;c=fmt[i];i++){
    1baa:	0f 5f       	subi	r16, 0xFF	; 255
    1bac:	1f 4f       	sbci	r17, 0xFF	; 255
    1bae:	f7 01       	movw	r30, r14
    1bb0:	e0 0f       	add	r30, r16
    1bb2:	f1 1f       	adc	r31, r17
    1bb4:	b0 80       	ld	r11, Z
    1bb6:	b1 10       	cpse	r11, r1
    1bb8:	38 cf       	rjmp	.-400    	; 0x1a2a <tprintf+0x5c>
				usart_write_char('?');
				break;
			}
		}
	}
    1bba:	2b 96       	adiw	r28, 0x0b	; 11
    1bbc:	0f b6       	in	r0, 0x3f	; 63
    1bbe:	f8 94       	cli
    1bc0:	de bf       	out	0x3e, r29	; 62
    1bc2:	0f be       	out	0x3f, r0	; 63
    1bc4:	cd bf       	out	0x3d, r28	; 61
    1bc6:	df 91       	pop	r29
    1bc8:	cf 91       	pop	r28
    1bca:	1f 91       	pop	r17
    1bcc:	0f 91       	pop	r16
    1bce:	ff 90       	pop	r15
    1bd0:	ef 90       	pop	r14
    1bd2:	df 90       	pop	r13
    1bd4:	cf 90       	pop	r12
    1bd6:	bf 90       	pop	r11
    1bd8:	af 90       	pop	r10
    1bda:	9f 90       	pop	r9
    1bdc:	8f 90       	pop	r8
    1bde:	7f 90       	pop	r7
    1be0:	6f 90       	pop	r6
    1be2:	5f 90       	pop	r5
    1be4:	4f 90       	pop	r4
    1be6:	3f 90       	pop	r3
    1be8:	2f 90       	pop	r2
    1bea:	08 95       	ret

00001bec <min>:
Returns:
the number of encoder ticks
*/
int16_t deg_to_ticks(int16_t d){
	return ((int32_t)d * (int32_t)ticks_per_degree_x10) / 10L;
}
    1bec:	62 17       	cp	r22, r18
    1bee:	73 07       	cpc	r23, r19
    1bf0:	84 07       	cpc	r24, r20
    1bf2:	95 07       	cpc	r25, r21
    1bf4:	14 f4       	brge	.+4      	; 0x1bfa <min+0xe>
    1bf6:	9b 01       	movw	r18, r22
    1bf8:	ac 01       	movw	r20, r24
    1bfa:	ca 01       	movw	r24, r20
    1bfc:	b9 01       	movw	r22, r18
    1bfe:	08 95       	ret

00001c00 <set_LED>:
    1c00:	84 30       	cpi	r24, 0x04	; 4
    1c02:	f8 f4       	brcc	.+62     	; 0x1c42 <set_LED+0x42>
    1c04:	64 30       	cpi	r22, 0x04	; 4
    1c06:	e8 f4       	brcc	.+58     	; 0x1c42 <set_LED+0x42>
    1c08:	9f ef       	ldi	r25, 0xFF	; 255
    1c0a:	96 0f       	add	r25, r22
    1c0c:	92 30       	cpi	r25, 0x02	; 2
    1c0e:	18 f4       	brcc	.+6      	; 0x1c16 <set_LED+0x16>
    1c10:	93 e0       	ldi	r25, 0x03	; 3
    1c12:	96 1b       	sub	r25, r22
    1c14:	69 2f       	mov	r22, r25
    1c16:	88 0f       	add	r24, r24
    1c18:	23 e0       	ldi	r18, 0x03	; 3
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	08 2e       	mov	r0, r24
    1c1e:	02 c0       	rjmp	.+4      	; 0x1c24 <set_LED+0x24>
    1c20:	22 0f       	add	r18, r18
    1c22:	33 1f       	adc	r19, r19
    1c24:	0a 94       	dec	r0
    1c26:	e2 f7       	brpl	.-8      	; 0x1c20 <set_LED+0x20>
    1c28:	20 95       	com	r18
    1c2a:	90 91 3d 02 	lds	r25, 0x023D	; 0x80023d <LED_states>
    1c2e:	29 23       	and	r18, r25
    1c30:	70 e0       	ldi	r23, 0x00	; 0
    1c32:	02 c0       	rjmp	.+4      	; 0x1c38 <set_LED+0x38>
    1c34:	66 0f       	add	r22, r22
    1c36:	77 1f       	adc	r23, r23
    1c38:	8a 95       	dec	r24
    1c3a:	e2 f7       	brpl	.-8      	; 0x1c34 <set_LED+0x34>
    1c3c:	62 2b       	or	r22, r18
    1c3e:	60 93 3d 02 	sts	0x023D, r22	; 0x80023d <LED_states>
    1c42:	08 95       	ret

00001c44 <int_abs>:
    1c44:	99 23       	and	r25, r25
    1c46:	1c f4       	brge	.+6      	; 0x1c4e <int_abs+0xa>
    1c48:	91 95       	neg	r25
    1c4a:	81 95       	neg	r24
    1c4c:	91 09       	sbc	r25, r1
    1c4e:	08 95       	ret

00001c50 <update_LEDS>:
    1c50:	ef 92       	push	r14
    1c52:	ff 92       	push	r15
    1c54:	0f 93       	push	r16
    1c56:	1f 93       	push	r17
    1c58:	cf 93       	push	r28
    1c5a:	df 93       	push	r29
    1c5c:	8c 01       	movw	r16, r24
    1c5e:	90 91 3d 02 	lds	r25, 0x023D	; 0x80023d <LED_states>
    1c62:	91 11       	cpse	r25, r1
    1c64:	02 c0       	rjmp	.+4      	; 0x1c6a <update_LEDS+0x1a>
    1c66:	12 b8       	out	0x02, r1	; 2
    1c68:	3d c0       	rjmp	.+122    	; 0x1ce4 <update_LEDS+0x94>
    1c6a:	16 95       	lsr	r17
    1c6c:	07 95       	ror	r16
    1c6e:	e4 e0       	ldi	r30, 0x04	; 4
    1c70:	f0 e0       	ldi	r31, 0x00	; 0
    1c72:	c0 e0       	ldi	r28, 0x00	; 0
    1c74:	d0 e0       	ldi	r29, 0x00	; 0
    1c76:	ee 24       	eor	r14, r14
    1c78:	e3 94       	inc	r14
    1c7a:	f1 2c       	mov	r15, r1
    1c7c:	20 91 3d 02 	lds	r18, 0x023D	; 0x80023d <LED_states>
    1c80:	30 e0       	ldi	r19, 0x00	; 0
    1c82:	0c 2e       	mov	r0, r28
    1c84:	02 c0       	rjmp	.+4      	; 0x1c8a <update_LEDS+0x3a>
    1c86:	35 95       	asr	r19
    1c88:	27 95       	ror	r18
    1c8a:	0a 94       	dec	r0
    1c8c:	e2 f7       	brpl	.-8      	; 0x1c86 <update_LEDS+0x36>
    1c8e:	23 70       	andi	r18, 0x03	; 3
    1c90:	69 f0       	breq	.+26     	; 0x1cac <update_LEDS+0x5c>
    1c92:	62 2f       	mov	r22, r18
    1c94:	70 e0       	ldi	r23, 0x00	; 0
    1c96:	66 0f       	add	r22, r22
    1c98:	77 1f       	adc	r23, r23
    1c9a:	6f 5f       	subi	r22, 0xFF	; 255
    1c9c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c9e:	c8 01       	movw	r24, r16
    1ca0:	0e 94 7e 0e 	call	0x1cfc	; 0x1cfc <__udivmodhi4>
    1ca4:	89 2b       	or	r24, r25
    1ca6:	79 f0       	breq	.+30     	; 0x1cc6 <update_LEDS+0x76>
    1ca8:	23 30       	cpi	r18, 0x03	; 3
    1caa:	69 f0       	breq	.+26     	; 0x1cc6 <update_LEDS+0x76>
    1cac:	92 b1       	in	r25, 0x02	; 2
    1cae:	97 01       	movw	r18, r14
    1cb0:	0e 2e       	mov	r0, r30
    1cb2:	02 c0       	rjmp	.+4      	; 0x1cb8 <update_LEDS+0x68>
    1cb4:	22 0f       	add	r18, r18
    1cb6:	33 1f       	adc	r19, r19
    1cb8:	0a 94       	dec	r0
    1cba:	e2 f7       	brpl	.-8      	; 0x1cb4 <update_LEDS+0x64>
    1cbc:	82 2f       	mov	r24, r18
    1cbe:	80 95       	com	r24
    1cc0:	89 23       	and	r24, r25
    1cc2:	82 b9       	out	0x02, r24	; 2
    1cc4:	0a c0       	rjmp	.+20     	; 0x1cda <update_LEDS+0x8a>
    1cc6:	22 b1       	in	r18, 0x02	; 2
    1cc8:	c7 01       	movw	r24, r14
    1cca:	0e 2e       	mov	r0, r30
    1ccc:	02 c0       	rjmp	.+4      	; 0x1cd2 <update_LEDS+0x82>
    1cce:	88 0f       	add	r24, r24
    1cd0:	99 1f       	adc	r25, r25
    1cd2:	0a 94       	dec	r0
    1cd4:	e2 f7       	brpl	.-8      	; 0x1cce <update_LEDS+0x7e>
    1cd6:	82 2b       	or	r24, r18
    1cd8:	82 b9       	out	0x02, r24	; 2
    1cda:	22 96       	adiw	r28, 0x02	; 2
    1cdc:	31 96       	adiw	r30, 0x01	; 1
    1cde:	e8 30       	cpi	r30, 0x08	; 8
    1ce0:	f1 05       	cpc	r31, r1
    1ce2:	61 f6       	brne	.-104    	; 0x1c7c <update_LEDS+0x2c>
    1ce4:	df 91       	pop	r29
    1ce6:	cf 91       	pop	r28
    1ce8:	1f 91       	pop	r17
    1cea:	0f 91       	pop	r16
    1cec:	ff 90       	pop	r15
    1cee:	ef 90       	pop	r14
    1cf0:	08 95       	ret

00001cf2 <set_ticks_per_10degrees>:
/*Sets a new ratio of ticks to degrees.
Parameters:
uint16_t tpd: the number of encoder ticks in 10 degrees of rotation
*/
void set_ticks_per_10degrees(uint16_t tpd){
	ticks_per_degree_x10 = tpd;
    1cf2:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    1cf6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
    1cfa:	08 95       	ret

00001cfc <__udivmodhi4>:
    1cfc:	aa 1b       	sub	r26, r26
    1cfe:	bb 1b       	sub	r27, r27
    1d00:	51 e1       	ldi	r21, 0x11	; 17
    1d02:	07 c0       	rjmp	.+14     	; 0x1d12 <__udivmodhi4_ep>

00001d04 <__udivmodhi4_loop>:
    1d04:	aa 1f       	adc	r26, r26
    1d06:	bb 1f       	adc	r27, r27
    1d08:	a6 17       	cp	r26, r22
    1d0a:	b7 07       	cpc	r27, r23
    1d0c:	10 f0       	brcs	.+4      	; 0x1d12 <__udivmodhi4_ep>
    1d0e:	a6 1b       	sub	r26, r22
    1d10:	b7 0b       	sbc	r27, r23

00001d12 <__udivmodhi4_ep>:
    1d12:	88 1f       	adc	r24, r24
    1d14:	99 1f       	adc	r25, r25
    1d16:	5a 95       	dec	r21
    1d18:	a9 f7       	brne	.-22     	; 0x1d04 <__udivmodhi4_loop>
    1d1a:	80 95       	com	r24
    1d1c:	90 95       	com	r25
    1d1e:	bc 01       	movw	r22, r24
    1d20:	cd 01       	movw	r24, r26
    1d22:	08 95       	ret

00001d24 <__divmodhi4>:
    1d24:	97 fb       	bst	r25, 7
    1d26:	07 2e       	mov	r0, r23
    1d28:	16 f4       	brtc	.+4      	; 0x1d2e <__divmodhi4+0xa>
    1d2a:	00 94       	com	r0
    1d2c:	07 d0       	rcall	.+14     	; 0x1d3c <__divmodhi4_neg1>
    1d2e:	77 fd       	sbrc	r23, 7
    1d30:	09 d0       	rcall	.+18     	; 0x1d44 <__divmodhi4_neg2>
    1d32:	0e 94 7e 0e 	call	0x1cfc	; 0x1cfc <__udivmodhi4>
    1d36:	07 fc       	sbrc	r0, 7
    1d38:	05 d0       	rcall	.+10     	; 0x1d44 <__divmodhi4_neg2>
    1d3a:	3e f4       	brtc	.+14     	; 0x1d4a <__divmodhi4_exit>

00001d3c <__divmodhi4_neg1>:
    1d3c:	90 95       	com	r25
    1d3e:	81 95       	neg	r24
    1d40:	9f 4f       	sbci	r25, 0xFF	; 255
    1d42:	08 95       	ret

00001d44 <__divmodhi4_neg2>:
    1d44:	70 95       	com	r23
    1d46:	61 95       	neg	r22
    1d48:	7f 4f       	sbci	r23, 0xFF	; 255

00001d4a <__divmodhi4_exit>:
    1d4a:	08 95       	ret

00001d4c <__udivmodsi4>:
    1d4c:	a1 e2       	ldi	r26, 0x21	; 33
    1d4e:	1a 2e       	mov	r1, r26
    1d50:	aa 1b       	sub	r26, r26
    1d52:	bb 1b       	sub	r27, r27
    1d54:	fd 01       	movw	r30, r26
    1d56:	0d c0       	rjmp	.+26     	; 0x1d72 <__udivmodsi4_ep>

00001d58 <__udivmodsi4_loop>:
    1d58:	aa 1f       	adc	r26, r26
    1d5a:	bb 1f       	adc	r27, r27
    1d5c:	ee 1f       	adc	r30, r30
    1d5e:	ff 1f       	adc	r31, r31
    1d60:	a2 17       	cp	r26, r18
    1d62:	b3 07       	cpc	r27, r19
    1d64:	e4 07       	cpc	r30, r20
    1d66:	f5 07       	cpc	r31, r21
    1d68:	20 f0       	brcs	.+8      	; 0x1d72 <__udivmodsi4_ep>
    1d6a:	a2 1b       	sub	r26, r18
    1d6c:	b3 0b       	sbc	r27, r19
    1d6e:	e4 0b       	sbc	r30, r20
    1d70:	f5 0b       	sbc	r31, r21

00001d72 <__udivmodsi4_ep>:
    1d72:	66 1f       	adc	r22, r22
    1d74:	77 1f       	adc	r23, r23
    1d76:	88 1f       	adc	r24, r24
    1d78:	99 1f       	adc	r25, r25
    1d7a:	1a 94       	dec	r1
    1d7c:	69 f7       	brne	.-38     	; 0x1d58 <__udivmodsi4_loop>
    1d7e:	60 95       	com	r22
    1d80:	70 95       	com	r23
    1d82:	80 95       	com	r24
    1d84:	90 95       	com	r25
    1d86:	9b 01       	movw	r18, r22
    1d88:	ac 01       	movw	r20, r24
    1d8a:	bd 01       	movw	r22, r26
    1d8c:	cf 01       	movw	r24, r30
    1d8e:	08 95       	ret

00001d90 <__divmodsi4>:
    1d90:	05 2e       	mov	r0, r21
    1d92:	97 fb       	bst	r25, 7
    1d94:	1e f4       	brtc	.+6      	; 0x1d9c <__divmodsi4+0xc>
    1d96:	00 94       	com	r0
    1d98:	0e 94 df 0e 	call	0x1dbe	; 0x1dbe <__negsi2>
    1d9c:	57 fd       	sbrc	r21, 7
    1d9e:	07 d0       	rcall	.+14     	; 0x1dae <__divmodsi4_neg2>
    1da0:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <__udivmodsi4>
    1da4:	07 fc       	sbrc	r0, 7
    1da6:	03 d0       	rcall	.+6      	; 0x1dae <__divmodsi4_neg2>
    1da8:	4e f4       	brtc	.+18     	; 0x1dbc <__divmodsi4_exit>
    1daa:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__negsi2>

00001dae <__divmodsi4_neg2>:
    1dae:	50 95       	com	r21
    1db0:	40 95       	com	r20
    1db2:	30 95       	com	r19
    1db4:	21 95       	neg	r18
    1db6:	3f 4f       	sbci	r19, 0xFF	; 255
    1db8:	4f 4f       	sbci	r20, 0xFF	; 255
    1dba:	5f 4f       	sbci	r21, 0xFF	; 255

00001dbc <__divmodsi4_exit>:
    1dbc:	08 95       	ret

00001dbe <__negsi2>:
    1dbe:	90 95       	com	r25
    1dc0:	80 95       	com	r24
    1dc2:	70 95       	com	r23
    1dc4:	61 95       	neg	r22
    1dc6:	7f 4f       	sbci	r23, 0xFF	; 255
    1dc8:	8f 4f       	sbci	r24, 0xFF	; 255
    1dca:	9f 4f       	sbci	r25, 0xFF	; 255
    1dcc:	08 95       	ret

00001dce <__umulhisi3>:
    1dce:	a2 9f       	mul	r26, r18
    1dd0:	b0 01       	movw	r22, r0
    1dd2:	b3 9f       	mul	r27, r19
    1dd4:	c0 01       	movw	r24, r0
    1dd6:	a3 9f       	mul	r26, r19
    1dd8:	70 0d       	add	r23, r0
    1dda:	81 1d       	adc	r24, r1
    1ddc:	11 24       	eor	r1, r1
    1dde:	91 1d       	adc	r25, r1
    1de0:	b2 9f       	mul	r27, r18
    1de2:	70 0d       	add	r23, r0
    1de4:	81 1d       	adc	r24, r1
    1de6:	11 24       	eor	r1, r1
    1de8:	91 1d       	adc	r25, r1
    1dea:	08 95       	ret

00001dec <__muluhisi3>:
    1dec:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <__umulhisi3>
    1df0:	a5 9f       	mul	r26, r21
    1df2:	90 0d       	add	r25, r0
    1df4:	b4 9f       	mul	r27, r20
    1df6:	90 0d       	add	r25, r0
    1df8:	a4 9f       	mul	r26, r20
    1dfa:	80 0d       	add	r24, r0
    1dfc:	91 1d       	adc	r25, r1
    1dfe:	11 24       	eor	r1, r1
    1e00:	08 95       	ret

00001e02 <memcpy>:
    1e02:	fb 01       	movw	r30, r22
    1e04:	dc 01       	movw	r26, r24
    1e06:	02 c0       	rjmp	.+4      	; 0x1e0c <memcpy+0xa>
    1e08:	01 90       	ld	r0, Z+
    1e0a:	0d 92       	st	X+, r0
    1e0c:	41 50       	subi	r20, 0x01	; 1
    1e0e:	50 40       	sbci	r21, 0x00	; 0
    1e10:	d8 f7       	brcc	.-10     	; 0x1e08 <memcpy+0x6>
    1e12:	08 95       	ret

00001e14 <__itoa_ncheck>:
    1e14:	bb 27       	eor	r27, r27
    1e16:	4a 30       	cpi	r20, 0x0A	; 10
    1e18:	31 f4       	brne	.+12     	; 0x1e26 <__itoa_ncheck+0x12>
    1e1a:	99 23       	and	r25, r25
    1e1c:	22 f4       	brpl	.+8      	; 0x1e26 <__itoa_ncheck+0x12>
    1e1e:	bd e2       	ldi	r27, 0x2D	; 45
    1e20:	90 95       	com	r25
    1e22:	81 95       	neg	r24
    1e24:	9f 4f       	sbci	r25, 0xFF	; 255
    1e26:	0c 94 16 0f 	jmp	0x1e2c	; 0x1e2c <__utoa_common>

00001e2a <__utoa_ncheck>:
    1e2a:	bb 27       	eor	r27, r27

00001e2c <__utoa_common>:
    1e2c:	fb 01       	movw	r30, r22
    1e2e:	55 27       	eor	r21, r21
    1e30:	aa 27       	eor	r26, r26
    1e32:	88 0f       	add	r24, r24
    1e34:	99 1f       	adc	r25, r25
    1e36:	aa 1f       	adc	r26, r26
    1e38:	a4 17       	cp	r26, r20
    1e3a:	10 f0       	brcs	.+4      	; 0x1e40 <__utoa_common+0x14>
    1e3c:	a4 1b       	sub	r26, r20
    1e3e:	83 95       	inc	r24
    1e40:	50 51       	subi	r21, 0x10	; 16
    1e42:	b9 f7       	brne	.-18     	; 0x1e32 <__utoa_common+0x6>
    1e44:	a0 5d       	subi	r26, 0xD0	; 208
    1e46:	aa 33       	cpi	r26, 0x3A	; 58
    1e48:	08 f0       	brcs	.+2      	; 0x1e4c <__utoa_common+0x20>
    1e4a:	a9 5d       	subi	r26, 0xD9	; 217
    1e4c:	a1 93       	st	Z+, r26
    1e4e:	00 97       	sbiw	r24, 0x00	; 0
    1e50:	79 f7       	brne	.-34     	; 0x1e30 <__utoa_common+0x4>
    1e52:	b1 11       	cpse	r27, r1
    1e54:	b1 93       	st	Z+, r27
    1e56:	11 92       	st	Z+, r1
    1e58:	cb 01       	movw	r24, r22
    1e5a:	0c 94 2f 0f 	jmp	0x1e5e	; 0x1e5e <strrev>

00001e5e <strrev>:
    1e5e:	dc 01       	movw	r26, r24
    1e60:	fc 01       	movw	r30, r24
    1e62:	67 2f       	mov	r22, r23
    1e64:	71 91       	ld	r23, Z+
    1e66:	77 23       	and	r23, r23
    1e68:	e1 f7       	brne	.-8      	; 0x1e62 <strrev+0x4>
    1e6a:	32 97       	sbiw	r30, 0x02	; 2
    1e6c:	04 c0       	rjmp	.+8      	; 0x1e76 <strrev+0x18>
    1e6e:	7c 91       	ld	r23, X
    1e70:	6d 93       	st	X+, r22
    1e72:	70 83       	st	Z, r23
    1e74:	62 91       	ld	r22, -Z
    1e76:	ae 17       	cp	r26, r30
    1e78:	bf 07       	cpc	r27, r31
    1e7a:	c8 f3       	brcs	.-14     	; 0x1e6e <strrev+0x10>
    1e7c:	08 95       	ret

00001e7e <_exit>:
    1e7e:	f8 94       	cli

00001e80 <__stop_program>:
    1e80:	ff cf       	rjmp	.-2      	; 0x1e80 <__stop_program>
