Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  7 22:34:47 2022
| Host         : DESKTOP-TIBT0BA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.553        0.000                      0                28788        0.018        0.000                      0                28788        3.750        0.000                       0                 12369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          0.553        0.000                      0                28788        0.018        0.000                      0                28788        3.750        0.000                       0                 12369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 7.035ns (76.044%)  route 2.216ns (23.956%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.842     3.136    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      5.368     8.504 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[7]
                         net (fo=3, routed)           0.978     9.481    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_99
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.605 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9/O
                         net (fo=2, routed)           0.725    10.330    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I1_O)        0.153    10.483 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_1/O
                         net (fo=2, routed)           0.514    10.997    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[3]
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.324 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.324    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_48
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.700 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.700    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.817    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1_n_1
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2_n_1
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.051 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.051    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3_n_1
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.168 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.168    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__4_n_1
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.387 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__5/O[0]
                         net (fo=1, routed)           0.000    12.387    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[25]
    SLICE_X16Y37         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.576    12.755    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X16Y37         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[25]/C
                         clock pessimism              0.230    12.985    
                         clock uncertainty           -0.154    12.831    
    SLICE_X16Y37         FDRE (Setup_fdre_C_D)        0.109    12.940    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[25]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 7.022ns (76.010%)  route 2.216ns (23.990%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.842     3.136    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      5.368     8.504 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[7]
                         net (fo=3, routed)           0.978     9.481    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_99
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.605 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9/O
                         net (fo=2, routed)           0.725    10.330    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I1_O)        0.153    10.483 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_1/O
                         net (fo=2, routed)           0.514    10.997    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[3]
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.324 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.324    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_48
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.700 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.700    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.817    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1_n_1
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2_n_1
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.051 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.051    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3_n_1
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.374 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__4/O[1]
                         net (fo=1, routed)           0.000    12.374    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[22]
    SLICE_X16Y36         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.575    12.754    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X16Y36         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[22]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.109    12.939    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[22]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 7.014ns (75.989%)  route 2.216ns (24.011%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.842     3.136    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      5.368     8.504 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[7]
                         net (fo=3, routed)           0.978     9.481    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_99
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.605 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9/O
                         net (fo=2, routed)           0.725    10.330    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I1_O)        0.153    10.483 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_1/O
                         net (fo=2, routed)           0.514    10.997    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[3]
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.324 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.324    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_48
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.700 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.700    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.817    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1_n_1
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2_n_1
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.051 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.051    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3_n_1
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.366 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__4/O[3]
                         net (fo=1, routed)           0.000    12.366    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[24]
    SLICE_X16Y36         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.575    12.754    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X16Y36         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[24]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.109    12.939    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[24]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 2.161ns (31.209%)  route 4.763ns (68.791%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.714     3.008    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X63Y95         FDRE                                         r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=22, routed)          0.847     4.311    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/align_dist[11]
    SLICE_X61Y93         LUT2 (Prop_lut2_I0_O)        0.124     4.435 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_17/O
                         net (fo=1, routed)           0.000     4.435    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_BLK/abs_dist_int_mux__10[1]
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.985 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.985    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4_n_1
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.319 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_1/O[1]
                         net (fo=85, routed)          1.081     6.400    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/DSP[1]
    SLICE_X56Y87         LUT6 (Prop_lut6_I1_O)        0.303     6.703 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/DSP_i_123/O
                         net (fo=3, routed)           0.564     7.267    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/DSP_i_123_n_1
    SLICE_X55Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.391 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/DSP_i_112/O
                         net (fo=1, routed)           0.433     7.825    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/DSP_i_112_n_1
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.949 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/DSP_i_58/O
                         net (fo=2, routed)           0.673     8.622    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/DSP_i_58_n_1
    SLICE_X54Y88         LUT3 (Prop_lut3_I2_O)        0.146     8.768 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/DSP_i_48/O
                         net (fo=2, routed)           1.164     9.932    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aligned_mant_add[19]
    DSP48_X2Y37          DSP48E1                                      r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.569    12.748    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y37          DSP48E1                                      r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.129    12.877    
                         clock uncertainty           -0.154    12.723    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -2.162    10.561    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 3.021ns (32.733%)  route 6.208ns (67.267%))
  Logic Levels:           9  (CARRY4=2 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.742     3.036    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y37          DSP48E1                                      r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.470 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.300     4.769    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X57Y95         LUT3 (Prop_lut3_I2_O)        0.119     4.888 f  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.678     5.567    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.332     5.899 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     5.899    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.431 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.431    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.702 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.826     7.528    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.399     7.927 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.470     8.396    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.332     8.728 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__0/O
                         net (fo=3, routed)           0.573     9.301    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0
    SLICE_X54Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.425 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.127    10.552    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X52Y99         LUT3 (Prop_lut3_I1_O)        0.152    10.704 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_2/O
                         net (fo=4, routed)           1.235    11.939    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_2_n_1
    SLICE_X56Y100        LUT6 (Prop_lut6_I0_O)        0.326    12.265 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[31]_i_1/O
                         net (fo=1, routed)           0.000    12.265    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[31]
    SLICE_X56Y100        FDRE                                         r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.712    12.891    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X56Y100        FDRE                                         r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X56Y100        FDRE (Setup_fdre_C_D)        0.031    12.897    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 6.938ns (75.790%)  route 2.216ns (24.210%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.842     3.136    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      5.368     8.504 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[7]
                         net (fo=3, routed)           0.978     9.481    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_99
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.605 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9/O
                         net (fo=2, routed)           0.725    10.330    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I1_O)        0.153    10.483 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_1/O
                         net (fo=2, routed)           0.514    10.997    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[3]
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.324 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.324    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_48
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.700 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.700    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.817    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1_n_1
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2_n_1
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.051 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.051    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3_n_1
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.290 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__4/O[2]
                         net (fo=1, routed)           0.000    12.290    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[23]
    SLICE_X16Y36         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.575    12.754    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X16Y36         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[23]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.109    12.939    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[23]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 6.918ns (75.737%)  route 2.216ns (24.263%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.842     3.136    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      5.368     8.504 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[7]
                         net (fo=3, routed)           0.978     9.481    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_99
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.605 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9/O
                         net (fo=2, routed)           0.725    10.330    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I1_O)        0.153    10.483 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_1/O
                         net (fo=2, routed)           0.514    10.997    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[3]
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.324 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.324    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_48
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.700 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.700    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.817    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1_n_1
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2_n_1
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.051 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.051    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3_n_1
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.270 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__4/O[0]
                         net (fo=1, routed)           0.000    12.270    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[21]
    SLICE_X16Y36         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.575    12.754    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X16Y36         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[21]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.109    12.939    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[21]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.255ns (24.880%)  route 6.809ns (75.120%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.742     3.036    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y37          DSP48E1                                      r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.470 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.300     4.769    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X57Y95         LUT3 (Prop_lut3_I2_O)        0.119     4.888 f  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.678     5.567    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.332     5.899 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     5.899    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.431 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.431    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.545 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=87, routed)          1.334     7.878    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X55Y98         LUT3 (Prop_lut3_I1_O)        0.150     8.028 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__2/O
                         net (fo=37, routed)          1.321     9.349    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[2]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.326     9.675 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[22]_i_3/O
                         net (fo=2, routed)           1.055    10.730    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[22]_i_3_n_1
    SLICE_X57Y97         LUT3 (Prop_lut3_I0_O)        0.124    10.854 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[18]_i_2/O
                         net (fo=4, routed)           1.121    11.975    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[18]_i_2_n_1
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.099 r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[15]_i_1/O
                         net (fo=1, routed)           0.000    12.099    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[15]
    SLICE_X58Y99         FDRE                                         r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.538    12.717    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X58Y99         FDRE                                         r  base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X58Y99         FDRE (Setup_fdre_C_D)        0.077    12.769    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 6.905ns (75.702%)  route 2.216ns (24.298%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.842     3.136    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      5.368     8.504 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[7]
                         net (fo=3, routed)           0.978     9.481    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_99
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.605 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9/O
                         net (fo=2, routed)           0.725    10.330    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I1_O)        0.153    10.483 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_1/O
                         net (fo=2, routed)           0.514    10.997    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[3]
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.324 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.324    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_48
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.700 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.700    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.817    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1_n_1
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2_n_1
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.257 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3/O[1]
                         net (fo=1, routed)           0.000    12.257    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[18]
    SLICE_X16Y35         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.575    12.754    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X16Y35         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[18]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)        0.109    12.939    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[18]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 6.897ns (75.681%)  route 2.216ns (24.319%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.842     3.136    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      5.368     8.504 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p/P[7]
                         net (fo=3, routed)           0.978     9.481    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_n_99
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.605 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9/O
                         net (fo=2, routed)           0.725    10.330    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_9_n_1
    SLICE_X17Y32         LUT5 (Prop_lut5_I1_O)        0.153    10.483 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_1/O
                         net (fo=2, routed)           0.514    10.997    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p_4[3]
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.324 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/add_ln703_5_fu_1107_p2__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.324    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40_n_48
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.700 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.700    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__0_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.817    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__1_n_1
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__2_n_1
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.249 r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__1_carry__3/O[3]
                         net (fo=1, routed)           0.000    12.249    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[20]
    SLICE_X16Y35         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       1.575    12.754    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
    SLICE_X16Y35         FDRE                                         r  base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[20]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)        0.109    12.939    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1544_reg[20]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  0.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.656     0.992    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X54Y111        FDRE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]/Q
                         net (fo=1, routed)           0.170     1.310    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[50]
    RAMB36_X3Y22         RAMB36E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.971     1.337    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y22         RAMB36E1                                     r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.287     1.050    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.242     1.292    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.586%)  route 0.159ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.629     0.965    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X48Y119        FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.128     1.093 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_d3_reg/Q
                         net (fo=1, routed)           0.159     1.252    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_d3
    SLICE_X50Y120        FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.895     1.261    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X50Y120        FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_reg_reg/C
                         clock pessimism             -0.039     1.222    
    SLICE_X50Y120        FDRE (Hold_fdre_C_D)         0.009     1.231    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/frame_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.659     0.995    base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.173     1.309    base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y99         SRL16E                                       r  base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.845     1.211    base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.310%)  route 0.198ns (48.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.563     0.899    base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/ap_clk
    SLICE_X38Y49         FDSE                                         r  base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDSE (Prop_fdse_C_Q)         0.164     1.063 r  base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.198     1.261    base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/mOutPtr_reg_n_1_[1]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.306 r  base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/internal_empty_n_i_1/O
                         net (fo=1, routed)           0.000     1.306    base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/internal_empty_n_i_1_n_1
    SLICE_X38Y50         FDRE                                         r  base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.825     1.191    base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/ap_clk
    SLICE_X38Y50         FDRE                                         r  base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/internal_empty_n_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.120     1.281    base_i/sobel_accel_0/inst/start_for_ConvertDeQ_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/introut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.428%)  route 0.217ns (60.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.638     0.974    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X45Y103        FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/introut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/introut_reg/Q
                         net (fo=1, routed)           0.217     1.332    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/s2mm_ip2axi_introut
    SLICE_X50Y103        FDRE                                         r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.906     1.272    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/m_axi_s2mm_aclk
    SLICE_X50Y103        FDRE                                         r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.064     1.297    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.314%)  route 0.218ns (60.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.555     0.891    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X49Y93         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/Q
                         net (fo=2, routed)           0.218     1.249    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[12]_0[4]
    SLICE_X50Y91         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.819     1.185    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X50Y91         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.063     1.213    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.238%)  route 0.228ns (61.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.631     0.967    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_s2mm_aclk
    SLICE_X49Y132        FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg/Q
                         net (fo=4, routed)           0.228     1.336    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/axis_min_assert_sftrst
    SLICE_X51Y131        FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.897     1.263    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/s_axis_s2mm_aclk
    SLICE_X51Y131        FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                         clock pessimism             -0.039     1.224    
    SLICE_X51Y131        FDRE (Hold_fdre_C_D)         0.075     1.299    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/mOutPtr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.563%)  route 0.205ns (52.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.563     0.899    base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/ap_clk
    SLICE_X45Y49         FDRE                                         r  base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/internal_empty_n_reg/Q
                         net (fo=7, routed)           0.205     1.245    base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/sobel_x64_data_strea_empty_n
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.290 r  base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/mOutPtr[1]_i_1__18/O
                         net (fo=1, routed)           0.000     1.290    base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/mOutPtr[1]_i_1__18_n_1
    SLICE_X45Y50         FDSE                                         r  base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/mOutPtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.825     1.191    base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/ap_clk
    SLICE_X45Y50         FDSE                                         r  base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/mOutPtr_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDSE (Hold_fdse_C_D)         0.092     1.253    base_i/sobel_accel_0/inst/sobel_x64_data_strea_U/mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.659     0.995    base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.172     1.308    base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y99         SRL16E                                       r  base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.845     1.211    base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.637     0.973    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X45Y109        FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[0]/Q
                         net (fo=1, routed)           0.115     1.229    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[0]
    SLICE_X42Y109        SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12386, routed)       0.909     1.275    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y109        SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4/CLK
                         clock pessimism             -0.268     1.007    
    SLICE_X42Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.190    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X4Y26    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X2Y25    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y12    base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y18    base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y16    base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y29    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X4Y30    base_i/sobel_accel_0/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y16    base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/add_ln703_reg_1500_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y32    base_i/sobel_accel_0/inst/CvtColor_1_U0/mul_ln703_1_reg_386_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18   base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y115  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y77   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y77   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y77   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y77   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y77   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y77   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y77   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y77   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y78   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y78   base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK



