
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /data/opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'iavendano' on host 'fabricant' (Linux_x86_64 version 4.4.0-127-generic) on Mon Aug 20 10:54:19 PDT 2018
INFO: [HLS 200-10] On os Linux Mint 18 Sarah
INFO: [HLS 200-10] In directory '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg'
INFO: [HLS 200-10] Opening project '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg'.
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'multibyteOg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'multibyteOg.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
make[2]: Entering directory '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/csim/build'
   Compiling ../../../../multibyteOg.cpp in debug mode
   Generating csim.exe
make[2]: Leaving directory '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/csim/build'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'multibyteOg.cpp' ...
