
Infant_Incubator_L152RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047ac  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080048e8  080048e8  000058e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800496c  0800496c  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800496c  0800496c  0000596c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004974  08004974  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004974  08004974  00005974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004978  08004978  00005978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800497c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  20000068  080049e4  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  080049e4  0000627c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a4f2  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a1b  00000000  00000000  00010583  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a00  00000000  00000000  00011fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007c8  00000000  00000000  000129a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016971  00000000  00000000  00013168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c805  00000000  00000000  00029ad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089a26  00000000  00000000  000362de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bfd04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003180  00000000  00000000  000bfd48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000c2ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000068 	.word	0x20000068
 8000158:	00000000 	.word	0x00000000
 800015c:	080048d0 	.word	0x080048d0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000006c 	.word	0x2000006c
 8000178:	080048d0 	.word	0x080048d0

0800017c <__aeabi_frsub>:
 800017c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000180:	e002      	b.n	8000188 <__addsf3>
 8000182:	bf00      	nop

08000184 <__aeabi_fsub>:
 8000184:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000188 <__addsf3>:
 8000188:	0042      	lsls	r2, r0, #1
 800018a:	bf1f      	itttt	ne
 800018c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000190:	ea92 0f03 	teqne	r2, r3
 8000194:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000198:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800019c:	d06a      	beq.n	8000274 <__addsf3+0xec>
 800019e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001a6:	bfc1      	itttt	gt
 80001a8:	18d2      	addgt	r2, r2, r3
 80001aa:	4041      	eorgt	r1, r0
 80001ac:	4048      	eorgt	r0, r1
 80001ae:	4041      	eorgt	r1, r0
 80001b0:	bfb8      	it	lt
 80001b2:	425b      	neglt	r3, r3
 80001b4:	2b19      	cmp	r3, #25
 80001b6:	bf88      	it	hi
 80001b8:	4770      	bxhi	lr
 80001ba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001be:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001c2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001c6:	bf18      	it	ne
 80001c8:	4240      	negne	r0, r0
 80001ca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001ce:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001d2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001d6:	bf18      	it	ne
 80001d8:	4249      	negne	r1, r1
 80001da:	ea92 0f03 	teq	r2, r3
 80001de:	d03f      	beq.n	8000260 <__addsf3+0xd8>
 80001e0:	f1a2 0201 	sub.w	r2, r2, #1
 80001e4:	fa41 fc03 	asr.w	ip, r1, r3
 80001e8:	eb10 000c 	adds.w	r0, r0, ip
 80001ec:	f1c3 0320 	rsb	r3, r3, #32
 80001f0:	fa01 f103 	lsl.w	r1, r1, r3
 80001f4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001f8:	d502      	bpl.n	8000200 <__addsf3+0x78>
 80001fa:	4249      	negs	r1, r1
 80001fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000200:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000204:	d313      	bcc.n	800022e <__addsf3+0xa6>
 8000206:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800020a:	d306      	bcc.n	800021a <__addsf3+0x92>
 800020c:	0840      	lsrs	r0, r0, #1
 800020e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000212:	f102 0201 	add.w	r2, r2, #1
 8000216:	2afe      	cmp	r2, #254	@ 0xfe
 8000218:	d251      	bcs.n	80002be <__addsf3+0x136>
 800021a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800021e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000222:	bf08      	it	eq
 8000224:	f020 0001 	biceq.w	r0, r0, #1
 8000228:	ea40 0003 	orr.w	r0, r0, r3
 800022c:	4770      	bx	lr
 800022e:	0049      	lsls	r1, r1, #1
 8000230:	eb40 0000 	adc.w	r0, r0, r0
 8000234:	3a01      	subs	r2, #1
 8000236:	bf28      	it	cs
 8000238:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800023c:	d2ed      	bcs.n	800021a <__addsf3+0x92>
 800023e:	fab0 fc80 	clz	ip, r0
 8000242:	f1ac 0c08 	sub.w	ip, ip, #8
 8000246:	ebb2 020c 	subs.w	r2, r2, ip
 800024a:	fa00 f00c 	lsl.w	r0, r0, ip
 800024e:	bfaa      	itet	ge
 8000250:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000254:	4252      	neglt	r2, r2
 8000256:	4318      	orrge	r0, r3
 8000258:	bfbc      	itt	lt
 800025a:	40d0      	lsrlt	r0, r2
 800025c:	4318      	orrlt	r0, r3
 800025e:	4770      	bx	lr
 8000260:	f092 0f00 	teq	r2, #0
 8000264:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000268:	bf06      	itte	eq
 800026a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800026e:	3201      	addeq	r2, #1
 8000270:	3b01      	subne	r3, #1
 8000272:	e7b5      	b.n	80001e0 <__addsf3+0x58>
 8000274:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000278:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800027c:	bf18      	it	ne
 800027e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000282:	d021      	beq.n	80002c8 <__addsf3+0x140>
 8000284:	ea92 0f03 	teq	r2, r3
 8000288:	d004      	beq.n	8000294 <__addsf3+0x10c>
 800028a:	f092 0f00 	teq	r2, #0
 800028e:	bf08      	it	eq
 8000290:	4608      	moveq	r0, r1
 8000292:	4770      	bx	lr
 8000294:	ea90 0f01 	teq	r0, r1
 8000298:	bf1c      	itt	ne
 800029a:	2000      	movne	r0, #0
 800029c:	4770      	bxne	lr
 800029e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80002a2:	d104      	bne.n	80002ae <__addsf3+0x126>
 80002a4:	0040      	lsls	r0, r0, #1
 80002a6:	bf28      	it	cs
 80002a8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002ac:	4770      	bx	lr
 80002ae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002b2:	bf3c      	itt	cc
 80002b4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80002b8:	4770      	bxcc	lr
 80002ba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002be:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002c2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002c6:	4770      	bx	lr
 80002c8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002cc:	bf16      	itet	ne
 80002ce:	4608      	movne	r0, r1
 80002d0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002d4:	4601      	movne	r1, r0
 80002d6:	0242      	lsls	r2, r0, #9
 80002d8:	bf06      	itte	eq
 80002da:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002de:	ea90 0f01 	teqeq	r0, r1
 80002e2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_ui2f>:
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e004      	b.n	80002f8 <__aeabi_i2f+0x8>
 80002ee:	bf00      	nop

080002f0 <__aeabi_i2f>:
 80002f0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002f4:	bf48      	it	mi
 80002f6:	4240      	negmi	r0, r0
 80002f8:	ea5f 0c00 	movs.w	ip, r0
 80002fc:	bf08      	it	eq
 80002fe:	4770      	bxeq	lr
 8000300:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000304:	4601      	mov	r1, r0
 8000306:	f04f 0000 	mov.w	r0, #0
 800030a:	e01c      	b.n	8000346 <__aeabi_l2f+0x2a>

0800030c <__aeabi_ul2f>:
 800030c:	ea50 0201 	orrs.w	r2, r0, r1
 8000310:	bf08      	it	eq
 8000312:	4770      	bxeq	lr
 8000314:	f04f 0300 	mov.w	r3, #0
 8000318:	e00a      	b.n	8000330 <__aeabi_l2f+0x14>
 800031a:	bf00      	nop

0800031c <__aeabi_l2f>:
 800031c:	ea50 0201 	orrs.w	r2, r0, r1
 8000320:	bf08      	it	eq
 8000322:	4770      	bxeq	lr
 8000324:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000328:	d502      	bpl.n	8000330 <__aeabi_l2f+0x14>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	ea5f 0c01 	movs.w	ip, r1
 8000334:	bf02      	ittt	eq
 8000336:	4684      	moveq	ip, r0
 8000338:	4601      	moveq	r1, r0
 800033a:	2000      	moveq	r0, #0
 800033c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000340:	bf08      	it	eq
 8000342:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000346:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800034a:	fabc f28c 	clz	r2, ip
 800034e:	3a08      	subs	r2, #8
 8000350:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000354:	db10      	blt.n	8000378 <__aeabi_l2f+0x5c>
 8000356:	fa01 fc02 	lsl.w	ip, r1, r2
 800035a:	4463      	add	r3, ip
 800035c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000368:	fa20 f202 	lsr.w	r2, r0, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	f020 0001 	biceq.w	r0, r0, #1
 8000376:	4770      	bx	lr
 8000378:	f102 0220 	add.w	r2, r2, #32
 800037c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000380:	f1c2 0220 	rsb	r2, r2, #32
 8000384:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000388:	fa21 f202 	lsr.w	r2, r1, r2
 800038c:	eb43 0002 	adc.w	r0, r3, r2
 8000390:	bf08      	it	eq
 8000392:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000396:	4770      	bx	lr

08000398 <__aeabi_fmul>:
 8000398:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800039c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003a0:	bf1e      	ittt	ne
 80003a2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003a6:	ea92 0f0c 	teqne	r2, ip
 80003aa:	ea93 0f0c 	teqne	r3, ip
 80003ae:	d06f      	beq.n	8000490 <__aeabi_fmul+0xf8>
 80003b0:	441a      	add	r2, r3
 80003b2:	ea80 0c01 	eor.w	ip, r0, r1
 80003b6:	0240      	lsls	r0, r0, #9
 80003b8:	bf18      	it	ne
 80003ba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003be:	d01e      	beq.n	80003fe <__aeabi_fmul+0x66>
 80003c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003c4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003c8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003cc:	fba0 3101 	umull	r3, r1, r0, r1
 80003d0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003d4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003d8:	bf3e      	ittt	cc
 80003da:	0049      	lslcc	r1, r1, #1
 80003dc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003e0:	005b      	lslcc	r3, r3, #1
 80003e2:	ea40 0001 	orr.w	r0, r0, r1
 80003e6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ea:	2afd      	cmp	r2, #253	@ 0xfd
 80003ec:	d81d      	bhi.n	800042a <__aeabi_fmul+0x92>
 80003ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003f6:	bf08      	it	eq
 80003f8:	f020 0001 	biceq.w	r0, r0, #1
 80003fc:	4770      	bx	lr
 80003fe:	f090 0f00 	teq	r0, #0
 8000402:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000406:	bf08      	it	eq
 8000408:	0249      	lsleq	r1, r1, #9
 800040a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800040e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000412:	3a7f      	subs	r2, #127	@ 0x7f
 8000414:	bfc2      	ittt	gt
 8000416:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800041a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800041e:	4770      	bxgt	lr
 8000420:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000424:	f04f 0300 	mov.w	r3, #0
 8000428:	3a01      	subs	r2, #1
 800042a:	dc5d      	bgt.n	80004e8 <__aeabi_fmul+0x150>
 800042c:	f112 0f19 	cmn.w	r2, #25
 8000430:	bfdc      	itt	le
 8000432:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000436:	4770      	bxle	lr
 8000438:	f1c2 0200 	rsb	r2, r2, #0
 800043c:	0041      	lsls	r1, r0, #1
 800043e:	fa21 f102 	lsr.w	r1, r1, r2
 8000442:	f1c2 0220 	rsb	r2, r2, #32
 8000446:	fa00 fc02 	lsl.w	ip, r0, r2
 800044a:	ea5f 0031 	movs.w	r0, r1, rrx
 800044e:	f140 0000 	adc.w	r0, r0, #0
 8000452:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000456:	bf08      	it	eq
 8000458:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800045c:	4770      	bx	lr
 800045e:	f092 0f00 	teq	r2, #0
 8000462:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000466:	bf02      	ittt	eq
 8000468:	0040      	lsleq	r0, r0, #1
 800046a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800046e:	3a01      	subeq	r2, #1
 8000470:	d0f9      	beq.n	8000466 <__aeabi_fmul+0xce>
 8000472:	ea40 000c 	orr.w	r0, r0, ip
 8000476:	f093 0f00 	teq	r3, #0
 800047a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800047e:	bf02      	ittt	eq
 8000480:	0049      	lsleq	r1, r1, #1
 8000482:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000486:	3b01      	subeq	r3, #1
 8000488:	d0f9      	beq.n	800047e <__aeabi_fmul+0xe6>
 800048a:	ea41 010c 	orr.w	r1, r1, ip
 800048e:	e78f      	b.n	80003b0 <__aeabi_fmul+0x18>
 8000490:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000494:	ea92 0f0c 	teq	r2, ip
 8000498:	bf18      	it	ne
 800049a:	ea93 0f0c 	teqne	r3, ip
 800049e:	d00a      	beq.n	80004b6 <__aeabi_fmul+0x11e>
 80004a0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004a4:	bf18      	it	ne
 80004a6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004aa:	d1d8      	bne.n	800045e <__aeabi_fmul+0xc6>
 80004ac:	ea80 0001 	eor.w	r0, r0, r1
 80004b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004b4:	4770      	bx	lr
 80004b6:	f090 0f00 	teq	r0, #0
 80004ba:	bf17      	itett	ne
 80004bc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004c0:	4608      	moveq	r0, r1
 80004c2:	f091 0f00 	teqne	r1, #0
 80004c6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004ca:	d014      	beq.n	80004f6 <__aeabi_fmul+0x15e>
 80004cc:	ea92 0f0c 	teq	r2, ip
 80004d0:	d101      	bne.n	80004d6 <__aeabi_fmul+0x13e>
 80004d2:	0242      	lsls	r2, r0, #9
 80004d4:	d10f      	bne.n	80004f6 <__aeabi_fmul+0x15e>
 80004d6:	ea93 0f0c 	teq	r3, ip
 80004da:	d103      	bne.n	80004e4 <__aeabi_fmul+0x14c>
 80004dc:	024b      	lsls	r3, r1, #9
 80004de:	bf18      	it	ne
 80004e0:	4608      	movne	r0, r1
 80004e2:	d108      	bne.n	80004f6 <__aeabi_fmul+0x15e>
 80004e4:	ea80 0001 	eor.w	r0, r0, r1
 80004e8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004ec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004f4:	4770      	bx	lr
 80004f6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004fa:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004fe:	4770      	bx	lr

08000500 <__aeabi_fdiv>:
 8000500:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000504:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000508:	bf1e      	ittt	ne
 800050a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800050e:	ea92 0f0c 	teqne	r2, ip
 8000512:	ea93 0f0c 	teqne	r3, ip
 8000516:	d069      	beq.n	80005ec <__aeabi_fdiv+0xec>
 8000518:	eba2 0203 	sub.w	r2, r2, r3
 800051c:	ea80 0c01 	eor.w	ip, r0, r1
 8000520:	0249      	lsls	r1, r1, #9
 8000522:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000526:	d037      	beq.n	8000598 <__aeabi_fdiv+0x98>
 8000528:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800052c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000530:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000534:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000538:	428b      	cmp	r3, r1
 800053a:	bf38      	it	cc
 800053c:	005b      	lslcc	r3, r3, #1
 800053e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000542:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000546:	428b      	cmp	r3, r1
 8000548:	bf24      	itt	cs
 800054a:	1a5b      	subcs	r3, r3, r1
 800054c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000550:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000554:	bf24      	itt	cs
 8000556:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800055a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800055e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000562:	bf24      	itt	cs
 8000564:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000568:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800056c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000570:	bf24      	itt	cs
 8000572:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000576:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800057a:	011b      	lsls	r3, r3, #4
 800057c:	bf18      	it	ne
 800057e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000582:	d1e0      	bne.n	8000546 <__aeabi_fdiv+0x46>
 8000584:	2afd      	cmp	r2, #253	@ 0xfd
 8000586:	f63f af50 	bhi.w	800042a <__aeabi_fmul+0x92>
 800058a:	428b      	cmp	r3, r1
 800058c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000590:	bf08      	it	eq
 8000592:	f020 0001 	biceq.w	r0, r0, #1
 8000596:	4770      	bx	lr
 8000598:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800059c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005a0:	327f      	adds	r2, #127	@ 0x7f
 80005a2:	bfc2      	ittt	gt
 80005a4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80005a8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005ac:	4770      	bxgt	lr
 80005ae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005b2:	f04f 0300 	mov.w	r3, #0
 80005b6:	3a01      	subs	r2, #1
 80005b8:	e737      	b.n	800042a <__aeabi_fmul+0x92>
 80005ba:	f092 0f00 	teq	r2, #0
 80005be:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005c2:	bf02      	ittt	eq
 80005c4:	0040      	lsleq	r0, r0, #1
 80005c6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005ca:	3a01      	subeq	r2, #1
 80005cc:	d0f9      	beq.n	80005c2 <__aeabi_fdiv+0xc2>
 80005ce:	ea40 000c 	orr.w	r0, r0, ip
 80005d2:	f093 0f00 	teq	r3, #0
 80005d6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005da:	bf02      	ittt	eq
 80005dc:	0049      	lsleq	r1, r1, #1
 80005de:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005e2:	3b01      	subeq	r3, #1
 80005e4:	d0f9      	beq.n	80005da <__aeabi_fdiv+0xda>
 80005e6:	ea41 010c 	orr.w	r1, r1, ip
 80005ea:	e795      	b.n	8000518 <__aeabi_fdiv+0x18>
 80005ec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005f0:	ea92 0f0c 	teq	r2, ip
 80005f4:	d108      	bne.n	8000608 <__aeabi_fdiv+0x108>
 80005f6:	0242      	lsls	r2, r0, #9
 80005f8:	f47f af7d 	bne.w	80004f6 <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	f47f af70 	bne.w	80004e4 <__aeabi_fmul+0x14c>
 8000604:	4608      	mov	r0, r1
 8000606:	e776      	b.n	80004f6 <__aeabi_fmul+0x15e>
 8000608:	ea93 0f0c 	teq	r3, ip
 800060c:	d104      	bne.n	8000618 <__aeabi_fdiv+0x118>
 800060e:	024b      	lsls	r3, r1, #9
 8000610:	f43f af4c 	beq.w	80004ac <__aeabi_fmul+0x114>
 8000614:	4608      	mov	r0, r1
 8000616:	e76e      	b.n	80004f6 <__aeabi_fmul+0x15e>
 8000618:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800061c:	bf18      	it	ne
 800061e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000622:	d1ca      	bne.n	80005ba <__aeabi_fdiv+0xba>
 8000624:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000628:	f47f af5c 	bne.w	80004e4 <__aeabi_fmul+0x14c>
 800062c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000630:	f47f af3c 	bne.w	80004ac <__aeabi_fmul+0x114>
 8000634:	e75f      	b.n	80004f6 <__aeabi_fmul+0x15e>
 8000636:	bf00      	nop

08000638 <__aeabi_f2iz>:
 8000638:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800063c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000640:	d30f      	bcc.n	8000662 <__aeabi_f2iz+0x2a>
 8000642:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000646:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800064a:	d90d      	bls.n	8000668 <__aeabi_f2iz+0x30>
 800064c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000650:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000654:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000658:	fa23 f002 	lsr.w	r0, r3, r2
 800065c:	bf18      	it	ne
 800065e:	4240      	negne	r0, r0
 8000660:	4770      	bx	lr
 8000662:	f04f 0000 	mov.w	r0, #0
 8000666:	4770      	bx	lr
 8000668:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800066c:	d101      	bne.n	8000672 <__aeabi_f2iz+0x3a>
 800066e:	0242      	lsls	r2, r0, #9
 8000670:	d105      	bne.n	800067e <__aeabi_f2iz+0x46>
 8000672:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000676:	bf08      	it	eq
 8000678:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800067c:	4770      	bx	lr
 800067e:	f04f 0000 	mov.w	r0, #0
 8000682:	4770      	bx	lr

08000684 <__aeabi_uldivmod>:
 8000684:	b953      	cbnz	r3, 800069c <__aeabi_uldivmod+0x18>
 8000686:	b94a      	cbnz	r2, 800069c <__aeabi_uldivmod+0x18>
 8000688:	2900      	cmp	r1, #0
 800068a:	bf08      	it	eq
 800068c:	2800      	cmpeq	r0, #0
 800068e:	bf1c      	itt	ne
 8000690:	f04f 31ff 	movne.w	r1, #4294967295
 8000694:	f04f 30ff 	movne.w	r0, #4294967295
 8000698:	f000 b98c 	b.w	80009b4 <__aeabi_idiv0>
 800069c:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a4:	f000 f806 	bl	80006b4 <__udivmoddi4>
 80006a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b0:	b004      	add	sp, #16
 80006b2:	4770      	bx	lr

080006b4 <__udivmoddi4>:
 80006b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006b8:	9d08      	ldr	r5, [sp, #32]
 80006ba:	468e      	mov	lr, r1
 80006bc:	4604      	mov	r4, r0
 80006be:	4688      	mov	r8, r1
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d14a      	bne.n	800075a <__udivmoddi4+0xa6>
 80006c4:	428a      	cmp	r2, r1
 80006c6:	4617      	mov	r7, r2
 80006c8:	d962      	bls.n	8000790 <__udivmoddi4+0xdc>
 80006ca:	fab2 f682 	clz	r6, r2
 80006ce:	b14e      	cbz	r6, 80006e4 <__udivmoddi4+0x30>
 80006d0:	f1c6 0320 	rsb	r3, r6, #32
 80006d4:	fa01 f806 	lsl.w	r8, r1, r6
 80006d8:	fa20 f303 	lsr.w	r3, r0, r3
 80006dc:	40b7      	lsls	r7, r6
 80006de:	ea43 0808 	orr.w	r8, r3, r8
 80006e2:	40b4      	lsls	r4, r6
 80006e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80006ec:	fa1f fc87 	uxth.w	ip, r7
 80006f0:	fb0e 8811 	mls	r8, lr, r1, r8
 80006f4:	fb01 f20c 	mul.w	r2, r1, ip
 80006f8:	0c23      	lsrs	r3, r4, #16
 80006fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006fe:	429a      	cmp	r2, r3
 8000700:	d909      	bls.n	8000716 <__udivmoddi4+0x62>
 8000702:	18fb      	adds	r3, r7, r3
 8000704:	f101 30ff 	add.w	r0, r1, #4294967295
 8000708:	f080 80eb 	bcs.w	80008e2 <__udivmoddi4+0x22e>
 800070c:	429a      	cmp	r2, r3
 800070e:	f240 80e8 	bls.w	80008e2 <__udivmoddi4+0x22e>
 8000712:	3902      	subs	r1, #2
 8000714:	443b      	add	r3, r7
 8000716:	1a9a      	subs	r2, r3, r2
 8000718:	fbb2 f0fe 	udiv	r0, r2, lr
 800071c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000720:	fb00 fc0c 	mul.w	ip, r0, ip
 8000724:	b2a3      	uxth	r3, r4
 8000726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800072a:	459c      	cmp	ip, r3
 800072c:	d909      	bls.n	8000742 <__udivmoddi4+0x8e>
 800072e:	18fb      	adds	r3, r7, r3
 8000730:	f100 32ff 	add.w	r2, r0, #4294967295
 8000734:	f080 80d7 	bcs.w	80008e6 <__udivmoddi4+0x232>
 8000738:	459c      	cmp	ip, r3
 800073a:	f240 80d4 	bls.w	80008e6 <__udivmoddi4+0x232>
 800073e:	443b      	add	r3, r7
 8000740:	3802      	subs	r0, #2
 8000742:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000746:	2100      	movs	r1, #0
 8000748:	eba3 030c 	sub.w	r3, r3, ip
 800074c:	b11d      	cbz	r5, 8000756 <__udivmoddi4+0xa2>
 800074e:	2200      	movs	r2, #0
 8000750:	40f3      	lsrs	r3, r6
 8000752:	e9c5 3200 	strd	r3, r2, [r5]
 8000756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800075a:	428b      	cmp	r3, r1
 800075c:	d905      	bls.n	800076a <__udivmoddi4+0xb6>
 800075e:	b10d      	cbz	r5, 8000764 <__udivmoddi4+0xb0>
 8000760:	e9c5 0100 	strd	r0, r1, [r5]
 8000764:	2100      	movs	r1, #0
 8000766:	4608      	mov	r0, r1
 8000768:	e7f5      	b.n	8000756 <__udivmoddi4+0xa2>
 800076a:	fab3 f183 	clz	r1, r3
 800076e:	2900      	cmp	r1, #0
 8000770:	d146      	bne.n	8000800 <__udivmoddi4+0x14c>
 8000772:	4573      	cmp	r3, lr
 8000774:	d302      	bcc.n	800077c <__udivmoddi4+0xc8>
 8000776:	4282      	cmp	r2, r0
 8000778:	f200 8108 	bhi.w	800098c <__udivmoddi4+0x2d8>
 800077c:	1a84      	subs	r4, r0, r2
 800077e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000782:	2001      	movs	r0, #1
 8000784:	4690      	mov	r8, r2
 8000786:	2d00      	cmp	r5, #0
 8000788:	d0e5      	beq.n	8000756 <__udivmoddi4+0xa2>
 800078a:	e9c5 4800 	strd	r4, r8, [r5]
 800078e:	e7e2      	b.n	8000756 <__udivmoddi4+0xa2>
 8000790:	2a00      	cmp	r2, #0
 8000792:	f000 8091 	beq.w	80008b8 <__udivmoddi4+0x204>
 8000796:	fab2 f682 	clz	r6, r2
 800079a:	2e00      	cmp	r6, #0
 800079c:	f040 80a5 	bne.w	80008ea <__udivmoddi4+0x236>
 80007a0:	1a8a      	subs	r2, r1, r2
 80007a2:	2101      	movs	r1, #1
 80007a4:	0c03      	lsrs	r3, r0, #16
 80007a6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007aa:	b280      	uxth	r0, r0
 80007ac:	b2bc      	uxth	r4, r7
 80007ae:	fbb2 fcfe 	udiv	ip, r2, lr
 80007b2:	fb0e 221c 	mls	r2, lr, ip, r2
 80007b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007ba:	fb04 f20c 	mul.w	r2, r4, ip
 80007be:	429a      	cmp	r2, r3
 80007c0:	d907      	bls.n	80007d2 <__udivmoddi4+0x11e>
 80007c2:	18fb      	adds	r3, r7, r3
 80007c4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007c8:	d202      	bcs.n	80007d0 <__udivmoddi4+0x11c>
 80007ca:	429a      	cmp	r2, r3
 80007cc:	f200 80e3 	bhi.w	8000996 <__udivmoddi4+0x2e2>
 80007d0:	46c4      	mov	ip, r8
 80007d2:	1a9b      	subs	r3, r3, r2
 80007d4:	fbb3 f2fe 	udiv	r2, r3, lr
 80007d8:	fb0e 3312 	mls	r3, lr, r2, r3
 80007dc:	fb02 f404 	mul.w	r4, r2, r4
 80007e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007e4:	429c      	cmp	r4, r3
 80007e6:	d907      	bls.n	80007f8 <__udivmoddi4+0x144>
 80007e8:	18fb      	adds	r3, r7, r3
 80007ea:	f102 30ff 	add.w	r0, r2, #4294967295
 80007ee:	d202      	bcs.n	80007f6 <__udivmoddi4+0x142>
 80007f0:	429c      	cmp	r4, r3
 80007f2:	f200 80cd 	bhi.w	8000990 <__udivmoddi4+0x2dc>
 80007f6:	4602      	mov	r2, r0
 80007f8:	1b1b      	subs	r3, r3, r4
 80007fa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007fe:	e7a5      	b.n	800074c <__udivmoddi4+0x98>
 8000800:	f1c1 0620 	rsb	r6, r1, #32
 8000804:	408b      	lsls	r3, r1
 8000806:	fa22 f706 	lsr.w	r7, r2, r6
 800080a:	431f      	orrs	r7, r3
 800080c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000810:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000814:	fbba f8f9 	udiv	r8, sl, r9
 8000818:	fa0e fe01 	lsl.w	lr, lr, r1
 800081c:	fa20 f306 	lsr.w	r3, r0, r6
 8000820:	fb09 aa18 	mls	sl, r9, r8, sl
 8000824:	fa1f fc87 	uxth.w	ip, r7
 8000828:	ea43 030e 	orr.w	r3, r3, lr
 800082c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000830:	fb08 f00c 	mul.w	r0, r8, ip
 8000834:	0c1c      	lsrs	r4, r3, #16
 8000836:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800083a:	42a0      	cmp	r0, r4
 800083c:	fa02 f201 	lsl.w	r2, r2, r1
 8000840:	d90a      	bls.n	8000858 <__udivmoddi4+0x1a4>
 8000842:	193c      	adds	r4, r7, r4
 8000844:	f108 3aff 	add.w	sl, r8, #4294967295
 8000848:	f080 809e 	bcs.w	8000988 <__udivmoddi4+0x2d4>
 800084c:	42a0      	cmp	r0, r4
 800084e:	f240 809b 	bls.w	8000988 <__udivmoddi4+0x2d4>
 8000852:	f1a8 0802 	sub.w	r8, r8, #2
 8000856:	443c      	add	r4, r7
 8000858:	1a24      	subs	r4, r4, r0
 800085a:	b298      	uxth	r0, r3
 800085c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000860:	fb09 4413 	mls	r4, r9, r3, r4
 8000864:	fb03 fc0c 	mul.w	ip, r3, ip
 8000868:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800086c:	45a4      	cmp	ip, r4
 800086e:	d909      	bls.n	8000884 <__udivmoddi4+0x1d0>
 8000870:	193c      	adds	r4, r7, r4
 8000872:	f103 30ff 	add.w	r0, r3, #4294967295
 8000876:	f080 8085 	bcs.w	8000984 <__udivmoddi4+0x2d0>
 800087a:	45a4      	cmp	ip, r4
 800087c:	f240 8082 	bls.w	8000984 <__udivmoddi4+0x2d0>
 8000880:	3b02      	subs	r3, #2
 8000882:	443c      	add	r4, r7
 8000884:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000888:	eba4 040c 	sub.w	r4, r4, ip
 800088c:	fba0 8c02 	umull	r8, ip, r0, r2
 8000890:	4564      	cmp	r4, ip
 8000892:	4643      	mov	r3, r8
 8000894:	46e1      	mov	r9, ip
 8000896:	d364      	bcc.n	8000962 <__udivmoddi4+0x2ae>
 8000898:	d061      	beq.n	800095e <__udivmoddi4+0x2aa>
 800089a:	b15d      	cbz	r5, 80008b4 <__udivmoddi4+0x200>
 800089c:	ebbe 0203 	subs.w	r2, lr, r3
 80008a0:	eb64 0409 	sbc.w	r4, r4, r9
 80008a4:	fa04 f606 	lsl.w	r6, r4, r6
 80008a8:	fa22 f301 	lsr.w	r3, r2, r1
 80008ac:	431e      	orrs	r6, r3
 80008ae:	40cc      	lsrs	r4, r1
 80008b0:	e9c5 6400 	strd	r6, r4, [r5]
 80008b4:	2100      	movs	r1, #0
 80008b6:	e74e      	b.n	8000756 <__udivmoddi4+0xa2>
 80008b8:	fbb1 fcf2 	udiv	ip, r1, r2
 80008bc:	0c01      	lsrs	r1, r0, #16
 80008be:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008c2:	b280      	uxth	r0, r0
 80008c4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008c8:	463b      	mov	r3, r7
 80008ca:	fbb1 f1f7 	udiv	r1, r1, r7
 80008ce:	4638      	mov	r0, r7
 80008d0:	463c      	mov	r4, r7
 80008d2:	46b8      	mov	r8, r7
 80008d4:	46be      	mov	lr, r7
 80008d6:	2620      	movs	r6, #32
 80008d8:	eba2 0208 	sub.w	r2, r2, r8
 80008dc:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008e0:	e765      	b.n	80007ae <__udivmoddi4+0xfa>
 80008e2:	4601      	mov	r1, r0
 80008e4:	e717      	b.n	8000716 <__udivmoddi4+0x62>
 80008e6:	4610      	mov	r0, r2
 80008e8:	e72b      	b.n	8000742 <__udivmoddi4+0x8e>
 80008ea:	f1c6 0120 	rsb	r1, r6, #32
 80008ee:	fa2e fc01 	lsr.w	ip, lr, r1
 80008f2:	40b7      	lsls	r7, r6
 80008f4:	fa0e fe06 	lsl.w	lr, lr, r6
 80008f8:	fa20 f101 	lsr.w	r1, r0, r1
 80008fc:	ea41 010e 	orr.w	r1, r1, lr
 8000900:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000904:	fbbc f8fe 	udiv	r8, ip, lr
 8000908:	b2bc      	uxth	r4, r7
 800090a:	fb0e cc18 	mls	ip, lr, r8, ip
 800090e:	fb08 f904 	mul.w	r9, r8, r4
 8000912:	0c0a      	lsrs	r2, r1, #16
 8000914:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000918:	40b0      	lsls	r0, r6
 800091a:	4591      	cmp	r9, r2
 800091c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000920:	b280      	uxth	r0, r0
 8000922:	d93e      	bls.n	80009a2 <__udivmoddi4+0x2ee>
 8000924:	18ba      	adds	r2, r7, r2
 8000926:	f108 3cff 	add.w	ip, r8, #4294967295
 800092a:	d201      	bcs.n	8000930 <__udivmoddi4+0x27c>
 800092c:	4591      	cmp	r9, r2
 800092e:	d81f      	bhi.n	8000970 <__udivmoddi4+0x2bc>
 8000930:	eba2 0209 	sub.w	r2, r2, r9
 8000934:	fbb2 f9fe 	udiv	r9, r2, lr
 8000938:	fb09 f804 	mul.w	r8, r9, r4
 800093c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000940:	b28a      	uxth	r2, r1
 8000942:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000946:	4542      	cmp	r2, r8
 8000948:	d229      	bcs.n	800099e <__udivmoddi4+0x2ea>
 800094a:	18ba      	adds	r2, r7, r2
 800094c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000950:	d2c2      	bcs.n	80008d8 <__udivmoddi4+0x224>
 8000952:	4542      	cmp	r2, r8
 8000954:	d2c0      	bcs.n	80008d8 <__udivmoddi4+0x224>
 8000956:	f1a9 0102 	sub.w	r1, r9, #2
 800095a:	443a      	add	r2, r7
 800095c:	e7bc      	b.n	80008d8 <__udivmoddi4+0x224>
 800095e:	45c6      	cmp	lr, r8
 8000960:	d29b      	bcs.n	800089a <__udivmoddi4+0x1e6>
 8000962:	ebb8 0302 	subs.w	r3, r8, r2
 8000966:	eb6c 0c07 	sbc.w	ip, ip, r7
 800096a:	3801      	subs	r0, #1
 800096c:	46e1      	mov	r9, ip
 800096e:	e794      	b.n	800089a <__udivmoddi4+0x1e6>
 8000970:	eba7 0909 	sub.w	r9, r7, r9
 8000974:	444a      	add	r2, r9
 8000976:	fbb2 f9fe 	udiv	r9, r2, lr
 800097a:	f1a8 0c02 	sub.w	ip, r8, #2
 800097e:	fb09 f804 	mul.w	r8, r9, r4
 8000982:	e7db      	b.n	800093c <__udivmoddi4+0x288>
 8000984:	4603      	mov	r3, r0
 8000986:	e77d      	b.n	8000884 <__udivmoddi4+0x1d0>
 8000988:	46d0      	mov	r8, sl
 800098a:	e765      	b.n	8000858 <__udivmoddi4+0x1a4>
 800098c:	4608      	mov	r0, r1
 800098e:	e6fa      	b.n	8000786 <__udivmoddi4+0xd2>
 8000990:	443b      	add	r3, r7
 8000992:	3a02      	subs	r2, #2
 8000994:	e730      	b.n	80007f8 <__udivmoddi4+0x144>
 8000996:	f1ac 0c02 	sub.w	ip, ip, #2
 800099a:	443b      	add	r3, r7
 800099c:	e719      	b.n	80007d2 <__udivmoddi4+0x11e>
 800099e:	4649      	mov	r1, r9
 80009a0:	e79a      	b.n	80008d8 <__udivmoddi4+0x224>
 80009a2:	eba2 0209 	sub.w	r2, r2, r9
 80009a6:	fbb2 f9fe 	udiv	r9, r2, lr
 80009aa:	46c4      	mov	ip, r8
 80009ac:	fb09 f804 	mul.w	r8, r9, r4
 80009b0:	e7c4      	b.n	800093c <__udivmoddi4+0x288>
 80009b2:	bf00      	nop

080009b4 <__aeabi_idiv0>:
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af02      	add	r7, sp, #8
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 80009c4:	78fb      	ldrb	r3, [r7, #3]
 80009c6:	f023 030f 	bic.w	r3, r3, #15
 80009ca:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 80009cc:	78fb      	ldrb	r3, [r7, #3]
 80009ce:	011b      	lsls	r3, r3, #4
 80009d0:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 80009d2:	7bfb      	ldrb	r3, [r7, #15]
 80009d4:	f043 030c 	orr.w	r3, r3, #12
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 80009dc:	7bfb      	ldrb	r3, [r7, #15]
 80009de:	f043 0308 	orr.w	r3, r3, #8
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 80009e6:	7bbb      	ldrb	r3, [r7, #14]
 80009e8:	f043 030c 	orr.w	r3, r3, #12
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 80009f0:	7bbb      	ldrb	r3, [r7, #14]
 80009f2:	f043 0308 	orr.w	r3, r3, #8
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	6818      	ldr	r0, [r3, #0]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	791b      	ldrb	r3, [r3, #4]
 8000a02:	4619      	mov	r1, r3
 8000a04:	f107 0208 	add.w	r2, r7, #8
 8000a08:	2364      	movs	r3, #100	@ 0x64
 8000a0a:	9300      	str	r3, [sp, #0]
 8000a0c:	2304      	movs	r3, #4
 8000a0e:	f001 f901 	bl	8001c14 <HAL_I2C_Master_Transmit>
}
 8000a12:	bf00      	nop
 8000a14:	3710      	adds	r7, #16
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b086      	sub	sp, #24
 8000a1e:	af02      	add	r7, sp, #8
 8000a20:	6078      	str	r0, [r7, #4]
 8000a22:	460b      	mov	r3, r1
 8000a24:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 8000a26:	78fb      	ldrb	r3, [r7, #3]
 8000a28:	f023 030f 	bic.w	r3, r3, #15
 8000a2c:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 8000a2e:	78fb      	ldrb	r3, [r7, #3]
 8000a30:	011b      	lsls	r3, r3, #4
 8000a32:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 8000a34:	7bfb      	ldrb	r3, [r7, #15]
 8000a36:	f043 030d 	orr.w	r3, r3, #13
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 8000a3e:	7bfb      	ldrb	r3, [r7, #15]
 8000a40:	f043 0309 	orr.w	r3, r3, #9
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 8000a48:	7bbb      	ldrb	r3, [r7, #14]
 8000a4a:	f043 030d 	orr.w	r3, r3, #13
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 8000a52:	7bbb      	ldrb	r3, [r7, #14]
 8000a54:	f043 0309 	orr.w	r3, r3, #9
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6818      	ldr	r0, [r3, #0]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	791b      	ldrb	r3, [r3, #4]
 8000a64:	4619      	mov	r1, r3
 8000a66:	f107 0208 	add.w	r2, r7, #8
 8000a6a:	2364      	movs	r3, #100	@ 0x64
 8000a6c:	9300      	str	r3, [sp, #0]
 8000a6e:	2304      	movs	r3, #4
 8000a70:	f001 f8d0 	bl	8001c14 <HAL_I2C_Master_Transmit>
}
 8000a74:	bf00      	nop
 8000a76:	3710      	adds	r7, #16
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 8000a84:	2180      	movs	r1, #128	@ 0x80
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f7ff ff96 	bl	80009b8 <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	e006      	b.n	8000aa0 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 8000a92:	2120      	movs	r1, #32
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff ffc0 	bl	8000a1a <lcd_send_data>
    for (int i = 0; i < 80; i++)
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	2b4f      	cmp	r3, #79	@ 0x4f
 8000aa4:	ddf5      	ble.n	8000a92 <lcd_clear+0x16>
    }
}
 8000aa6:	bf00      	nop
 8000aa8:	bf00      	nop
 8000aaa:	3710      	adds	r7, #16
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2b03      	cmp	r3, #3
 8000ac0:	d824      	bhi.n	8000b0c <lcd_gotoxy+0x5c>
 8000ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ac8 <lcd_gotoxy+0x18>)
 8000ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac8:	08000ad9 	.word	0x08000ad9
 8000acc:	08000ae3 	.word	0x08000ae3
 8000ad0:	08000aed 	.word	0x08000aed
 8000ad4:	08000af7 	.word	0x08000af7
    {
        case 0: address = 0x80 + col; break;  // First row
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	3b80      	subs	r3, #128	@ 0x80
 8000ade:	75fb      	strb	r3, [r7, #23]
 8000ae0:	e00e      	b.n	8000b00 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 8000ae2:	68bb      	ldr	r3, [r7, #8]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	3b40      	subs	r3, #64	@ 0x40
 8000ae8:	75fb      	strb	r3, [r7, #23]
 8000aea:	e009      	b.n	8000b00 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	3b6c      	subs	r3, #108	@ 0x6c
 8000af2:	75fb      	strb	r3, [r7, #23]
 8000af4:	e004      	b.n	8000b00 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	3b2c      	subs	r3, #44	@ 0x2c
 8000afc:	75fb      	strb	r3, [r7, #23]
 8000afe:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 8000b00:	7dfb      	ldrb	r3, [r7, #23]
 8000b02:	4619      	mov	r1, r3
 8000b04:	68f8      	ldr	r0, [r7, #12]
 8000b06:	f7ff ff57 	bl	80009b8 <lcd_send_cmd>
 8000b0a:	e000      	b.n	8000b0e <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 8000b0c:	bf00      	nop
}
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 8000b1c:	2032      	movs	r0, #50	@ 0x32
 8000b1e:	f000 fc6f 	bl	8001400 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000b22:	2130      	movs	r1, #48	@ 0x30
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff ff47 	bl	80009b8 <lcd_send_cmd>
    HAL_Delay(5);
 8000b2a:	2005      	movs	r0, #5
 8000b2c:	f000 fc68 	bl	8001400 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000b30:	2130      	movs	r1, #48	@ 0x30
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f7ff ff40 	bl	80009b8 <lcd_send_cmd>
    HAL_Delay(1);
 8000b38:	2001      	movs	r0, #1
 8000b3a:	f000 fc61 	bl	8001400 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000b3e:	2130      	movs	r1, #48	@ 0x30
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f7ff ff39 	bl	80009b8 <lcd_send_cmd>
    HAL_Delay(10);
 8000b46:	200a      	movs	r0, #10
 8000b48:	f000 fc5a 	bl	8001400 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 8000b4c:	2120      	movs	r1, #32
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f7ff ff32 	bl	80009b8 <lcd_send_cmd>
    HAL_Delay(10);
 8000b54:	200a      	movs	r0, #10
 8000b56:	f000 fc53 	bl	8001400 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 8000b5a:	2128      	movs	r1, #40	@ 0x28
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f7ff ff2b 	bl	80009b8 <lcd_send_cmd>
    HAL_Delay(1);
 8000b62:	2001      	movs	r0, #1
 8000b64:	f000 fc4c 	bl	8001400 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 8000b68:	2108      	movs	r1, #8
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff ff24 	bl	80009b8 <lcd_send_cmd>
    HAL_Delay(1);
 8000b70:	2001      	movs	r0, #1
 8000b72:	f000 fc45 	bl	8001400 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 8000b76:	2101      	movs	r1, #1
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f7ff ff1d 	bl	80009b8 <lcd_send_cmd>
    HAL_Delay(2);
 8000b7e:	2002      	movs	r0, #2
 8000b80:	f000 fc3e 	bl	8001400 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 8000b84:	2106      	movs	r1, #6
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f7ff ff16 	bl	80009b8 <lcd_send_cmd>
    HAL_Delay(1);
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	f000 fc37 	bl	8001400 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 8000b92:	210c      	movs	r1, #12
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f7ff ff0f 	bl	80009b8 <lcd_send_cmd>
}
 8000b9a:	bf00      	nop
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <__io_putchar>:
#include <stdio.h>
extern UART_HandleTypeDef huart2;  // <-- tell compiler this variable exists elsewhere

/* Redirect printf to USART2 */
int __io_putchar(int ch)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000bac:	1d39      	adds	r1, r7, #4
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	4803      	ldr	r0, [pc, #12]	@ (8000bc4 <__io_putchar+0x20>)
 8000bb6:	f002 fd29 	bl	800360c <HAL_UART_Transmit>
    return ch;
 8000bba:	687b      	ldr	r3, [r7, #4]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	200000d8 	.word	0x200000d8

08000bc8 <SHT31_ReadTempHumidity>:
float temp = 0;
float humid = 0;


void SHT31_ReadTempHumidity(float* temp, float* humidity)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b088      	sub	sp, #32
 8000bcc:	af02      	add	r7, sp, #8
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
    uint8_t cmd[2] = {0x2C, 0x06};
 8000bd2:	f240 632c 	movw	r3, #1580	@ 0x62c
 8000bd6:	823b      	strh	r3, [r7, #16]
    uint8_t data[6];
    uint16_t temp_raw, humidity_raw;

    // Send measurement command
    HAL_I2C_Master_Transmit(&hi2c1, SHT31_ADDR, cmd, 2, HAL_MAX_DELAY);
 8000bd8:	f107 0210 	add.w	r2, r7, #16
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000be0:	9300      	str	r3, [sp, #0]
 8000be2:	2302      	movs	r3, #2
 8000be4:	2188      	movs	r1, #136	@ 0x88
 8000be6:	4827      	ldr	r0, [pc, #156]	@ (8000c84 <SHT31_ReadTempHumidity+0xbc>)
 8000be8:	f001 f814 	bl	8001c14 <HAL_I2C_Master_Transmit>
    HAL_Delay(20);
 8000bec:	2014      	movs	r0, #20
 8000bee:	f000 fc07 	bl	8001400 <HAL_Delay>

    // Read 6 bytes (temp + humidity)
    HAL_I2C_Master_Receive(&hi2c1, SHT31_ADDR, data, 6, HAL_MAX_DELAY);
 8000bf2:	f107 0208 	add.w	r2, r7, #8
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	2306      	movs	r3, #6
 8000bfe:	2188      	movs	r1, #136	@ 0x88
 8000c00:	4820      	ldr	r0, [pc, #128]	@ (8000c84 <SHT31_ReadTempHumidity+0xbc>)
 8000c02:	f001 f905 	bl	8001e10 <HAL_I2C_Master_Receive>

    // Parse raw values
    temp_raw = (data[0] << 8) | data[1];
 8000c06:	7a3b      	ldrb	r3, [r7, #8]
 8000c08:	b21b      	sxth	r3, r3
 8000c0a:	021b      	lsls	r3, r3, #8
 8000c0c:	b21a      	sxth	r2, r3
 8000c0e:	7a7b      	ldrb	r3, [r7, #9]
 8000c10:	b21b      	sxth	r3, r3
 8000c12:	4313      	orrs	r3, r2
 8000c14:	b21b      	sxth	r3, r3
 8000c16:	82fb      	strh	r3, [r7, #22]
    humidity_raw = (data[3] << 8) | data[4];
 8000c18:	7afb      	ldrb	r3, [r7, #11]
 8000c1a:	b21b      	sxth	r3, r3
 8000c1c:	021b      	lsls	r3, r3, #8
 8000c1e:	b21a      	sxth	r2, r3
 8000c20:	7b3b      	ldrb	r3, [r7, #12]
 8000c22:	b21b      	sxth	r3, r3
 8000c24:	4313      	orrs	r3, r2
 8000c26:	b21b      	sxth	r3, r3
 8000c28:	82bb      	strh	r3, [r7, #20]

    // Convert to human-readable units
    *temp = -45.0f + 175.0f * ((float)temp_raw / 65535.0f);
 8000c2a:	8afb      	ldrh	r3, [r7, #22]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fb5b 	bl	80002e8 <__aeabi_ui2f>
 8000c32:	4603      	mov	r3, r0
 8000c34:	4914      	ldr	r1, [pc, #80]	@ (8000c88 <SHT31_ReadTempHumidity+0xc0>)
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff fc62 	bl	8000500 <__aeabi_fdiv>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	4913      	ldr	r1, [pc, #76]	@ (8000c8c <SHT31_ReadTempHumidity+0xc4>)
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fba9 	bl	8000398 <__aeabi_fmul>
 8000c46:	4603      	mov	r3, r0
 8000c48:	4911      	ldr	r1, [pc, #68]	@ (8000c90 <SHT31_ReadTempHumidity+0xc8>)
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff fa9a 	bl	8000184 <__aeabi_fsub>
 8000c50:	4603      	mov	r3, r0
 8000c52:	461a      	mov	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	601a      	str	r2, [r3, #0]
    *humidity = 100.0f * ((float)humidity_raw / 65535.0f);
 8000c58:	8abb      	ldrh	r3, [r7, #20]
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff fb44 	bl	80002e8 <__aeabi_ui2f>
 8000c60:	4603      	mov	r3, r0
 8000c62:	4909      	ldr	r1, [pc, #36]	@ (8000c88 <SHT31_ReadTempHumidity+0xc0>)
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff fc4b 	bl	8000500 <__aeabi_fdiv>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	4909      	ldr	r1, [pc, #36]	@ (8000c94 <SHT31_ReadTempHumidity+0xcc>)
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fb92 	bl	8000398 <__aeabi_fmul>
 8000c74:	4603      	mov	r3, r0
 8000c76:	461a      	mov	r2, r3
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	601a      	str	r2, [r3, #0]
}
 8000c7c:	bf00      	nop
 8000c7e:	3718      	adds	r7, #24
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000084 	.word	0x20000084
 8000c88:	477fff00 	.word	0x477fff00
 8000c8c:	432f0000 	.word	0x432f0000
 8000c90:	42340000 	.word	0x42340000
 8000c94:	42c80000 	.word	0x42c80000

08000c98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c9e:	f000 fb40 	bl	8001322 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ca2:	f000 f863 	bl	8000d6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ca6:	f000 f907 	bl	8000eb8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000caa:	f000 f8db 	bl	8000e64 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000cae:	f000 f8ab 	bl	8000e08 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE BEGIN 2 */
  I2C_LCD_HandleTypeDef lcd1;
  lcd1.hi2c = &hi2c1;   // use global hi2c1 (initialized by MX_I2C1_Init)
 8000cb2:	4b28      	ldr	r3, [pc, #160]	@ (8000d54 <main+0xbc>)
 8000cb4:	603b      	str	r3, [r7, #0]
  lcd1.address = 0x4E;  // usually 0x4E for 0x27 modules
 8000cb6:	234e      	movs	r3, #78	@ 0x4e
 8000cb8:	713b      	strb	r3, [r7, #4]
  lcd_init(&lcd1);
 8000cba:	463b      	mov	r3, r7
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff ff29 	bl	8000b14 <lcd_init>

	lcd1.address = 0x4E;   // gives 0x4E, if your module is 0x27
 8000cc2:	234e      	movs	r3, #78	@ 0x4e
 8000cc4:	713b      	strb	r3, [r7, #4]
	lcd_init(&lcd1);
 8000cc6:	463b      	mov	r3, r7
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff ff23 	bl	8000b14 <lcd_init>
	uint8_t lastButtonState1 = 0; // pulled-up input, so default HIGH
 8000cce:	2300      	movs	r3, #0
 8000cd0:	73fb      	strb	r3, [r7, #15]
	uint8_t lastButtonState2 = 0; // pulled-up input, so default HIGH
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	73bb      	strb	r3, [r7, #14]
	uint8_t lastButtonState3 = 0; // pulled-up input, so default HIGH
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	737b      	strb	r3, [r7, #13]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      uint8_t currentState1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 8000cda:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cde:	481e      	ldr	r0, [pc, #120]	@ (8000d58 <main+0xc0>)
 8000ce0:	f000 fe24 	bl	800192c <HAL_GPIO_ReadPin>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	733b      	strb	r3, [r7, #12]
      uint8_t currentState2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 8000ce8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cec:	481a      	ldr	r0, [pc, #104]	@ (8000d58 <main+0xc0>)
 8000cee:	f000 fe1d 	bl	800192c <HAL_GPIO_ReadPin>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	72fb      	strb	r3, [r7, #11]
      uint8_t currentState3 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9);
 8000cf6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cfa:	4817      	ldr	r0, [pc, #92]	@ (8000d58 <main+0xc0>)
 8000cfc:	f000 fe16 	bl	800192c <HAL_GPIO_ReadPin>
 8000d00:	4603      	mov	r3, r0
 8000d02:	72bb      	strb	r3, [r7, #10]
      // Detect falling edge: HIGH -> LOW

      lcd_clear(&lcd1);
 8000d04:	463b      	mov	r3, r7
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff feb8 	bl	8000a7c <lcd_clear>
      lcd_gotoxy(&lcd1, 0, 1);
 8000d0c:	463b      	mov	r3, r7
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2100      	movs	r1, #0
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fecc 	bl	8000ab0 <lcd_gotoxy>


      SHT31_ReadTempHumidity(&temp, &humid);
 8000d18:	4910      	ldr	r1, [pc, #64]	@ (8000d5c <main+0xc4>)
 8000d1a:	4811      	ldr	r0, [pc, #68]	@ (8000d60 <main+0xc8>)
 8000d1c:	f7ff ff54 	bl	8000bc8 <SHT31_ReadTempHumidity>
      printf("Temperature: %d C\r\n", (int)temp);
 8000d20:	4b0f      	ldr	r3, [pc, #60]	@ (8000d60 <main+0xc8>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fc87 	bl	8000638 <__aeabi_f2iz>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	480d      	ldr	r0, [pc, #52]	@ (8000d64 <main+0xcc>)
 8000d30:	f002 ff58 	bl	8003be4 <iprintf>
      printf("Humidity: %d %%RH\r\n\r\n", (int)humid);
 8000d34:	4b09      	ldr	r3, [pc, #36]	@ (8000d5c <main+0xc4>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fc7d 	bl	8000638 <__aeabi_f2iz>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	4619      	mov	r1, r3
 8000d42:	4809      	ldr	r0, [pc, #36]	@ (8000d68 <main+0xd0>)
 8000d44:	f002 ff4e 	bl	8003be4 <iprintf>

      HAL_Delay(1000); // 1 second update
 8000d48:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d4c:	f000 fb58 	bl	8001400 <HAL_Delay>
  {
 8000d50:	bf00      	nop
 8000d52:	e7c2      	b.n	8000cda <main+0x42>
 8000d54:	20000084 	.word	0x20000084
 8000d58:	40020000 	.word	0x40020000
 8000d5c:	20000124 	.word	0x20000124
 8000d60:	20000120 	.word	0x20000120
 8000d64:	080048e8 	.word	0x080048e8
 8000d68:	080048fc 	.word	0x080048fc

08000d6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b092      	sub	sp, #72	@ 0x48
 8000d70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	2234      	movs	r2, #52	@ 0x34
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f002 ff87 	bl	8003c8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d80:	463b      	mov	r3, r7
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
 8000d8c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e04 <SystemClock_Config+0x98>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8000d96:	4a1b      	ldr	r2, [pc, #108]	@ (8000e04 <SystemClock_Config+0x98>)
 8000d98:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d9c:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da2:	2301      	movs	r3, #1
 8000da4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000da6:	2310      	movs	r3, #16
 8000da8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000daa:	2302      	movs	r3, #2
 8000dac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dae:	2300      	movs	r3, #0
 8000db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000db2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000db6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000db8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000dbc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f001 fddc 	bl	8002980 <HAL_RCC_OscConfig>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000dce:	f000 f8f3 	bl	8000fb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dd2:	230f      	movs	r3, #15
 8000dd4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dde:	2300      	movs	r3, #0
 8000de0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000de2:	2300      	movs	r3, #0
 8000de4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000de6:	463b      	mov	r3, r7
 8000de8:	2101      	movs	r1, #1
 8000dea:	4618      	mov	r0, r3
 8000dec:	f002 f8f8 	bl	8002fe0 <HAL_RCC_ClockConfig>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000df6:	f000 f8df 	bl	8000fb8 <Error_Handler>
  }
}
 8000dfa:	bf00      	nop
 8000dfc:	3748      	adds	r7, #72	@ 0x48
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40007000 	.word	0x40007000

08000e08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e0e:	4a13      	ldr	r2, [pc, #76]	@ (8000e5c <MX_I2C1_Init+0x54>)
 8000e10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e12:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e14:	4a12      	ldr	r2, [pc, #72]	@ (8000e60 <MX_I2C1_Init+0x58>)
 8000e16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e18:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e24:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e26:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e2a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e32:	4b09      	ldr	r3, [pc, #36]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e38:	4b07      	ldr	r3, [pc, #28]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e3e:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e44:	4804      	ldr	r0, [pc, #16]	@ (8000e58 <MX_I2C1_Init+0x50>)
 8000e46:	f000 fda1 	bl	800198c <HAL_I2C_Init>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e50:	f000 f8b2 	bl	8000fb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000084 	.word	0x20000084
 8000e5c:	40005400 	.word	0x40005400
 8000e60:	000186a0 	.word	0x000186a0

08000e64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e68:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <MX_USART2_UART_Init+0x4c>)
 8000e6a:	4a12      	ldr	r2, [pc, #72]	@ (8000eb4 <MX_USART2_UART_Init+0x50>)
 8000e6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e6e:	4b10      	ldr	r3, [pc, #64]	@ (8000eb0 <MX_USART2_UART_Init+0x4c>)
 8000e70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e76:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb0 <MX_USART2_UART_Init+0x4c>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb0 <MX_USART2_UART_Init+0x4c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e82:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb0 <MX_USART2_UART_Init+0x4c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e88:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <MX_USART2_UART_Init+0x4c>)
 8000e8a:	220c      	movs	r2, #12
 8000e8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e8e:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <MX_USART2_UART_Init+0x4c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e94:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <MX_USART2_UART_Init+0x4c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e9a:	4805      	ldr	r0, [pc, #20]	@ (8000eb0 <MX_USART2_UART_Init+0x4c>)
 8000e9c:	f002 fb66 	bl	800356c <HAL_UART_Init>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ea6:	f000 f887 	bl	8000fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	200000d8 	.word	0x200000d8
 8000eb4:	40004400 	.word	0x40004400

08000eb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	@ 0x28
 8000ebc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]
 8000ec8:	609a      	str	r2, [r3, #8]
 8000eca:	60da      	str	r2, [r3, #12]
 8000ecc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ece:	4b37      	ldr	r3, [pc, #220]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000ed0:	69db      	ldr	r3, [r3, #28]
 8000ed2:	4a36      	ldr	r2, [pc, #216]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000ed4:	f043 0304 	orr.w	r3, r3, #4
 8000ed8:	61d3      	str	r3, [r2, #28]
 8000eda:	4b34      	ldr	r3, [pc, #208]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000edc:	69db      	ldr	r3, [r3, #28]
 8000ede:	f003 0304 	and.w	r3, r3, #4
 8000ee2:	613b      	str	r3, [r7, #16]
 8000ee4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ee6:	4b31      	ldr	r3, [pc, #196]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000ee8:	69db      	ldr	r3, [r3, #28]
 8000eea:	4a30      	ldr	r2, [pc, #192]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000eec:	f043 0320 	orr.w	r3, r3, #32
 8000ef0:	61d3      	str	r3, [r2, #28]
 8000ef2:	4b2e      	ldr	r3, [pc, #184]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000ef4:	69db      	ldr	r3, [r3, #28]
 8000ef6:	f003 0320 	and.w	r3, r3, #32
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efe:	4b2b      	ldr	r3, [pc, #172]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000f00:	69db      	ldr	r3, [r3, #28]
 8000f02:	4a2a      	ldr	r2, [pc, #168]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	61d3      	str	r3, [r2, #28]
 8000f0a:	4b28      	ldr	r3, [pc, #160]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f16:	4b25      	ldr	r3, [pc, #148]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	4a24      	ldr	r2, [pc, #144]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000f1c:	f043 0302 	orr.w	r3, r3, #2
 8000f20:	61d3      	str	r3, [r2, #28]
 8000f22:	4b22      	ldr	r3, [pc, #136]	@ (8000fac <MX_GPIO_Init+0xf4>)
 8000f24:	69db      	ldr	r3, [r3, #28]
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	21a0      	movs	r1, #160	@ 0xa0
 8000f32:	481f      	ldr	r0, [pc, #124]	@ (8000fb0 <MX_GPIO_Init+0xf8>)
 8000f34:	f000 fd11 	bl	800195a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f3e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4819      	ldr	r0, [pc, #100]	@ (8000fb4 <MX_GPIO_Init+0xfc>)
 8000f50:	f000 fb5c 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f54:	2302      	movs	r3, #2
 8000f56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4619      	mov	r1, r3
 8000f66:	4812      	ldr	r0, [pc, #72]	@ (8000fb0 <MX_GPIO_Init+0xf8>)
 8000f68:	f000 fb50 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_7;
 8000f6c:	23a0      	movs	r3, #160	@ 0xa0
 8000f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f70:	2301      	movs	r3, #1
 8000f72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	4619      	mov	r1, r3
 8000f82:	480b      	ldr	r0, [pc, #44]	@ (8000fb0 <MX_GPIO_Init+0xf8>)
 8000f84:	f000 fb42 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000f88:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f96:	f107 0314 	add.w	r3, r7, #20
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <MX_GPIO_Init+0xf8>)
 8000f9e:	f000 fb35 	bl	800160c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fa2:	bf00      	nop
 8000fa4:	3728      	adds	r7, #40	@ 0x28
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40020000 	.word	0x40020000
 8000fb4:	40020800 	.word	0x40020800

08000fb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fbc:	b672      	cpsid	i
}
 8000fbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1);
 8000fc0:	bf00      	nop
 8000fc2:	e7fd      	b.n	8000fc0 <Error_Handler+0x8>

08000fc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000fca:	4b15      	ldr	r3, [pc, #84]	@ (8001020 <HAL_MspInit+0x5c>)
 8000fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fce:	4a14      	ldr	r2, [pc, #80]	@ (8001020 <HAL_MspInit+0x5c>)
 8000fd0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fd4:	6253      	str	r3, [r2, #36]	@ 0x24
 8000fd6:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <HAL_MspInit+0x5c>)
 8000fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8001020 <HAL_MspInit+0x5c>)
 8000fe4:	6a1b      	ldr	r3, [r3, #32]
 8000fe6:	4a0e      	ldr	r2, [pc, #56]	@ (8001020 <HAL_MspInit+0x5c>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	6213      	str	r3, [r2, #32]
 8000fee:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <HAL_MspInit+0x5c>)
 8000ff0:	6a1b      	ldr	r3, [r3, #32]
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ffa:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <HAL_MspInit+0x5c>)
 8000ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ffe:	4a08      	ldr	r2, [pc, #32]	@ (8001020 <HAL_MspInit+0x5c>)
 8001000:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001004:	6253      	str	r3, [r2, #36]	@ 0x24
 8001006:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <HAL_MspInit+0x5c>)
 8001008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001012:	2007      	movs	r0, #7
 8001014:	f000 fac6 	bl	80015a4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001018:	bf00      	nop
 800101a:	3710      	adds	r7, #16
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40023800 	.word	0x40023800

08001024 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08a      	sub	sp, #40	@ 0x28
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a17      	ldr	r2, [pc, #92]	@ (80010a0 <HAL_I2C_MspInit+0x7c>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d127      	bne.n	8001096 <HAL_I2C_MspInit+0x72>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001046:	4b17      	ldr	r3, [pc, #92]	@ (80010a4 <HAL_I2C_MspInit+0x80>)
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	4a16      	ldr	r2, [pc, #88]	@ (80010a4 <HAL_I2C_MspInit+0x80>)
 800104c:	f043 0302 	orr.w	r3, r3, #2
 8001050:	61d3      	str	r3, [r2, #28]
 8001052:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <HAL_I2C_MspInit+0x80>)
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800105e:	23c0      	movs	r3, #192	@ 0xc0
 8001060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001062:	2312      	movs	r3, #18
 8001064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106a:	2303      	movs	r3, #3
 800106c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800106e:	2304      	movs	r3, #4
 8001070:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4619      	mov	r1, r3
 8001078:	480b      	ldr	r0, [pc, #44]	@ (80010a8 <HAL_I2C_MspInit+0x84>)
 800107a:	f000 fac7 	bl	800160c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800107e:	4b09      	ldr	r3, [pc, #36]	@ (80010a4 <HAL_I2C_MspInit+0x80>)
 8001080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001082:	4a08      	ldr	r2, [pc, #32]	@ (80010a4 <HAL_I2C_MspInit+0x80>)
 8001084:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001088:	6253      	str	r3, [r2, #36]	@ 0x24
 800108a:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <HAL_I2C_MspInit+0x80>)
 800108c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800108e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001096:	bf00      	nop
 8001098:	3728      	adds	r7, #40	@ 0x28
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40005400 	.word	0x40005400
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40020400 	.word	0x40020400

080010ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	@ 0x28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a17      	ldr	r2, [pc, #92]	@ (8001128 <HAL_UART_MspInit+0x7c>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d127      	bne.n	800111e <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010ce:	4b17      	ldr	r3, [pc, #92]	@ (800112c <HAL_UART_MspInit+0x80>)
 80010d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d2:	4a16      	ldr	r2, [pc, #88]	@ (800112c <HAL_UART_MspInit+0x80>)
 80010d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010d8:	6253      	str	r3, [r2, #36]	@ 0x24
 80010da:	4b14      	ldr	r3, [pc, #80]	@ (800112c <HAL_UART_MspInit+0x80>)
 80010dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e6:	4b11      	ldr	r3, [pc, #68]	@ (800112c <HAL_UART_MspInit+0x80>)
 80010e8:	69db      	ldr	r3, [r3, #28]
 80010ea:	4a10      	ldr	r2, [pc, #64]	@ (800112c <HAL_UART_MspInit+0x80>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	61d3      	str	r3, [r2, #28]
 80010f2:	4b0e      	ldr	r3, [pc, #56]	@ (800112c <HAL_UART_MspInit+0x80>)
 80010f4:	69db      	ldr	r3, [r3, #28]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010fe:	230c      	movs	r3, #12
 8001100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001102:	2302      	movs	r3, #2
 8001104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800110a:	2303      	movs	r3, #3
 800110c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800110e:	2307      	movs	r3, #7
 8001110:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	4619      	mov	r1, r3
 8001118:	4805      	ldr	r0, [pc, #20]	@ (8001130 <HAL_UART_MspInit+0x84>)
 800111a:	f000 fa77 	bl	800160c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800111e:	bf00      	nop
 8001120:	3728      	adds	r7, #40	@ 0x28
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40004400 	.word	0x40004400
 800112c:	40023800 	.word	0x40023800
 8001130:	40020000 	.word	0x40020000

08001134 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001138:	bf00      	nop
 800113a:	e7fd      	b.n	8001138 <NMI_Handler+0x4>

0800113c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <HardFault_Handler+0x4>

08001144 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <MemManage_Handler+0x4>

0800114c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <BusFault_Handler+0x4>

08001154 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <UsageFault_Handler+0x4>

0800115c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr

08001168 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr

08001174 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr

08001180 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001184:	f000 f920 	bl	80013c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}

0800118c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
 800119c:	e00a      	b.n	80011b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800119e:	f3af 8000 	nop.w
 80011a2:	4601      	mov	r1, r0
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	1c5a      	adds	r2, r3, #1
 80011a8:	60ba      	str	r2, [r7, #8]
 80011aa:	b2ca      	uxtb	r2, r1
 80011ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	3301      	adds	r3, #1
 80011b2:	617b      	str	r3, [r7, #20]
 80011b4:	697a      	ldr	r2, [r7, #20]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	dbf0      	blt.n	800119e <_read+0x12>
  }

  return len;
 80011bc:	687b      	ldr	r3, [r7, #4]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3718      	adds	r7, #24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b086      	sub	sp, #24
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	60f8      	str	r0, [r7, #12]
 80011ce:	60b9      	str	r1, [r7, #8]
 80011d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	e009      	b.n	80011ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	60ba      	str	r2, [r7, #8]
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff fcdf 	bl	8000ba4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	3301      	adds	r3, #1
 80011ea:	617b      	str	r3, [r7, #20]
 80011ec:	697a      	ldr	r2, [r7, #20]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	dbf1      	blt.n	80011d8 <_write+0x12>
  }
  return len;
 80011f4:	687b      	ldr	r3, [r7, #4]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <_close>:

int _close(int file)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001206:	f04f 33ff 	mov.w	r3, #4294967295
}
 800120a:	4618      	mov	r0, r3
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	bc80      	pop	{r7}
 8001212:	4770      	bx	lr

08001214 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001224:	605a      	str	r2, [r3, #4]
  return 0;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	bc80      	pop	{r7}
 8001230:	4770      	bx	lr

08001232 <_isatty>:

int _isatty(int file)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800123a:	2301      	movs	r3, #1
}
 800123c:	4618      	mov	r0, r3
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	bc80      	pop	{r7}
 8001244:	4770      	bx	lr

08001246 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001246:	b480      	push	{r7}
 8001248:	b085      	sub	sp, #20
 800124a:	af00      	add	r7, sp, #0
 800124c:	60f8      	str	r0, [r7, #12]
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001252:	2300      	movs	r3, #0
}
 8001254:	4618      	mov	r0, r3
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
	...

08001260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001268:	4a14      	ldr	r2, [pc, #80]	@ (80012bc <_sbrk+0x5c>)
 800126a:	4b15      	ldr	r3, [pc, #84]	@ (80012c0 <_sbrk+0x60>)
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001274:	4b13      	ldr	r3, [pc, #76]	@ (80012c4 <_sbrk+0x64>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d102      	bne.n	8001282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800127c:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <_sbrk+0x64>)
 800127e:	4a12      	ldr	r2, [pc, #72]	@ (80012c8 <_sbrk+0x68>)
 8001280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001282:	4b10      	ldr	r3, [pc, #64]	@ (80012c4 <_sbrk+0x64>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	429a      	cmp	r2, r3
 800128e:	d207      	bcs.n	80012a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001290:	f002 fd4c 	bl	8003d2c <__errno>
 8001294:	4603      	mov	r3, r0
 8001296:	220c      	movs	r2, #12
 8001298:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800129a:	f04f 33ff 	mov.w	r3, #4294967295
 800129e:	e009      	b.n	80012b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012a0:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <_sbrk+0x64>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012a6:	4b07      	ldr	r3, [pc, #28]	@ (80012c4 <_sbrk+0x64>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a05      	ldr	r2, [pc, #20]	@ (80012c4 <_sbrk+0x64>)
 80012b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012b2:	68fb      	ldr	r3, [r7, #12]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20014000 	.word	0x20014000
 80012c0:	00000400 	.word	0x00000400
 80012c4:	20000128 	.word	0x20000128
 80012c8:	20000280 	.word	0x20000280

080012cc <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bc80      	pop	{r7}
 80012d6:	4770      	bx	lr

080012d8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80012d8:	f7ff fff8 	bl	80012cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012dc:	480b      	ldr	r0, [pc, #44]	@ (800130c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80012de:	490c      	ldr	r1, [pc, #48]	@ (8001310 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80012e0:	4a0c      	ldr	r2, [pc, #48]	@ (8001314 <LoopFillZerobss+0x16>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e4:	e002      	b.n	80012ec <LoopCopyDataInit>

080012e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ea:	3304      	adds	r3, #4

080012ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f0:	d3f9      	bcc.n	80012e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012f2:	4a09      	ldr	r2, [pc, #36]	@ (8001318 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012f4:	4c09      	ldr	r4, [pc, #36]	@ (800131c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f8:	e001      	b.n	80012fe <LoopFillZerobss>

080012fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012fc:	3204      	adds	r2, #4

080012fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001300:	d3fb      	bcc.n	80012fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001302:	f002 fd19 	bl	8003d38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001306:	f7ff fcc7 	bl	8000c98 <main>
  bx lr
 800130a:	4770      	bx	lr
  ldr r0, =_sdata
 800130c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001310:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001314:	0800497c 	.word	0x0800497c
  ldr r2, =_sbss
 8001318:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800131c:	2000027c 	.word	0x2000027c

08001320 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001320:	e7fe      	b.n	8001320 <ADC1_IRQHandler>

08001322 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001328:	2300      	movs	r3, #0
 800132a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800132c:	2003      	movs	r0, #3
 800132e:	f000 f939 	bl	80015a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001332:	2000      	movs	r0, #0
 8001334:	f000 f80e 	bl	8001354 <HAL_InitTick>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d002      	beq.n	8001344 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	71fb      	strb	r3, [r7, #7]
 8001342:	e001      	b.n	8001348 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001344:	f7ff fe3e 	bl	8000fc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001348:	79fb      	ldrb	r3, [r7, #7]
}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800135c:	2300      	movs	r3, #0
 800135e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001360:	4b16      	ldr	r3, [pc, #88]	@ (80013bc <HAL_InitTick+0x68>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d022      	beq.n	80013ae <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001368:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <HAL_InitTick+0x6c>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <HAL_InitTick+0x68>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001374:	fbb1 f3f3 	udiv	r3, r1, r3
 8001378:	fbb2 f3f3 	udiv	r3, r2, r3
 800137c:	4618      	mov	r0, r3
 800137e:	f000 f938 	bl	80015f2 <HAL_SYSTICK_Config>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d10f      	bne.n	80013a8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b0f      	cmp	r3, #15
 800138c:	d809      	bhi.n	80013a2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800138e:	2200      	movs	r2, #0
 8001390:	6879      	ldr	r1, [r7, #4]
 8001392:	f04f 30ff 	mov.w	r0, #4294967295
 8001396:	f000 f910 	bl	80015ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800139a:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <HAL_InitTick+0x70>)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6013      	str	r3, [r2, #0]
 80013a0:	e007      	b.n	80013b2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	73fb      	strb	r3, [r7, #15]
 80013a6:	e004      	b.n	80013b2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	73fb      	strb	r3, [r7, #15]
 80013ac:	e001      	b.n	80013b2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20000008 	.word	0x20000008
 80013c0:	20000000 	.word	0x20000000
 80013c4:	20000004 	.word	0x20000004

080013c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013cc:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <HAL_IncTick+0x1c>)
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <HAL_IncTick+0x20>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4413      	add	r3, r2
 80013d6:	4a03      	ldr	r2, [pc, #12]	@ (80013e4 <HAL_IncTick+0x1c>)
 80013d8:	6013      	str	r3, [r2, #0]
}
 80013da:	bf00      	nop
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	2000012c 	.word	0x2000012c
 80013e8:	20000008 	.word	0x20000008

080013ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  return uwTick;
 80013f0:	4b02      	ldr	r3, [pc, #8]	@ (80013fc <HAL_GetTick+0x10>)
 80013f2:	681b      	ldr	r3, [r3, #0]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr
 80013fc:	2000012c 	.word	0x2000012c

08001400 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001408:	f7ff fff0 	bl	80013ec <HAL_GetTick>
 800140c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001418:	d004      	beq.n	8001424 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800141a:	4b09      	ldr	r3, [pc, #36]	@ (8001440 <HAL_Delay+0x40>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	4413      	add	r3, r2
 8001422:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001424:	bf00      	nop
 8001426:	f7ff ffe1 	bl	80013ec <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	429a      	cmp	r2, r3
 8001434:	d8f7      	bhi.n	8001426 <HAL_Delay+0x26>
  {
  }
}
 8001436:	bf00      	nop
 8001438:	bf00      	nop
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000008 	.word	0x20000008

08001444 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f003 0307 	and.w	r3, r3, #7
 8001452:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001454:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <__NVIC_SetPriorityGrouping+0x44>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001460:	4013      	ands	r3, r2
 8001462:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800146c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001474:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001476:	4a04      	ldr	r2, [pc, #16]	@ (8001488 <__NVIC_SetPriorityGrouping+0x44>)
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	60d3      	str	r3, [r2, #12]
}
 800147c:	bf00      	nop
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	e000ed00 	.word	0xe000ed00

0800148c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001490:	4b04      	ldr	r3, [pc, #16]	@ (80014a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	0a1b      	lsrs	r3, r3, #8
 8001496:	f003 0307 	and.w	r3, r3, #7
}
 800149a:	4618      	mov	r0, r3
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	6039      	str	r1, [r7, #0]
 80014b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	db0a      	blt.n	80014d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	490c      	ldr	r1, [pc, #48]	@ (80014f4 <__NVIC_SetPriority+0x4c>)
 80014c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c6:	0112      	lsls	r2, r2, #4
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	440b      	add	r3, r1
 80014cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014d0:	e00a      	b.n	80014e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4908      	ldr	r1, [pc, #32]	@ (80014f8 <__NVIC_SetPriority+0x50>)
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	f003 030f 	and.w	r3, r3, #15
 80014de:	3b04      	subs	r3, #4
 80014e0:	0112      	lsls	r2, r2, #4
 80014e2:	b2d2      	uxtb	r2, r2
 80014e4:	440b      	add	r3, r1
 80014e6:	761a      	strb	r2, [r3, #24]
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc80      	pop	{r7}
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000e100 	.word	0xe000e100
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b089      	sub	sp, #36	@ 0x24
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f003 0307 	and.w	r3, r3, #7
 800150e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	f1c3 0307 	rsb	r3, r3, #7
 8001516:	2b04      	cmp	r3, #4
 8001518:	bf28      	it	cs
 800151a:	2304      	movcs	r3, #4
 800151c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	3304      	adds	r3, #4
 8001522:	2b06      	cmp	r3, #6
 8001524:	d902      	bls.n	800152c <NVIC_EncodePriority+0x30>
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	3b03      	subs	r3, #3
 800152a:	e000      	b.n	800152e <NVIC_EncodePriority+0x32>
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	f04f 32ff 	mov.w	r2, #4294967295
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	43da      	mvns	r2, r3
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	401a      	ands	r2, r3
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001544:	f04f 31ff 	mov.w	r1, #4294967295
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	fa01 f303 	lsl.w	r3, r1, r3
 800154e:	43d9      	mvns	r1, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001554:	4313      	orrs	r3, r2
         );
}
 8001556:	4618      	mov	r0, r3
 8001558:	3724      	adds	r7, #36	@ 0x24
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr

08001560 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3b01      	subs	r3, #1
 800156c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001570:	d301      	bcc.n	8001576 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001572:	2301      	movs	r3, #1
 8001574:	e00f      	b.n	8001596 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001576:	4a0a      	ldr	r2, [pc, #40]	@ (80015a0 <SysTick_Config+0x40>)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3b01      	subs	r3, #1
 800157c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800157e:	210f      	movs	r1, #15
 8001580:	f04f 30ff 	mov.w	r0, #4294967295
 8001584:	f7ff ff90 	bl	80014a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001588:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <SysTick_Config+0x40>)
 800158a:	2200      	movs	r2, #0
 800158c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800158e:	4b04      	ldr	r3, [pc, #16]	@ (80015a0 <SysTick_Config+0x40>)
 8001590:	2207      	movs	r2, #7
 8001592:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	e000e010 	.word	0xe000e010

080015a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff ff49 	bl	8001444 <__NVIC_SetPriorityGrouping>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b086      	sub	sp, #24
 80015be:	af00      	add	r7, sp, #0
 80015c0:	4603      	mov	r3, r0
 80015c2:	60b9      	str	r1, [r7, #8]
 80015c4:	607a      	str	r2, [r7, #4]
 80015c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015cc:	f7ff ff5e 	bl	800148c <__NVIC_GetPriorityGrouping>
 80015d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	68b9      	ldr	r1, [r7, #8]
 80015d6:	6978      	ldr	r0, [r7, #20]
 80015d8:	f7ff ff90 	bl	80014fc <NVIC_EncodePriority>
 80015dc:	4602      	mov	r2, r0
 80015de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e2:	4611      	mov	r1, r2
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff ff5f 	bl	80014a8 <__NVIC_SetPriority>
}
 80015ea:	bf00      	nop
 80015ec:	3718      	adds	r7, #24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b082      	sub	sp, #8
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff ffb0 	bl	8001560 <SysTick_Config>
 8001600:	4603      	mov	r3, r0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
	...

0800160c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800160c:	b480      	push	{r7}
 800160e:	b087      	sub	sp, #28
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001622:	e160      	b.n	80018e6 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	2101      	movs	r1, #1
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	fa01 f303 	lsl.w	r3, r1, r3
 8001630:	4013      	ands	r3, r2
 8001632:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 8152 	beq.w	80018e0 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f003 0303 	and.w	r3, r3, #3
 8001644:	2b01      	cmp	r3, #1
 8001646:	d005      	beq.n	8001654 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001650:	2b02      	cmp	r3, #2
 8001652:	d130      	bne.n	80016b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	2203      	movs	r2, #3
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	43db      	mvns	r3, r3
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4013      	ands	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	68da      	ldr	r2, [r3, #12]
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	693a      	ldr	r2, [r7, #16]
 800167a:	4313      	orrs	r3, r2
 800167c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800168a:	2201      	movs	r2, #1
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	43db      	mvns	r3, r3
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	4013      	ands	r3, r2
 8001698:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	091b      	lsrs	r3, r3, #4
 80016a0:	f003 0201 	and.w	r2, r3, #1
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f003 0303 	and.w	r3, r3, #3
 80016be:	2b03      	cmp	r3, #3
 80016c0:	d017      	beq.n	80016f2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	2203      	movs	r2, #3
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43db      	mvns	r3, r3
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	4013      	ands	r3, r2
 80016d8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	689a      	ldr	r2, [r3, #8]
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f003 0303 	and.w	r3, r3, #3
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d123      	bne.n	8001746 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	08da      	lsrs	r2, r3, #3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	3208      	adds	r2, #8
 8001706:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800170a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	220f      	movs	r2, #15
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	4013      	ands	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	691a      	ldr	r2, [r3, #16]
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	f003 0307 	and.w	r3, r3, #7
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4313      	orrs	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	08da      	lsrs	r2, r3, #3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	3208      	adds	r2, #8
 8001740:	6939      	ldr	r1, [r7, #16]
 8001742:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	2203      	movs	r2, #3
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	43db      	mvns	r3, r3
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	4013      	ands	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f003 0203 	and.w	r2, r3, #3
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4313      	orrs	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001782:	2b00      	cmp	r3, #0
 8001784:	f000 80ac 	beq.w	80018e0 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001788:	4b5e      	ldr	r3, [pc, #376]	@ (8001904 <HAL_GPIO_Init+0x2f8>)
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	4a5d      	ldr	r2, [pc, #372]	@ (8001904 <HAL_GPIO_Init+0x2f8>)
 800178e:	f043 0301 	orr.w	r3, r3, #1
 8001792:	6213      	str	r3, [r2, #32]
 8001794:	4b5b      	ldr	r3, [pc, #364]	@ (8001904 <HAL_GPIO_Init+0x2f8>)
 8001796:	6a1b      	ldr	r3, [r3, #32]
 8001798:	f003 0301 	and.w	r3, r3, #1
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80017a0:	4a59      	ldr	r2, [pc, #356]	@ (8001908 <HAL_GPIO_Init+0x2fc>)
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	089b      	lsrs	r3, r3, #2
 80017a6:	3302      	adds	r3, #2
 80017a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	f003 0303 	and.w	r3, r3, #3
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	220f      	movs	r2, #15
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	43db      	mvns	r3, r3
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	4013      	ands	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a51      	ldr	r2, [pc, #324]	@ (800190c <HAL_GPIO_Init+0x300>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d025      	beq.n	8001818 <HAL_GPIO_Init+0x20c>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4a50      	ldr	r2, [pc, #320]	@ (8001910 <HAL_GPIO_Init+0x304>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d01f      	beq.n	8001814 <HAL_GPIO_Init+0x208>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a4f      	ldr	r2, [pc, #316]	@ (8001914 <HAL_GPIO_Init+0x308>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d019      	beq.n	8001810 <HAL_GPIO_Init+0x204>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	4a4e      	ldr	r2, [pc, #312]	@ (8001918 <HAL_GPIO_Init+0x30c>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d013      	beq.n	800180c <HAL_GPIO_Init+0x200>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4a4d      	ldr	r2, [pc, #308]	@ (800191c <HAL_GPIO_Init+0x310>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d00d      	beq.n	8001808 <HAL_GPIO_Init+0x1fc>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4a4c      	ldr	r2, [pc, #304]	@ (8001920 <HAL_GPIO_Init+0x314>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d007      	beq.n	8001804 <HAL_GPIO_Init+0x1f8>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4a4b      	ldr	r2, [pc, #300]	@ (8001924 <HAL_GPIO_Init+0x318>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d101      	bne.n	8001800 <HAL_GPIO_Init+0x1f4>
 80017fc:	2306      	movs	r3, #6
 80017fe:	e00c      	b.n	800181a <HAL_GPIO_Init+0x20e>
 8001800:	2307      	movs	r3, #7
 8001802:	e00a      	b.n	800181a <HAL_GPIO_Init+0x20e>
 8001804:	2305      	movs	r3, #5
 8001806:	e008      	b.n	800181a <HAL_GPIO_Init+0x20e>
 8001808:	2304      	movs	r3, #4
 800180a:	e006      	b.n	800181a <HAL_GPIO_Init+0x20e>
 800180c:	2303      	movs	r3, #3
 800180e:	e004      	b.n	800181a <HAL_GPIO_Init+0x20e>
 8001810:	2302      	movs	r3, #2
 8001812:	e002      	b.n	800181a <HAL_GPIO_Init+0x20e>
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <HAL_GPIO_Init+0x20e>
 8001818:	2300      	movs	r3, #0
 800181a:	697a      	ldr	r2, [r7, #20]
 800181c:	f002 0203 	and.w	r2, r2, #3
 8001820:	0092      	lsls	r2, r2, #2
 8001822:	4093      	lsls	r3, r2
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	4313      	orrs	r3, r2
 8001828:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800182a:	4937      	ldr	r1, [pc, #220]	@ (8001908 <HAL_GPIO_Init+0x2fc>)
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	089b      	lsrs	r3, r3, #2
 8001830:	3302      	adds	r3, #2
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001838:	4b3b      	ldr	r3, [pc, #236]	@ (8001928 <HAL_GPIO_Init+0x31c>)
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	43db      	mvns	r3, r3
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	4013      	ands	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d003      	beq.n	800185c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4313      	orrs	r3, r2
 800185a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800185c:	4a32      	ldr	r2, [pc, #200]	@ (8001928 <HAL_GPIO_Init+0x31c>)
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001862:	4b31      	ldr	r3, [pc, #196]	@ (8001928 <HAL_GPIO_Init+0x31c>)
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	43db      	mvns	r3, r3
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	4013      	ands	r3, r2
 8001870:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001886:	4a28      	ldr	r2, [pc, #160]	@ (8001928 <HAL_GPIO_Init+0x31c>)
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800188c:	4b26      	ldr	r3, [pc, #152]	@ (8001928 <HAL_GPIO_Init+0x31c>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	43db      	mvns	r3, r3
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001928 <HAL_GPIO_Init+0x31c>)
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001928 <HAL_GPIO_Init+0x31c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	43db      	mvns	r3, r3
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	4013      	ands	r3, r2
 80018c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d003      	beq.n	80018da <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018da:	4a13      	ldr	r2, [pc, #76]	@ (8001928 <HAL_GPIO_Init+0x31c>)
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	3301      	adds	r3, #1
 80018e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	fa22 f303 	lsr.w	r3, r2, r3
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f47f ae97 	bne.w	8001624 <HAL_GPIO_Init+0x18>
  }
}
 80018f6:	bf00      	nop
 80018f8:	bf00      	nop
 80018fa:	371c      	adds	r7, #28
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	40023800 	.word	0x40023800
 8001908:	40010000 	.word	0x40010000
 800190c:	40020000 	.word	0x40020000
 8001910:	40020400 	.word	0x40020400
 8001914:	40020800 	.word	0x40020800
 8001918:	40020c00 	.word	0x40020c00
 800191c:	40021000 	.word	0x40021000
 8001920:	40021400 	.word	0x40021400
 8001924:	40021800 	.word	0x40021800
 8001928:	40010400 	.word	0x40010400

0800192c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	460b      	mov	r3, r1
 8001936:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	691a      	ldr	r2, [r3, #16]
 800193c:	887b      	ldrh	r3, [r7, #2]
 800193e:	4013      	ands	r3, r2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d002      	beq.n	800194a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001944:	2301      	movs	r3, #1
 8001946:	73fb      	strb	r3, [r7, #15]
 8001948:	e001      	b.n	800194e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800194a:	2300      	movs	r3, #0
 800194c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800194e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001950:	4618      	mov	r0, r3
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr

0800195a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
 8001962:	460b      	mov	r3, r1
 8001964:	807b      	strh	r3, [r7, #2]
 8001966:	4613      	mov	r3, r2
 8001968:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800196a:	787b      	ldrb	r3, [r7, #1]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d003      	beq.n	8001978 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001970:	887a      	ldrh	r2, [r7, #2]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001976:	e003      	b.n	8001980 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001978:	887b      	ldrh	r3, [r7, #2]
 800197a:	041a      	lsls	r2, r3, #16
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	619a      	str	r2, [r3, #24]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr
	...

0800198c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e12b      	b.n	8001bf6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d106      	bne.n	80019b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff fb36 	bl	8001024 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2224      	movs	r2, #36	@ 0x24
 80019bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f022 0201 	bic.w	r2, r2, #1
 80019ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80019de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80019ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80019f0:	f001 fd34 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 80019f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	4a81      	ldr	r2, [pc, #516]	@ (8001c00 <HAL_I2C_Init+0x274>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d807      	bhi.n	8001a10 <HAL_I2C_Init+0x84>
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4a80      	ldr	r2, [pc, #512]	@ (8001c04 <HAL_I2C_Init+0x278>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	bf94      	ite	ls
 8001a08:	2301      	movls	r3, #1
 8001a0a:	2300      	movhi	r3, #0
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	e006      	b.n	8001a1e <HAL_I2C_Init+0x92>
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	4a7d      	ldr	r2, [pc, #500]	@ (8001c08 <HAL_I2C_Init+0x27c>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	bf94      	ite	ls
 8001a18:	2301      	movls	r3, #1
 8001a1a:	2300      	movhi	r3, #0
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e0e7      	b.n	8001bf6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	4a78      	ldr	r2, [pc, #480]	@ (8001c0c <HAL_I2C_Init+0x280>)
 8001a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a2e:	0c9b      	lsrs	r3, r3, #18
 8001a30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	68ba      	ldr	r2, [r7, #8]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	6a1b      	ldr	r3, [r3, #32]
 8001a4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	4a6a      	ldr	r2, [pc, #424]	@ (8001c00 <HAL_I2C_Init+0x274>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d802      	bhi.n	8001a60 <HAL_I2C_Init+0xd4>
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	e009      	b.n	8001a74 <HAL_I2C_Init+0xe8>
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001a66:	fb02 f303 	mul.w	r3, r2, r3
 8001a6a:	4a69      	ldr	r2, [pc, #420]	@ (8001c10 <HAL_I2C_Init+0x284>)
 8001a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a70:	099b      	lsrs	r3, r3, #6
 8001a72:	3301      	adds	r3, #1
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	6812      	ldr	r2, [r2, #0]
 8001a78:	430b      	orrs	r3, r1
 8001a7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001a86:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	495c      	ldr	r1, [pc, #368]	@ (8001c00 <HAL_I2C_Init+0x274>)
 8001a90:	428b      	cmp	r3, r1
 8001a92:	d819      	bhi.n	8001ac8 <HAL_I2C_Init+0x13c>
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	1e59      	subs	r1, r3, #1
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001aa2:	1c59      	adds	r1, r3, #1
 8001aa4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001aa8:	400b      	ands	r3, r1
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d00a      	beq.n	8001ac4 <HAL_I2C_Init+0x138>
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	1e59      	subs	r1, r3, #1
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001abc:	3301      	adds	r3, #1
 8001abe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ac2:	e051      	b.n	8001b68 <HAL_I2C_Init+0x1dc>
 8001ac4:	2304      	movs	r3, #4
 8001ac6:	e04f      	b.n	8001b68 <HAL_I2C_Init+0x1dc>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d111      	bne.n	8001af4 <HAL_I2C_Init+0x168>
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	1e58      	subs	r0, r3, #1
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6859      	ldr	r1, [r3, #4]
 8001ad8:	460b      	mov	r3, r1
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	440b      	add	r3, r1
 8001ade:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	bf0c      	ite	eq
 8001aec:	2301      	moveq	r3, #1
 8001aee:	2300      	movne	r3, #0
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	e012      	b.n	8001b1a <HAL_I2C_Init+0x18e>
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	1e58      	subs	r0, r3, #1
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6859      	ldr	r1, [r3, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	440b      	add	r3, r1
 8001b02:	0099      	lsls	r1, r3, #2
 8001b04:	440b      	add	r3, r1
 8001b06:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	bf0c      	ite	eq
 8001b14:	2301      	moveq	r3, #1
 8001b16:	2300      	movne	r3, #0
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <HAL_I2C_Init+0x196>
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e022      	b.n	8001b68 <HAL_I2C_Init+0x1dc>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d10e      	bne.n	8001b48 <HAL_I2C_Init+0x1bc>
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	1e58      	subs	r0, r3, #1
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6859      	ldr	r1, [r3, #4]
 8001b32:	460b      	mov	r3, r1
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	440b      	add	r3, r1
 8001b38:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b46:	e00f      	b.n	8001b68 <HAL_I2C_Init+0x1dc>
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	1e58      	subs	r0, r3, #1
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6859      	ldr	r1, [r3, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	440b      	add	r3, r1
 8001b56:	0099      	lsls	r1, r3, #2
 8001b58:	440b      	add	r3, r1
 8001b5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b5e:	3301      	adds	r3, #1
 8001b60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b64:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b68:	6879      	ldr	r1, [r7, #4]
 8001b6a:	6809      	ldr	r1, [r1, #0]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	69da      	ldr	r2, [r3, #28]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a1b      	ldr	r3, [r3, #32]
 8001b82:	431a      	orrs	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001b96:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	6911      	ldr	r1, [r2, #16]
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	68d2      	ldr	r2, [r2, #12]
 8001ba2:	4311      	orrs	r1, r2
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6812      	ldr	r2, [r2, #0]
 8001ba8:	430b      	orrs	r3, r1
 8001baa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	695a      	ldr	r2, [r3, #20]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f042 0201 	orr.w	r2, r2, #1
 8001bd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2220      	movs	r2, #32
 8001be2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	000186a0 	.word	0x000186a0
 8001c04:	001e847f 	.word	0x001e847f
 8001c08:	003d08ff 	.word	0x003d08ff
 8001c0c:	431bde83 	.word	0x431bde83
 8001c10:	10624dd3 	.word	0x10624dd3

08001c14 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af02      	add	r7, sp, #8
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	607a      	str	r2, [r7, #4]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	460b      	mov	r3, r1
 8001c22:	817b      	strh	r3, [r7, #10]
 8001c24:	4613      	mov	r3, r2
 8001c26:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001c28:	f7ff fbe0 	bl	80013ec <HAL_GetTick>
 8001c2c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b20      	cmp	r3, #32
 8001c38:	f040 80e0 	bne.w	8001dfc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	2319      	movs	r3, #25
 8001c42:	2201      	movs	r2, #1
 8001c44:	4970      	ldr	r1, [pc, #448]	@ (8001e08 <HAL_I2C_Master_Transmit+0x1f4>)
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f000 fc64 	bl	8002514 <I2C_WaitOnFlagUntilTimeout>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001c52:	2302      	movs	r3, #2
 8001c54:	e0d3      	b.n	8001dfe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d101      	bne.n	8001c64 <HAL_I2C_Master_Transmit+0x50>
 8001c60:	2302      	movs	r3, #2
 8001c62:	e0cc      	b.n	8001dfe <HAL_I2C_Master_Transmit+0x1ea>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2201      	movs	r2, #1
 8001c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d007      	beq.n	8001c8a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f042 0201 	orr.w	r2, r2, #1
 8001c88:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c98:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2221      	movs	r2, #33	@ 0x21
 8001c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2210      	movs	r2, #16
 8001ca6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2200      	movs	r2, #0
 8001cae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	893a      	ldrh	r2, [r7, #8]
 8001cba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4a50      	ldr	r2, [pc, #320]	@ (8001e0c <HAL_I2C_Master_Transmit+0x1f8>)
 8001cca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ccc:	8979      	ldrh	r1, [r7, #10]
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	6a3a      	ldr	r2, [r7, #32]
 8001cd2:	68f8      	ldr	r0, [r7, #12]
 8001cd4:	f000 face 	bl	8002274 <I2C_MasterRequestWrite>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e08d      	b.n	8001dfe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	613b      	str	r3, [r7, #16]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	695b      	ldr	r3, [r3, #20]
 8001cec:	613b      	str	r3, [r7, #16]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	613b      	str	r3, [r7, #16]
 8001cf6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001cf8:	e066      	b.n	8001dc8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	6a39      	ldr	r1, [r7, #32]
 8001cfe:	68f8      	ldr	r0, [r7, #12]
 8001d00:	f000 fd22 	bl	8002748 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d00d      	beq.n	8001d26 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	2b04      	cmp	r3, #4
 8001d10:	d107      	bne.n	8001d22 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d20:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e06b      	b.n	8001dfe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2a:	781a      	ldrb	r2, [r3, #0]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d36:	1c5a      	adds	r2, r3, #1
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	3b01      	subs	r3, #1
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	695b      	ldr	r3, [r3, #20]
 8001d5c:	f003 0304 	and.w	r3, r3, #4
 8001d60:	2b04      	cmp	r3, #4
 8001d62:	d11b      	bne.n	8001d9c <HAL_I2C_Master_Transmit+0x188>
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d017      	beq.n	8001d9c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d70:	781a      	ldrb	r2, [r3, #0]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7c:	1c5a      	adds	r2, r3, #1
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	3b01      	subs	r3, #1
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d94:	3b01      	subs	r3, #1
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	6a39      	ldr	r1, [r7, #32]
 8001da0:	68f8      	ldr	r0, [r7, #12]
 8001da2:	f000 fd19 	bl	80027d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00d      	beq.n	8001dc8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	2b04      	cmp	r3, #4
 8001db2:	d107      	bne.n	8001dc4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dc2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e01a      	b.n	8001dfe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d194      	bne.n	8001cfa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2220      	movs	r2, #32
 8001de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	e000      	b.n	8001dfe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001dfc:	2302      	movs	r3, #2
  }
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3718      	adds	r7, #24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	00100002 	.word	0x00100002
 8001e0c:	ffff0000 	.word	0xffff0000

08001e10 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08c      	sub	sp, #48	@ 0x30
 8001e14:	af02      	add	r7, sp, #8
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	607a      	str	r2, [r7, #4]
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	817b      	strh	r3, [r7, #10]
 8001e20:	4613      	mov	r3, r2
 8001e22:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e24:	f7ff fae2 	bl	80013ec <HAL_GetTick>
 8001e28:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b20      	cmp	r3, #32
 8001e34:	f040 8217 	bne.w	8002266 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	2319      	movs	r3, #25
 8001e3e:	2201      	movs	r2, #1
 8001e40:	497c      	ldr	r1, [pc, #496]	@ (8002034 <HAL_I2C_Master_Receive+0x224>)
 8001e42:	68f8      	ldr	r0, [r7, #12]
 8001e44:	f000 fb66 	bl	8002514 <I2C_WaitOnFlagUntilTimeout>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	e20a      	b.n	8002268 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d101      	bne.n	8001e60 <HAL_I2C_Master_Receive+0x50>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e203      	b.n	8002268 <HAL_I2C_Master_Receive+0x458>
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d007      	beq.n	8001e86 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f042 0201 	orr.w	r2, r2, #1
 8001e84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e94:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2222      	movs	r2, #34	@ 0x22
 8001e9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2210      	movs	r2, #16
 8001ea2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	893a      	ldrh	r2, [r7, #8]
 8001eb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	4a5c      	ldr	r2, [pc, #368]	@ (8002038 <HAL_I2C_Master_Receive+0x228>)
 8001ec6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ec8:	8979      	ldrh	r1, [r7, #10]
 8001eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ecc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f000 fa52 	bl	8002378 <I2C_MasterRequestRead>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e1c4      	b.n	8002268 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d113      	bne.n	8001f0e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	623b      	str	r3, [r7, #32]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	695b      	ldr	r3, [r3, #20]
 8001ef0:	623b      	str	r3, [r7, #32]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	623b      	str	r3, [r7, #32]
 8001efa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	e198      	b.n	8002240 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d11b      	bne.n	8001f4e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f26:	2300      	movs	r3, #0
 8001f28:	61fb      	str	r3, [r7, #28]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	695b      	ldr	r3, [r3, #20]
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	61fb      	str	r3, [r7, #28]
 8001f3a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	e178      	b.n	8002240 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d11b      	bne.n	8001f8e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f64:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f76:	2300      	movs	r3, #0
 8001f78:	61bb      	str	r3, [r7, #24]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	695b      	ldr	r3, [r3, #20]
 8001f80:	61bb      	str	r3, [r7, #24]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	61bb      	str	r3, [r7, #24]
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	e158      	b.n	8002240 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001f9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	695b      	ldr	r3, [r3, #20]
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001fb4:	e144      	b.n	8002240 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	f200 80f1 	bhi.w	80021a2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d123      	bne.n	8002010 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001fcc:	68f8      	ldr	r0, [r7, #12]
 8001fce:	f000 fc4b 	bl	8002868 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e145      	b.n	8002268 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	691a      	ldr	r2, [r3, #16]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe6:	b2d2      	uxtb	r2, r2
 8001fe8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fee:	1c5a      	adds	r2, r3, #1
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ff8:	3b01      	subs	r3, #1
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002004:	b29b      	uxth	r3, r3
 8002006:	3b01      	subs	r3, #1
 8002008:	b29a      	uxth	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800200e:	e117      	b.n	8002240 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002014:	2b02      	cmp	r3, #2
 8002016:	d14e      	bne.n	80020b6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800201e:	2200      	movs	r2, #0
 8002020:	4906      	ldr	r1, [pc, #24]	@ (800203c <HAL_I2C_Master_Receive+0x22c>)
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	f000 fa76 	bl	8002514 <I2C_WaitOnFlagUntilTimeout>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d008      	beq.n	8002040 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e11a      	b.n	8002268 <HAL_I2C_Master_Receive+0x458>
 8002032:	bf00      	nop
 8002034:	00100002 	.word	0x00100002
 8002038:	ffff0000 	.word	0xffff0000
 800203c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800204e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	691a      	ldr	r2, [r3, #16]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205a:	b2d2      	uxtb	r2, r2
 800205c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002062:	1c5a      	adds	r2, r3, #1
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800206c:	3b01      	subs	r3, #1
 800206e:	b29a      	uxth	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002078:	b29b      	uxth	r3, r3
 800207a:	3b01      	subs	r3, #1
 800207c:	b29a      	uxth	r2, r3
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	691a      	ldr	r2, [r3, #16]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208c:	b2d2      	uxtb	r2, r2
 800208e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002094:	1c5a      	adds	r2, r3, #1
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800209e:	3b01      	subs	r3, #1
 80020a0:	b29a      	uxth	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	3b01      	subs	r3, #1
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80020b4:	e0c4      	b.n	8002240 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020bc:	2200      	movs	r2, #0
 80020be:	496c      	ldr	r1, [pc, #432]	@ (8002270 <HAL_I2C_Master_Receive+0x460>)
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f000 fa27 	bl	8002514 <I2C_WaitOnFlagUntilTimeout>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e0cb      	b.n	8002268 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	691a      	ldr	r2, [r3, #16]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f2:	1c5a      	adds	r2, r3, #1
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020fc:	3b01      	subs	r3, #1
 80020fe:	b29a      	uxth	r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002108:	b29b      	uxth	r3, r3
 800210a:	3b01      	subs	r3, #1
 800210c:	b29a      	uxth	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002118:	2200      	movs	r2, #0
 800211a:	4955      	ldr	r1, [pc, #340]	@ (8002270 <HAL_I2C_Master_Receive+0x460>)
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 f9f9 	bl	8002514 <I2C_WaitOnFlagUntilTimeout>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e09d      	b.n	8002268 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800213a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691a      	ldr	r2, [r3, #16]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002158:	3b01      	subs	r3, #1
 800215a:	b29a      	uxth	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002164:	b29b      	uxth	r3, r3
 8002166:	3b01      	subs	r3, #1
 8002168:	b29a      	uxth	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	691a      	ldr	r2, [r3, #16]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002180:	1c5a      	adds	r2, r3, #1
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800218a:	3b01      	subs	r3, #1
 800218c:	b29a      	uxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002196:	b29b      	uxth	r3, r3
 8002198:	3b01      	subs	r3, #1
 800219a:	b29a      	uxth	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80021a0:	e04e      	b.n	8002240 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	f000 fb5e 	bl	8002868 <I2C_WaitOnRXNEFlagUntilTimeout>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e058      	b.n	8002268 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	691a      	ldr	r2, [r3, #16]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c0:	b2d2      	uxtb	r2, r2
 80021c2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c8:	1c5a      	adds	r2, r3, #1
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021d2:	3b01      	subs	r3, #1
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021de:	b29b      	uxth	r3, r3
 80021e0:	3b01      	subs	r3, #1
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	f003 0304 	and.w	r3, r3, #4
 80021f2:	2b04      	cmp	r3, #4
 80021f4:	d124      	bne.n	8002240 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021fa:	2b03      	cmp	r3, #3
 80021fc:	d107      	bne.n	800220e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800220c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	691a      	ldr	r2, [r3, #16]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002220:	1c5a      	adds	r2, r3, #1
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800222a:	3b01      	subs	r3, #1
 800222c:	b29a      	uxth	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002236:	b29b      	uxth	r3, r3
 8002238:	3b01      	subs	r3, #1
 800223a:	b29a      	uxth	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002244:	2b00      	cmp	r3, #0
 8002246:	f47f aeb6 	bne.w	8001fb6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	2220      	movs	r2, #32
 800224e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002262:	2300      	movs	r3, #0
 8002264:	e000      	b.n	8002268 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002266:	2302      	movs	r3, #2
  }
}
 8002268:	4618      	mov	r0, r3
 800226a:	3728      	adds	r7, #40	@ 0x28
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	00010004 	.word	0x00010004

08002274 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af02      	add	r7, sp, #8
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	607a      	str	r2, [r7, #4]
 800227e:	603b      	str	r3, [r7, #0]
 8002280:	460b      	mov	r3, r1
 8002282:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002288:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	2b08      	cmp	r3, #8
 800228e:	d006      	beq.n	800229e <I2C_MasterRequestWrite+0x2a>
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d003      	beq.n	800229e <I2C_MasterRequestWrite+0x2a>
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800229c:	d108      	bne.n	80022b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	e00b      	b.n	80022c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b4:	2b12      	cmp	r3, #18
 80022b6:	d107      	bne.n	80022c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80022d4:	68f8      	ldr	r0, [r7, #12]
 80022d6:	f000 f91d 	bl	8002514 <I2C_WaitOnFlagUntilTimeout>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00d      	beq.n	80022fc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022ee:	d103      	bne.n	80022f8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e035      	b.n	8002368 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002304:	d108      	bne.n	8002318 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002306:	897b      	ldrh	r3, [r7, #10]
 8002308:	b2db      	uxtb	r3, r3
 800230a:	461a      	mov	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002314:	611a      	str	r2, [r3, #16]
 8002316:	e01b      	b.n	8002350 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002318:	897b      	ldrh	r3, [r7, #10]
 800231a:	11db      	asrs	r3, r3, #7
 800231c:	b2db      	uxtb	r3, r3
 800231e:	f003 0306 	and.w	r3, r3, #6
 8002322:	b2db      	uxtb	r3, r3
 8002324:	f063 030f 	orn	r3, r3, #15
 8002328:	b2da      	uxtb	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	490e      	ldr	r1, [pc, #56]	@ (8002370 <I2C_MasterRequestWrite+0xfc>)
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	f000 f966 	bl	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e010      	b.n	8002368 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002346:	897b      	ldrh	r3, [r7, #10]
 8002348:	b2da      	uxtb	r2, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	4907      	ldr	r1, [pc, #28]	@ (8002374 <I2C_MasterRequestWrite+0x100>)
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f000 f956 	bl	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e000      	b.n	8002368 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	00010008 	.word	0x00010008
 8002374:	00010002 	.word	0x00010002

08002378 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af02      	add	r7, sp, #8
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	607a      	str	r2, [r7, #4]
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	460b      	mov	r3, r1
 8002386:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800239c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	2b08      	cmp	r3, #8
 80023a2:	d006      	beq.n	80023b2 <I2C_MasterRequestRead+0x3a>
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d003      	beq.n	80023b2 <I2C_MasterRequestRead+0x3a>
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80023b0:	d108      	bne.n	80023c4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	e00b      	b.n	80023dc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c8:	2b11      	cmp	r3, #17
 80023ca:	d107      	bne.n	80023dc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	9300      	str	r3, [sp, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 f893 	bl	8002514 <I2C_WaitOnFlagUntilTimeout>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00d      	beq.n	8002410 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002402:	d103      	bne.n	800240c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800240a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e079      	b.n	8002504 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002418:	d108      	bne.n	800242c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800241a:	897b      	ldrh	r3, [r7, #10]
 800241c:	b2db      	uxtb	r3, r3
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	b2da      	uxtb	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	611a      	str	r2, [r3, #16]
 800242a:	e05f      	b.n	80024ec <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800242c:	897b      	ldrh	r3, [r7, #10]
 800242e:	11db      	asrs	r3, r3, #7
 8002430:	b2db      	uxtb	r3, r3
 8002432:	f003 0306 	and.w	r3, r3, #6
 8002436:	b2db      	uxtb	r3, r3
 8002438:	f063 030f 	orn	r3, r3, #15
 800243c:	b2da      	uxtb	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	4930      	ldr	r1, [pc, #192]	@ (800250c <I2C_MasterRequestRead+0x194>)
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f000 f8dc 	bl	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e054      	b.n	8002504 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800245a:	897b      	ldrh	r3, [r7, #10]
 800245c:	b2da      	uxtb	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	4929      	ldr	r1, [pc, #164]	@ (8002510 <I2C_MasterRequestRead+0x198>)
 800246a:	68f8      	ldr	r0, [r7, #12]
 800246c:	f000 f8cc 	bl	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e044      	b.n	8002504 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800247a:	2300      	movs	r3, #0
 800247c:	613b      	str	r3, [r7, #16]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	695b      	ldr	r3, [r3, #20]
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800249e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f000 f831 	bl	8002514 <I2C_WaitOnFlagUntilTimeout>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00d      	beq.n	80024d4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024c6:	d103      	bne.n	80024d0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024ce:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e017      	b.n	8002504 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80024d4:	897b      	ldrh	r3, [r7, #10]
 80024d6:	11db      	asrs	r3, r3, #7
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	f003 0306 	and.w	r3, r3, #6
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	f063 030e 	orn	r3, r3, #14
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	4907      	ldr	r1, [pc, #28]	@ (8002510 <I2C_MasterRequestRead+0x198>)
 80024f2:	68f8      	ldr	r0, [r7, #12]
 80024f4:	f000 f888 	bl	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e000      	b.n	8002504 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3718      	adds	r7, #24
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	00010008 	.word	0x00010008
 8002510:	00010002 	.word	0x00010002

08002514 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	603b      	str	r3, [r7, #0]
 8002520:	4613      	mov	r3, r2
 8002522:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002524:	e048      	b.n	80025b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800252c:	d044      	beq.n	80025b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800252e:	f7fe ff5d 	bl	80013ec <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	429a      	cmp	r2, r3
 800253c:	d302      	bcc.n	8002544 <I2C_WaitOnFlagUntilTimeout+0x30>
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d139      	bne.n	80025b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	0c1b      	lsrs	r3, r3, #16
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b01      	cmp	r3, #1
 800254c:	d10d      	bne.n	800256a <I2C_WaitOnFlagUntilTimeout+0x56>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	695b      	ldr	r3, [r3, #20]
 8002554:	43da      	mvns	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	4013      	ands	r3, r2
 800255a:	b29b      	uxth	r3, r3
 800255c:	2b00      	cmp	r3, #0
 800255e:	bf0c      	ite	eq
 8002560:	2301      	moveq	r3, #1
 8002562:	2300      	movne	r3, #0
 8002564:	b2db      	uxtb	r3, r3
 8002566:	461a      	mov	r2, r3
 8002568:	e00c      	b.n	8002584 <I2C_WaitOnFlagUntilTimeout+0x70>
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	43da      	mvns	r2, r3
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	4013      	ands	r3, r2
 8002576:	b29b      	uxth	r3, r3
 8002578:	2b00      	cmp	r3, #0
 800257a:	bf0c      	ite	eq
 800257c:	2301      	moveq	r3, #1
 800257e:	2300      	movne	r3, #0
 8002580:	b2db      	uxtb	r3, r3
 8002582:	461a      	mov	r2, r3
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	429a      	cmp	r2, r3
 8002588:	d116      	bne.n	80025b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2200      	movs	r2, #0
 800258e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2220      	movs	r2, #32
 8002594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a4:	f043 0220 	orr.w	r2, r3, #32
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e023      	b.n	8002600 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	0c1b      	lsrs	r3, r3, #16
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d10d      	bne.n	80025de <I2C_WaitOnFlagUntilTimeout+0xca>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	43da      	mvns	r2, r3
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	4013      	ands	r3, r2
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	bf0c      	ite	eq
 80025d4:	2301      	moveq	r3, #1
 80025d6:	2300      	movne	r3, #0
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	461a      	mov	r2, r3
 80025dc:	e00c      	b.n	80025f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	43da      	mvns	r2, r3
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	4013      	ands	r3, r2
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	bf0c      	ite	eq
 80025f0:	2301      	moveq	r3, #1
 80025f2:	2300      	movne	r3, #0
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	461a      	mov	r2, r3
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d093      	beq.n	8002526 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3710      	adds	r7, #16
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
 8002614:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002616:	e071      	b.n	80026fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002626:	d123      	bne.n	8002670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002636:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002640:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2220      	movs	r2, #32
 800264c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265c:	f043 0204 	orr.w	r2, r3, #4
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e067      	b.n	8002740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002676:	d041      	beq.n	80026fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002678:	f7fe feb8 	bl	80013ec <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	429a      	cmp	r2, r3
 8002686:	d302      	bcc.n	800268e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d136      	bne.n	80026fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	0c1b      	lsrs	r3, r3, #16
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b01      	cmp	r3, #1
 8002696:	d10c      	bne.n	80026b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	43da      	mvns	r2, r3
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	4013      	ands	r3, r2
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	bf14      	ite	ne
 80026aa:	2301      	movne	r3, #1
 80026ac:	2300      	moveq	r3, #0
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	e00b      	b.n	80026ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	43da      	mvns	r2, r3
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	4013      	ands	r3, r2
 80026be:	b29b      	uxth	r3, r3
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	bf14      	ite	ne
 80026c4:	2301      	movne	r3, #1
 80026c6:	2300      	moveq	r3, #0
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d016      	beq.n	80026fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2220      	movs	r2, #32
 80026d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e8:	f043 0220 	orr.w	r2, r3, #32
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e021      	b.n	8002740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	0c1b      	lsrs	r3, r3, #16
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b01      	cmp	r3, #1
 8002704:	d10c      	bne.n	8002720 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	43da      	mvns	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	4013      	ands	r3, r2
 8002712:	b29b      	uxth	r3, r3
 8002714:	2b00      	cmp	r3, #0
 8002716:	bf14      	ite	ne
 8002718:	2301      	movne	r3, #1
 800271a:	2300      	moveq	r3, #0
 800271c:	b2db      	uxtb	r3, r3
 800271e:	e00b      	b.n	8002738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	43da      	mvns	r2, r3
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	4013      	ands	r3, r2
 800272c:	b29b      	uxth	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	bf14      	ite	ne
 8002732:	2301      	movne	r3, #1
 8002734:	2300      	moveq	r3, #0
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	f47f af6d 	bne.w	8002618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3710      	adds	r7, #16
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002754:	e034      	b.n	80027c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f000 f8e3 	bl	8002922 <I2C_IsAcknowledgeFailed>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e034      	b.n	80027d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800276c:	d028      	beq.n	80027c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800276e:	f7fe fe3d 	bl	80013ec <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	429a      	cmp	r2, r3
 800277c:	d302      	bcc.n	8002784 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d11d      	bne.n	80027c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800278e:	2b80      	cmp	r3, #128	@ 0x80
 8002790:	d016      	beq.n	80027c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2220      	movs	r2, #32
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ac:	f043 0220 	orr.w	r2, r3, #32
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e007      	b.n	80027d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ca:	2b80      	cmp	r3, #128	@ 0x80
 80027cc:	d1c3      	bne.n	8002756 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80027e4:	e034      	b.n	8002850 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 f89b 	bl	8002922 <I2C_IsAcknowledgeFailed>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e034      	b.n	8002860 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027fc:	d028      	beq.n	8002850 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027fe:	f7fe fdf5 	bl	80013ec <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	429a      	cmp	r2, r3
 800280c:	d302      	bcc.n	8002814 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d11d      	bne.n	8002850 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	f003 0304 	and.w	r3, r3, #4
 800281e:	2b04      	cmp	r3, #4
 8002820:	d016      	beq.n	8002850 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2220      	movs	r2, #32
 800282c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283c:	f043 0220 	orr.w	r2, r3, #32
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e007      	b.n	8002860 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	2b04      	cmp	r3, #4
 800285c:	d1c3      	bne.n	80027e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002874:	e049      	b.n	800290a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	f003 0310 	and.w	r3, r3, #16
 8002880:	2b10      	cmp	r3, #16
 8002882:	d119      	bne.n	80028b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f06f 0210 	mvn.w	r2, #16
 800288c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2200      	movs	r2, #0
 8002892:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2220      	movs	r2, #32
 8002898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e030      	b.n	800291a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b8:	f7fe fd98 	bl	80013ec <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d302      	bcc.n	80028ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d11d      	bne.n	800290a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	695b      	ldr	r3, [r3, #20]
 80028d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028d8:	2b40      	cmp	r3, #64	@ 0x40
 80028da:	d016      	beq.n	800290a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f6:	f043 0220 	orr.w	r2, r3, #32
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e007      	b.n	800291a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002914:	2b40      	cmp	r3, #64	@ 0x40
 8002916:	d1ae      	bne.n	8002876 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002922:	b480      	push	{r7}
 8002924:	b083      	sub	sp, #12
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002934:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002938:	d11b      	bne.n	8002972 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002942:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2220      	movs	r2, #32
 800294e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295e:	f043 0204 	orr.w	r2, r3, #4
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e000      	b.n	8002974 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	bc80      	pop	{r7}
 800297c:	4770      	bx	lr
	...

08002980 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b088      	sub	sp, #32
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e31d      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002992:	4b94      	ldr	r3, [pc, #592]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 030c 	and.w	r3, r3, #12
 800299a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800299c:	4b91      	ldr	r3, [pc, #580]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a4:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d07b      	beq.n	8002aaa <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	2b08      	cmp	r3, #8
 80029b6:	d006      	beq.n	80029c6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	2b0c      	cmp	r3, #12
 80029bc:	d10f      	bne.n	80029de <HAL_RCC_OscConfig+0x5e>
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029c4:	d10b      	bne.n	80029de <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c6:	4b87      	ldr	r3, [pc, #540]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d06a      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x128>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d166      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e2f7      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d106      	bne.n	80029f4 <HAL_RCC_OscConfig+0x74>
 80029e6:	4b7f      	ldr	r3, [pc, #508]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a7e      	ldr	r2, [pc, #504]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 80029ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029f0:	6013      	str	r3, [r2, #0]
 80029f2:	e02d      	b.n	8002a50 <HAL_RCC_OscConfig+0xd0>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d10c      	bne.n	8002a16 <HAL_RCC_OscConfig+0x96>
 80029fc:	4b79      	ldr	r3, [pc, #484]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a78      	ldr	r2, [pc, #480]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a06:	6013      	str	r3, [r2, #0]
 8002a08:	4b76      	ldr	r3, [pc, #472]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a75      	ldr	r2, [pc, #468]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	e01c      	b.n	8002a50 <HAL_RCC_OscConfig+0xd0>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b05      	cmp	r3, #5
 8002a1c:	d10c      	bne.n	8002a38 <HAL_RCC_OscConfig+0xb8>
 8002a1e:	4b71      	ldr	r3, [pc, #452]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a70      	ldr	r2, [pc, #448]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	4b6e      	ldr	r3, [pc, #440]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a6d      	ldr	r2, [pc, #436]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	e00b      	b.n	8002a50 <HAL_RCC_OscConfig+0xd0>
 8002a38:	4b6a      	ldr	r3, [pc, #424]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a69      	ldr	r2, [pc, #420]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a42:	6013      	str	r3, [r2, #0]
 8002a44:	4b67      	ldr	r3, [pc, #412]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a66      	ldr	r2, [pc, #408]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d013      	beq.n	8002a80 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a58:	f7fe fcc8 	bl	80013ec <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a5e:	e008      	b.n	8002a72 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a60:	f7fe fcc4 	bl	80013ec <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b64      	cmp	r3, #100	@ 0x64
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e2ad      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a72:	4b5c      	ldr	r3, [pc, #368]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d0f0      	beq.n	8002a60 <HAL_RCC_OscConfig+0xe0>
 8002a7e:	e014      	b.n	8002aaa <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a80:	f7fe fcb4 	bl	80013ec <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a88:	f7fe fcb0 	bl	80013ec <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b64      	cmp	r3, #100	@ 0x64
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e299      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a9a:	4b52      	ldr	r3, [pc, #328]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1f0      	bne.n	8002a88 <HAL_RCC_OscConfig+0x108>
 8002aa6:	e000      	b.n	8002aaa <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d05a      	beq.n	8002b6c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	2b04      	cmp	r3, #4
 8002aba:	d005      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	2b0c      	cmp	r3, #12
 8002ac0:	d119      	bne.n	8002af6 <HAL_RCC_OscConfig+0x176>
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d116      	bne.n	8002af6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ac8:	4b46      	ldr	r3, [pc, #280]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0302 	and.w	r3, r3, #2
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x160>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d001      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e276      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae0:	4b40      	ldr	r3, [pc, #256]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	021b      	lsls	r3, r3, #8
 8002aee:	493d      	ldr	r1, [pc, #244]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002af4:	e03a      	b.n	8002b6c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d020      	beq.n	8002b40 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002afe:	4b3a      	ldr	r3, [pc, #232]	@ (8002be8 <HAL_RCC_OscConfig+0x268>)
 8002b00:	2201      	movs	r2, #1
 8002b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b04:	f7fe fc72 	bl	80013ec <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b0c:	f7fe fc6e 	bl	80013ec <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e257      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b1e:	4b31      	ldr	r3, [pc, #196]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0f0      	beq.n	8002b0c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b2a:	4b2e      	ldr	r3, [pc, #184]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	021b      	lsls	r3, r3, #8
 8002b38:	492a      	ldr	r1, [pc, #168]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	604b      	str	r3, [r1, #4]
 8002b3e:	e015      	b.n	8002b6c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b40:	4b29      	ldr	r3, [pc, #164]	@ (8002be8 <HAL_RCC_OscConfig+0x268>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b46:	f7fe fc51 	bl	80013ec <HAL_GetTick>
 8002b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b4c:	e008      	b.n	8002b60 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b4e:	f7fe fc4d 	bl	80013ec <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e236      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b60:	4b20      	ldr	r3, [pc, #128]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d1f0      	bne.n	8002b4e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0310 	and.w	r3, r3, #16
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	f000 80b8 	beq.w	8002cea <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d170      	bne.n	8002c62 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b80:	4b18      	ldr	r3, [pc, #96]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d005      	beq.n	8002b98 <HAL_RCC_OscConfig+0x218>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e21a      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a1a      	ldr	r2, [r3, #32]
 8002b9c:	4b11      	ldr	r3, [pc, #68]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d921      	bls.n	8002bec <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 fc7d 	bl	80034ac <RCC_SetFlashLatencyFromMSIRange>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e208      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bbc:	4b09      	ldr	r3, [pc, #36]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	4906      	ldr	r1, [pc, #24]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bce:	4b05      	ldr	r3, [pc, #20]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	061b      	lsls	r3, r3, #24
 8002bdc:	4901      	ldr	r1, [pc, #4]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	604b      	str	r3, [r1, #4]
 8002be2:	e020      	b.n	8002c26 <HAL_RCC_OscConfig+0x2a6>
 8002be4:	40023800 	.word	0x40023800
 8002be8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bec:	4b99      	ldr	r3, [pc, #612]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a1b      	ldr	r3, [r3, #32]
 8002bf8:	4996      	ldr	r1, [pc, #600]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bfe:	4b95      	ldr	r3, [pc, #596]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69db      	ldr	r3, [r3, #28]
 8002c0a:	061b      	lsls	r3, r3, #24
 8002c0c:	4991      	ldr	r1, [pc, #580]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f000 fc48 	bl	80034ac <RCC_SetFlashLatencyFromMSIRange>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e1d3      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	0b5b      	lsrs	r3, r3, #13
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002c36:	4a87      	ldr	r2, [pc, #540]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002c38:	6892      	ldr	r2, [r2, #8]
 8002c3a:	0912      	lsrs	r2, r2, #4
 8002c3c:	f002 020f 	and.w	r2, r2, #15
 8002c40:	4985      	ldr	r1, [pc, #532]	@ (8002e58 <HAL_RCC_OscConfig+0x4d8>)
 8002c42:	5c8a      	ldrb	r2, [r1, r2]
 8002c44:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002c46:	4a85      	ldr	r2, [pc, #532]	@ (8002e5c <HAL_RCC_OscConfig+0x4dc>)
 8002c48:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c4a:	4b85      	ldr	r3, [pc, #532]	@ (8002e60 <HAL_RCC_OscConfig+0x4e0>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fe fb80 	bl	8001354 <HAL_InitTick>
 8002c54:	4603      	mov	r3, r0
 8002c56:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d045      	beq.n	8002cea <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	e1b5      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d029      	beq.n	8002cbe <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c6a:	4b7e      	ldr	r3, [pc, #504]	@ (8002e64 <HAL_RCC_OscConfig+0x4e4>)
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c70:	f7fe fbbc 	bl	80013ec <HAL_GetTick>
 8002c74:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c76:	e008      	b.n	8002c8a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c78:	f7fe fbb8 	bl	80013ec <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e1a1      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c8a:	4b72      	ldr	r3, [pc, #456]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0f0      	beq.n	8002c78 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c96:	4b6f      	ldr	r3, [pc, #444]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	496c      	ldr	r1, [pc, #432]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ca8:	4b6a      	ldr	r3, [pc, #424]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	69db      	ldr	r3, [r3, #28]
 8002cb4:	061b      	lsls	r3, r3, #24
 8002cb6:	4967      	ldr	r1, [pc, #412]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	604b      	str	r3, [r1, #4]
 8002cbc:	e015      	b.n	8002cea <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002cbe:	4b69      	ldr	r3, [pc, #420]	@ (8002e64 <HAL_RCC_OscConfig+0x4e4>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc4:	f7fe fb92 	bl	80013ec <HAL_GetTick>
 8002cc8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002cca:	e008      	b.n	8002cde <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ccc:	f7fe fb8e 	bl	80013ec <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e177      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002cde:	4b5d      	ldr	r3, [pc, #372]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1f0      	bne.n	8002ccc <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0308 	and.w	r3, r3, #8
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d030      	beq.n	8002d58 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d016      	beq.n	8002d2c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cfe:	4b5a      	ldr	r3, [pc, #360]	@ (8002e68 <HAL_RCC_OscConfig+0x4e8>)
 8002d00:	2201      	movs	r2, #1
 8002d02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d04:	f7fe fb72 	bl	80013ec <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d0c:	f7fe fb6e 	bl	80013ec <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e157      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002d1e:	4b4d      	ldr	r3, [pc, #308]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0f0      	beq.n	8002d0c <HAL_RCC_OscConfig+0x38c>
 8002d2a:	e015      	b.n	8002d58 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d2c:	4b4e      	ldr	r3, [pc, #312]	@ (8002e68 <HAL_RCC_OscConfig+0x4e8>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d32:	f7fe fb5b 	bl	80013ec <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d3a:	f7fe fb57 	bl	80013ec <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e140      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d4c:	4b41      	ldr	r3, [pc, #260]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002d4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1f0      	bne.n	8002d3a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f000 80b5 	beq.w	8002ed0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d66:	2300      	movs	r3, #0
 8002d68:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d6a:	4b3a      	ldr	r3, [pc, #232]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10d      	bne.n	8002d92 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d76:	4b37      	ldr	r3, [pc, #220]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7a:	4a36      	ldr	r2, [pc, #216]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d80:	6253      	str	r3, [r2, #36]	@ 0x24
 8002d82:	4b34      	ldr	r3, [pc, #208]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d8a:	60bb      	str	r3, [r7, #8]
 8002d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d92:	4b36      	ldr	r3, [pc, #216]	@ (8002e6c <HAL_RCC_OscConfig+0x4ec>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d118      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d9e:	4b33      	ldr	r3, [pc, #204]	@ (8002e6c <HAL_RCC_OscConfig+0x4ec>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a32      	ldr	r2, [pc, #200]	@ (8002e6c <HAL_RCC_OscConfig+0x4ec>)
 8002da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002da8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002daa:	f7fe fb1f 	bl	80013ec <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db0:	e008      	b.n	8002dc4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002db2:	f7fe fb1b 	bl	80013ec <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b64      	cmp	r3, #100	@ 0x64
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e104      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc4:	4b29      	ldr	r3, [pc, #164]	@ (8002e6c <HAL_RCC_OscConfig+0x4ec>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d0f0      	beq.n	8002db2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d106      	bne.n	8002de6 <HAL_RCC_OscConfig+0x466>
 8002dd8:	4b1e      	ldr	r3, [pc, #120]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ddc:	4a1d      	ldr	r2, [pc, #116]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002dde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002de2:	6353      	str	r3, [r2, #52]	@ 0x34
 8002de4:	e02d      	b.n	8002e42 <HAL_RCC_OscConfig+0x4c2>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10c      	bne.n	8002e08 <HAL_RCC_OscConfig+0x488>
 8002dee:	4b19      	ldr	r3, [pc, #100]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df2:	4a18      	ldr	r2, [pc, #96]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002df4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002df8:	6353      	str	r3, [r2, #52]	@ 0x34
 8002dfa:	4b16      	ldr	r3, [pc, #88]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dfe:	4a15      	ldr	r2, [pc, #84]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002e00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002e04:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e06:	e01c      	b.n	8002e42 <HAL_RCC_OscConfig+0x4c2>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	2b05      	cmp	r3, #5
 8002e0e:	d10c      	bne.n	8002e2a <HAL_RCC_OscConfig+0x4aa>
 8002e10:	4b10      	ldr	r3, [pc, #64]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002e12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e14:	4a0f      	ldr	r2, [pc, #60]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002e16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e1a:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e20:	4a0c      	ldr	r2, [pc, #48]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002e22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e26:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e28:	e00b      	b.n	8002e42 <HAL_RCC_OscConfig+0x4c2>
 8002e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002e2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e2e:	4a09      	ldr	r2, [pc, #36]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002e30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e34:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e36:	4b07      	ldr	r3, [pc, #28]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e3a:	4a06      	ldr	r2, [pc, #24]	@ (8002e54 <HAL_RCC_OscConfig+0x4d4>)
 8002e3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002e40:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d024      	beq.n	8002e94 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e4a:	f7fe facf 	bl	80013ec <HAL_GetTick>
 8002e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e50:	e019      	b.n	8002e86 <HAL_RCC_OscConfig+0x506>
 8002e52:	bf00      	nop
 8002e54:	40023800 	.word	0x40023800
 8002e58:	08004920 	.word	0x08004920
 8002e5c:	20000000 	.word	0x20000000
 8002e60:	20000004 	.word	0x20000004
 8002e64:	42470020 	.word	0x42470020
 8002e68:	42470680 	.word	0x42470680
 8002e6c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e70:	f7fe fabc 	bl	80013ec <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e0a3      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e86:	4b54      	ldr	r3, [pc, #336]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0ee      	beq.n	8002e70 <HAL_RCC_OscConfig+0x4f0>
 8002e92:	e014      	b.n	8002ebe <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e94:	f7fe faaa 	bl	80013ec <HAL_GetTick>
 8002e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e9a:	e00a      	b.n	8002eb2 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e9c:	f7fe faa6 	bl	80013ec <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e08d      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002eb2:	4b49      	ldr	r3, [pc, #292]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1ee      	bne.n	8002e9c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ebe:	7ffb      	ldrb	r3, [r7, #31]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d105      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ec4:	4b44      	ldr	r3, [pc, #272]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec8:	4a43      	ldr	r2, [pc, #268]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002eca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ece:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d079      	beq.n	8002fcc <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	2b0c      	cmp	r3, #12
 8002edc:	d056      	beq.n	8002f8c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d13b      	bne.n	8002f5e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee6:	4b3d      	ldr	r3, [pc, #244]	@ (8002fdc <HAL_RCC_OscConfig+0x65c>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eec:	f7fe fa7e 	bl	80013ec <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ef4:	f7fe fa7a 	bl	80013ec <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e063      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f06:	4b34      	ldr	r3, [pc, #208]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f0      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f12:	4b31      	ldr	r3, [pc, #196]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f22:	4319      	orrs	r1, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f28:	430b      	orrs	r3, r1
 8002f2a:	492b      	ldr	r1, [pc, #172]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f30:	4b2a      	ldr	r3, [pc, #168]	@ (8002fdc <HAL_RCC_OscConfig+0x65c>)
 8002f32:	2201      	movs	r2, #1
 8002f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f36:	f7fe fa59 	bl	80013ec <HAL_GetTick>
 8002f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f3c:	e008      	b.n	8002f50 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f3e:	f7fe fa55 	bl	80013ec <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e03e      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f50:	4b21      	ldr	r3, [pc, #132]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d0f0      	beq.n	8002f3e <HAL_RCC_OscConfig+0x5be>
 8002f5c:	e036      	b.n	8002fcc <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f5e:	4b1f      	ldr	r3, [pc, #124]	@ (8002fdc <HAL_RCC_OscConfig+0x65c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f64:	f7fe fa42 	bl	80013ec <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f6c:	f7fe fa3e 	bl	80013ec <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e027      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f7e:	4b16      	ldr	r3, [pc, #88]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d1f0      	bne.n	8002f6c <HAL_RCC_OscConfig+0x5ec>
 8002f8a:	e01f      	b.n	8002fcc <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d101      	bne.n	8002f98 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e01a      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f98:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd8 <HAL_RCC_OscConfig+0x658>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d10d      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d106      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d001      	beq.n	8002fcc <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e000      	b.n	8002fce <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3720      	adds	r7, #32
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40023800 	.word	0x40023800
 8002fdc:	42470060 	.word	0x42470060

08002fe0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e11a      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff4:	4b8f      	ldr	r3, [pc, #572]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	683a      	ldr	r2, [r7, #0]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d919      	bls.n	8003036 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d105      	bne.n	8003014 <HAL_RCC_ClockConfig+0x34>
 8003008:	4b8a      	ldr	r3, [pc, #552]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a89      	ldr	r2, [pc, #548]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 800300e:	f043 0304 	orr.w	r3, r3, #4
 8003012:	6013      	str	r3, [r2, #0]
 8003014:	4b87      	ldr	r3, [pc, #540]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f023 0201 	bic.w	r2, r3, #1
 800301c:	4985      	ldr	r1, [pc, #532]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	4313      	orrs	r3, r2
 8003022:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003024:	4b83      	ldr	r3, [pc, #524]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0301 	and.w	r3, r3, #1
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	d001      	beq.n	8003036 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e0f9      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d008      	beq.n	8003054 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003042:	4b7d      	ldr	r3, [pc, #500]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	497a      	ldr	r1, [pc, #488]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 8003050:	4313      	orrs	r3, r2
 8003052:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 808e 	beq.w	800317e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2b02      	cmp	r3, #2
 8003068:	d107      	bne.n	800307a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800306a:	4b73      	ldr	r3, [pc, #460]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d121      	bne.n	80030ba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e0d7      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2b03      	cmp	r3, #3
 8003080:	d107      	bne.n	8003092 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003082:	4b6d      	ldr	r3, [pc, #436]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d115      	bne.n	80030ba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e0cb      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d107      	bne.n	80030aa <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800309a:	4b67      	ldr	r3, [pc, #412]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d109      	bne.n	80030ba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e0bf      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80030aa:	4b63      	ldr	r3, [pc, #396]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e0b7      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f023 0203 	bic.w	r2, r3, #3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	495c      	ldr	r1, [pc, #368]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030cc:	f7fe f98e 	bl	80013ec <HAL_GetTick>
 80030d0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d112      	bne.n	8003100 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030da:	e00a      	b.n	80030f2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030dc:	f7fe f986 	bl	80013ec <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e09b      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030f2:	4b51      	ldr	r3, [pc, #324]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 030c 	and.w	r3, r3, #12
 80030fa:	2b08      	cmp	r3, #8
 80030fc:	d1ee      	bne.n	80030dc <HAL_RCC_ClockConfig+0xfc>
 80030fe:	e03e      	b.n	800317e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	2b03      	cmp	r3, #3
 8003106:	d112      	bne.n	800312e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003108:	e00a      	b.n	8003120 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800310a:	f7fe f96f 	bl	80013ec <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003118:	4293      	cmp	r3, r2
 800311a:	d901      	bls.n	8003120 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e084      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003120:	4b45      	ldr	r3, [pc, #276]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 030c 	and.w	r3, r3, #12
 8003128:	2b0c      	cmp	r3, #12
 800312a:	d1ee      	bne.n	800310a <HAL_RCC_ClockConfig+0x12a>
 800312c:	e027      	b.n	800317e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d11d      	bne.n	8003172 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003136:	e00a      	b.n	800314e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003138:	f7fe f958 	bl	80013ec <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003146:	4293      	cmp	r3, r2
 8003148:	d901      	bls.n	800314e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e06d      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800314e:	4b3a      	ldr	r3, [pc, #232]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 030c 	and.w	r3, r3, #12
 8003156:	2b04      	cmp	r3, #4
 8003158:	d1ee      	bne.n	8003138 <HAL_RCC_ClockConfig+0x158>
 800315a:	e010      	b.n	800317e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800315c:	f7fe f946 	bl	80013ec <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	f241 3288 	movw	r2, #5000	@ 0x1388
 800316a:	4293      	cmp	r3, r2
 800316c:	d901      	bls.n	8003172 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e05b      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003172:	4b31      	ldr	r3, [pc, #196]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 030c 	and.w	r3, r3, #12
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1ee      	bne.n	800315c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800317e:	4b2d      	ldr	r3, [pc, #180]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	429a      	cmp	r2, r3
 800318a:	d219      	bcs.n	80031c0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d105      	bne.n	800319e <HAL_RCC_ClockConfig+0x1be>
 8003192:	4b28      	ldr	r3, [pc, #160]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a27      	ldr	r2, [pc, #156]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 8003198:	f043 0304 	orr.w	r3, r3, #4
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	4b25      	ldr	r3, [pc, #148]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f023 0201 	bic.w	r2, r3, #1
 80031a6:	4923      	ldr	r1, [pc, #140]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ae:	4b21      	ldr	r3, [pc, #132]	@ (8003234 <HAL_RCC_ClockConfig+0x254>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d001      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e034      	b.n	800322a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d008      	beq.n	80031de <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	4917      	ldr	r1, [pc, #92]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d009      	beq.n	80031fe <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ea:	4b13      	ldr	r3, [pc, #76]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	490f      	ldr	r1, [pc, #60]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80031fe:	f000 f823 	bl	8003248 <HAL_RCC_GetSysClockFreq>
 8003202:	4602      	mov	r2, r0
 8003204:	4b0c      	ldr	r3, [pc, #48]	@ (8003238 <HAL_RCC_ClockConfig+0x258>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	091b      	lsrs	r3, r3, #4
 800320a:	f003 030f 	and.w	r3, r3, #15
 800320e:	490b      	ldr	r1, [pc, #44]	@ (800323c <HAL_RCC_ClockConfig+0x25c>)
 8003210:	5ccb      	ldrb	r3, [r1, r3]
 8003212:	fa22 f303 	lsr.w	r3, r2, r3
 8003216:	4a0a      	ldr	r2, [pc, #40]	@ (8003240 <HAL_RCC_ClockConfig+0x260>)
 8003218:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800321a:	4b0a      	ldr	r3, [pc, #40]	@ (8003244 <HAL_RCC_ClockConfig+0x264>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f7fe f898 	bl	8001354 <HAL_InitTick>
 8003224:	4603      	mov	r3, r0
 8003226:	72fb      	strb	r3, [r7, #11]

  return status;
 8003228:	7afb      	ldrb	r3, [r7, #11]
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40023c00 	.word	0x40023c00
 8003238:	40023800 	.word	0x40023800
 800323c:	08004920 	.word	0x08004920
 8003240:	20000000 	.word	0x20000000
 8003244:	20000004 	.word	0x20000004

08003248 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800324c:	b092      	sub	sp, #72	@ 0x48
 800324e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003250:	4b79      	ldr	r3, [pc, #484]	@ (8003438 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003258:	f003 030c 	and.w	r3, r3, #12
 800325c:	2b0c      	cmp	r3, #12
 800325e:	d00d      	beq.n	800327c <HAL_RCC_GetSysClockFreq+0x34>
 8003260:	2b0c      	cmp	r3, #12
 8003262:	f200 80d5 	bhi.w	8003410 <HAL_RCC_GetSysClockFreq+0x1c8>
 8003266:	2b04      	cmp	r3, #4
 8003268:	d002      	beq.n	8003270 <HAL_RCC_GetSysClockFreq+0x28>
 800326a:	2b08      	cmp	r3, #8
 800326c:	d003      	beq.n	8003276 <HAL_RCC_GetSysClockFreq+0x2e>
 800326e:	e0cf      	b.n	8003410 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003270:	4b72      	ldr	r3, [pc, #456]	@ (800343c <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003272:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8003274:	e0da      	b.n	800342c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003276:	4b72      	ldr	r3, [pc, #456]	@ (8003440 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003278:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800327a:	e0d7      	b.n	800342c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800327c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800327e:	0c9b      	lsrs	r3, r3, #18
 8003280:	f003 020f 	and.w	r2, r3, #15
 8003284:	4b6f      	ldr	r3, [pc, #444]	@ (8003444 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8003286:	5c9b      	ldrb	r3, [r3, r2]
 8003288:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800328a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800328c:	0d9b      	lsrs	r3, r3, #22
 800328e:	f003 0303 	and.w	r3, r3, #3
 8003292:	3301      	adds	r3, #1
 8003294:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003296:	4b68      	ldr	r3, [pc, #416]	@ (8003438 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d05d      	beq.n	800335e <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80032a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a4:	2200      	movs	r2, #0
 80032a6:	4618      	mov	r0, r3
 80032a8:	4611      	mov	r1, r2
 80032aa:	4604      	mov	r4, r0
 80032ac:	460d      	mov	r5, r1
 80032ae:	4622      	mov	r2, r4
 80032b0:	462b      	mov	r3, r5
 80032b2:	f04f 0000 	mov.w	r0, #0
 80032b6:	f04f 0100 	mov.w	r1, #0
 80032ba:	0159      	lsls	r1, r3, #5
 80032bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032c0:	0150      	lsls	r0, r2, #5
 80032c2:	4602      	mov	r2, r0
 80032c4:	460b      	mov	r3, r1
 80032c6:	4621      	mov	r1, r4
 80032c8:	1a51      	subs	r1, r2, r1
 80032ca:	6139      	str	r1, [r7, #16]
 80032cc:	4629      	mov	r1, r5
 80032ce:	eb63 0301 	sbc.w	r3, r3, r1
 80032d2:	617b      	str	r3, [r7, #20]
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032e0:	4659      	mov	r1, fp
 80032e2:	018b      	lsls	r3, r1, #6
 80032e4:	4651      	mov	r1, sl
 80032e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032ea:	4651      	mov	r1, sl
 80032ec:	018a      	lsls	r2, r1, #6
 80032ee:	46d4      	mov	ip, sl
 80032f0:	ebb2 080c 	subs.w	r8, r2, ip
 80032f4:	4659      	mov	r1, fp
 80032f6:	eb63 0901 	sbc.w	r9, r3, r1
 80032fa:	f04f 0200 	mov.w	r2, #0
 80032fe:	f04f 0300 	mov.w	r3, #0
 8003302:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003306:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800330a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800330e:	4690      	mov	r8, r2
 8003310:	4699      	mov	r9, r3
 8003312:	4623      	mov	r3, r4
 8003314:	eb18 0303 	adds.w	r3, r8, r3
 8003318:	60bb      	str	r3, [r7, #8]
 800331a:	462b      	mov	r3, r5
 800331c:	eb49 0303 	adc.w	r3, r9, r3
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	f04f 0200 	mov.w	r2, #0
 8003326:	f04f 0300 	mov.w	r3, #0
 800332a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800332e:	4629      	mov	r1, r5
 8003330:	024b      	lsls	r3, r1, #9
 8003332:	4620      	mov	r0, r4
 8003334:	4629      	mov	r1, r5
 8003336:	4604      	mov	r4, r0
 8003338:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800333c:	4601      	mov	r1, r0
 800333e:	024a      	lsls	r2, r1, #9
 8003340:	4610      	mov	r0, r2
 8003342:	4619      	mov	r1, r3
 8003344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003346:	2200      	movs	r2, #0
 8003348:	62bb      	str	r3, [r7, #40]	@ 0x28
 800334a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800334c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003350:	f7fd f998 	bl	8000684 <__aeabi_uldivmod>
 8003354:	4602      	mov	r2, r0
 8003356:	460b      	mov	r3, r1
 8003358:	4613      	mov	r3, r2
 800335a:	647b      	str	r3, [r7, #68]	@ 0x44
 800335c:	e055      	b.n	800340a <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800335e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003360:	2200      	movs	r2, #0
 8003362:	623b      	str	r3, [r7, #32]
 8003364:	627a      	str	r2, [r7, #36]	@ 0x24
 8003366:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800336a:	4642      	mov	r2, r8
 800336c:	464b      	mov	r3, r9
 800336e:	f04f 0000 	mov.w	r0, #0
 8003372:	f04f 0100 	mov.w	r1, #0
 8003376:	0159      	lsls	r1, r3, #5
 8003378:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800337c:	0150      	lsls	r0, r2, #5
 800337e:	4602      	mov	r2, r0
 8003380:	460b      	mov	r3, r1
 8003382:	46c4      	mov	ip, r8
 8003384:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003388:	4640      	mov	r0, r8
 800338a:	4649      	mov	r1, r9
 800338c:	468c      	mov	ip, r1
 800338e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	f04f 0300 	mov.w	r3, #0
 800339a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800339e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80033a2:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80033a6:	ebb2 040a 	subs.w	r4, r2, sl
 80033aa:	eb63 050b 	sbc.w	r5, r3, fp
 80033ae:	f04f 0200 	mov.w	r2, #0
 80033b2:	f04f 0300 	mov.w	r3, #0
 80033b6:	00eb      	lsls	r3, r5, #3
 80033b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033bc:	00e2      	lsls	r2, r4, #3
 80033be:	4614      	mov	r4, r2
 80033c0:	461d      	mov	r5, r3
 80033c2:	4603      	mov	r3, r0
 80033c4:	18e3      	adds	r3, r4, r3
 80033c6:	603b      	str	r3, [r7, #0]
 80033c8:	460b      	mov	r3, r1
 80033ca:	eb45 0303 	adc.w	r3, r5, r3
 80033ce:	607b      	str	r3, [r7, #4]
 80033d0:	f04f 0200 	mov.w	r2, #0
 80033d4:	f04f 0300 	mov.w	r3, #0
 80033d8:	e9d7 4500 	ldrd	r4, r5, [r7]
 80033dc:	4629      	mov	r1, r5
 80033de:	028b      	lsls	r3, r1, #10
 80033e0:	4620      	mov	r0, r4
 80033e2:	4629      	mov	r1, r5
 80033e4:	4604      	mov	r4, r0
 80033e6:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80033ea:	4601      	mov	r1, r0
 80033ec:	028a      	lsls	r2, r1, #10
 80033ee:	4610      	mov	r0, r2
 80033f0:	4619      	mov	r1, r3
 80033f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033f4:	2200      	movs	r2, #0
 80033f6:	61bb      	str	r3, [r7, #24]
 80033f8:	61fa      	str	r2, [r7, #28]
 80033fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033fe:	f7fd f941 	bl	8000684 <__aeabi_uldivmod>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	4613      	mov	r3, r2
 8003408:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 800340a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800340c:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800340e:	e00d      	b.n	800342c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003410:	4b09      	ldr	r3, [pc, #36]	@ (8003438 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	0b5b      	lsrs	r3, r3, #13
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800341c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800341e:	3301      	adds	r3, #1
 8003420:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800342a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800342c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800342e:	4618      	mov	r0, r3
 8003430:	3748      	adds	r7, #72	@ 0x48
 8003432:	46bd      	mov	sp, r7
 8003434:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003438:	40023800 	.word	0x40023800
 800343c:	00f42400 	.word	0x00f42400
 8003440:	007a1200 	.word	0x007a1200
 8003444:	08004914 	.word	0x08004914

08003448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800344c:	4b02      	ldr	r3, [pc, #8]	@ (8003458 <HAL_RCC_GetHCLKFreq+0x10>)
 800344e:	681b      	ldr	r3, [r3, #0]
}
 8003450:	4618      	mov	r0, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr
 8003458:	20000000 	.word	0x20000000

0800345c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003460:	f7ff fff2 	bl	8003448 <HAL_RCC_GetHCLKFreq>
 8003464:	4602      	mov	r2, r0
 8003466:	4b05      	ldr	r3, [pc, #20]	@ (800347c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	0a1b      	lsrs	r3, r3, #8
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	4903      	ldr	r1, [pc, #12]	@ (8003480 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003472:	5ccb      	ldrb	r3, [r1, r3]
 8003474:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003478:	4618      	mov	r0, r3
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40023800 	.word	0x40023800
 8003480:	08004930 	.word	0x08004930

08003484 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003488:	f7ff ffde 	bl	8003448 <HAL_RCC_GetHCLKFreq>
 800348c:	4602      	mov	r2, r0
 800348e:	4b05      	ldr	r3, [pc, #20]	@ (80034a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	0adb      	lsrs	r3, r3, #11
 8003494:	f003 0307 	and.w	r3, r3, #7
 8003498:	4903      	ldr	r1, [pc, #12]	@ (80034a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800349a:	5ccb      	ldrb	r3, [r1, r3]
 800349c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40023800 	.word	0x40023800
 80034a8:	08004930 	.word	0x08004930

080034ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b087      	sub	sp, #28
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80034b4:	2300      	movs	r3, #0
 80034b6:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80034b8:	4b29      	ldr	r3, [pc, #164]	@ (8003560 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d12c      	bne.n	800351e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80034c4:	4b26      	ldr	r3, [pc, #152]	@ (8003560 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d005      	beq.n	80034dc <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80034d0:	4b24      	ldr	r3, [pc, #144]	@ (8003564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80034d8:	617b      	str	r3, [r7, #20]
 80034da:	e016      	b.n	800350a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034dc:	4b20      	ldr	r3, [pc, #128]	@ (8003560 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e0:	4a1f      	ldr	r2, [pc, #124]	@ (8003560 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034e6:	6253      	str	r3, [r2, #36]	@ 0x24
 80034e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003560 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80034f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80034fc:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80034fe:	4b18      	ldr	r3, [pc, #96]	@ (8003560 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003502:	4a17      	ldr	r2, [pc, #92]	@ (8003560 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003504:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003508:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8003510:	d105      	bne.n	800351e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003518:	d101      	bne.n	800351e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800351a:	2301      	movs	r3, #1
 800351c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d105      	bne.n	8003530 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003524:	4b10      	ldr	r3, [pc, #64]	@ (8003568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a0f      	ldr	r2, [pc, #60]	@ (8003568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800352a:	f043 0304 	orr.w	r3, r3, #4
 800352e:	6013      	str	r3, [r2, #0]
 8003530:	4b0d      	ldr	r3, [pc, #52]	@ (8003568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f023 0201 	bic.w	r2, r3, #1
 8003538:	490b      	ldr	r1, [pc, #44]	@ (8003568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	4313      	orrs	r3, r2
 800353e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003540:	4b09      	ldr	r3, [pc, #36]	@ (8003568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	429a      	cmp	r2, r3
 800354c:	d001      	beq.n	8003552 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e000      	b.n	8003554 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	371c      	adds	r7, #28
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	40023800 	.word	0x40023800
 8003564:	40007000 	.word	0x40007000
 8003568:	40023c00 	.word	0x40023c00

0800356c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e042      	b.n	8003604 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d106      	bne.n	8003598 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7fd fd8a 	bl	80010ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2224      	movs	r2, #36	@ 0x24
 800359c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68da      	ldr	r2, [r3, #12]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 f971 	bl	8003898 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695a      	ldr	r2, [r3, #20]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80035d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68da      	ldr	r2, [r3, #12]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2220      	movs	r2, #32
 80035f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2220      	movs	r2, #32
 80035f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b08a      	sub	sp, #40	@ 0x28
 8003610:	af02      	add	r7, sp, #8
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	603b      	str	r3, [r7, #0]
 8003618:	4613      	mov	r3, r2
 800361a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b20      	cmp	r3, #32
 800362a:	d175      	bne.n	8003718 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d002      	beq.n	8003638 <HAL_UART_Transmit+0x2c>
 8003632:	88fb      	ldrh	r3, [r7, #6]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d101      	bne.n	800363c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e06e      	b.n	800371a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2221      	movs	r2, #33	@ 0x21
 8003646:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800364a:	f7fd fecf 	bl	80013ec <HAL_GetTick>
 800364e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	88fa      	ldrh	r2, [r7, #6]
 8003654:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	88fa      	ldrh	r2, [r7, #6]
 800365a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003664:	d108      	bne.n	8003678 <HAL_UART_Transmit+0x6c>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d104      	bne.n	8003678 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800366e:	2300      	movs	r3, #0
 8003670:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	61bb      	str	r3, [r7, #24]
 8003676:	e003      	b.n	8003680 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800367c:	2300      	movs	r3, #0
 800367e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003680:	e02e      	b.n	80036e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	9300      	str	r3, [sp, #0]
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	2200      	movs	r2, #0
 800368a:	2180      	movs	r1, #128	@ 0x80
 800368c:	68f8      	ldr	r0, [r7, #12]
 800368e:	f000 f848 	bl	8003722 <UART_WaitOnFlagUntilTimeout>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2220      	movs	r2, #32
 800369c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e03a      	b.n	800371a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10b      	bne.n	80036c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	881b      	ldrh	r3, [r3, #0]
 80036ae:	461a      	mov	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	3302      	adds	r3, #2
 80036be:	61bb      	str	r3, [r7, #24]
 80036c0:	e007      	b.n	80036d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	781a      	ldrb	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	3301      	adds	r3, #1
 80036d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3b01      	subs	r3, #1
 80036da:	b29a      	uxth	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1cb      	bne.n	8003682 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2200      	movs	r2, #0
 80036f2:	2140      	movs	r1, #64	@ 0x40
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 f814 	bl	8003722 <UART_WaitOnFlagUntilTimeout>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d005      	beq.n	800370c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2220      	movs	r2, #32
 8003704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e006      	b.n	800371a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2220      	movs	r2, #32
 8003710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003714:	2300      	movs	r3, #0
 8003716:	e000      	b.n	800371a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003718:	2302      	movs	r3, #2
  }
}
 800371a:	4618      	mov	r0, r3
 800371c:	3720      	adds	r7, #32
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b086      	sub	sp, #24
 8003726:	af00      	add	r7, sp, #0
 8003728:	60f8      	str	r0, [r7, #12]
 800372a:	60b9      	str	r1, [r7, #8]
 800372c:	603b      	str	r3, [r7, #0]
 800372e:	4613      	mov	r3, r2
 8003730:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003732:	e03b      	b.n	80037ac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373a:	d037      	beq.n	80037ac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800373c:	f7fd fe56 	bl	80013ec <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	6a3a      	ldr	r2, [r7, #32]
 8003748:	429a      	cmp	r2, r3
 800374a:	d302      	bcc.n	8003752 <UART_WaitOnFlagUntilTimeout+0x30>
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e03a      	b.n	80037cc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	f003 0304 	and.w	r3, r3, #4
 8003760:	2b00      	cmp	r3, #0
 8003762:	d023      	beq.n	80037ac <UART_WaitOnFlagUntilTimeout+0x8a>
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2b80      	cmp	r3, #128	@ 0x80
 8003768:	d020      	beq.n	80037ac <UART_WaitOnFlagUntilTimeout+0x8a>
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	2b40      	cmp	r3, #64	@ 0x40
 800376e:	d01d      	beq.n	80037ac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0308 	and.w	r3, r3, #8
 800377a:	2b08      	cmp	r3, #8
 800377c:	d116      	bne.n	80037ac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	617b      	str	r3, [r7, #20]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f000 f81d 	bl	80037d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2208      	movs	r2, #8
 800379e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e00f      	b.n	80037cc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	4013      	ands	r3, r2
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	bf0c      	ite	eq
 80037bc:	2301      	moveq	r3, #1
 80037be:	2300      	movne	r3, #0
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	461a      	mov	r2, r3
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d0b4      	beq.n	8003734 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b095      	sub	sp, #84	@ 0x54
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	330c      	adds	r3, #12
 80037e2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e6:	e853 3f00 	ldrex	r3, [r3]
 80037ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80037ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	330c      	adds	r3, #12
 80037fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80037fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003800:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003802:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003804:	e841 2300 	strex	r3, r2, [r1]
 8003808:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800380a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1e5      	bne.n	80037dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	3314      	adds	r3, #20
 8003816:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003818:	6a3b      	ldr	r3, [r7, #32]
 800381a:	e853 3f00 	ldrex	r3, [r3]
 800381e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	f023 0301 	bic.w	r3, r3, #1
 8003826:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	3314      	adds	r3, #20
 800382e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003830:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003832:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003834:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003836:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003838:	e841 2300 	strex	r3, r2, [r1]
 800383c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1e5      	bne.n	8003810 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003848:	2b01      	cmp	r3, #1
 800384a:	d119      	bne.n	8003880 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	330c      	adds	r3, #12
 8003852:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	e853 3f00 	ldrex	r3, [r3]
 800385a:	60bb      	str	r3, [r7, #8]
   return(result);
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	f023 0310 	bic.w	r3, r3, #16
 8003862:	647b      	str	r3, [r7, #68]	@ 0x44
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	330c      	adds	r3, #12
 800386a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800386c:	61ba      	str	r2, [r7, #24]
 800386e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003870:	6979      	ldr	r1, [r7, #20]
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	e841 2300 	strex	r3, r2, [r1]
 8003878:	613b      	str	r3, [r7, #16]
   return(result);
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1e5      	bne.n	800384c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2220      	movs	r2, #32
 8003884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800388e:	bf00      	nop
 8003890:	3754      	adds	r7, #84	@ 0x54
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr

08003898 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68da      	ldr	r2, [r3, #12]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	431a      	orrs	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	695b      	ldr	r3, [r3, #20]
 80038c4:	431a      	orrs	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	69db      	ldr	r3, [r3, #28]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80038d8:	f023 030c 	bic.w	r3, r3, #12
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6812      	ldr	r2, [r2, #0]
 80038e0:	68b9      	ldr	r1, [r7, #8]
 80038e2:	430b      	orrs	r3, r1
 80038e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	699a      	ldr	r2, [r3, #24]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	430a      	orrs	r2, r1
 80038fa:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a55      	ldr	r2, [pc, #340]	@ (8003a58 <UART_SetConfig+0x1c0>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d103      	bne.n	800390e <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003906:	f7ff fdbd 	bl	8003484 <HAL_RCC_GetPCLK2Freq>
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	e002      	b.n	8003914 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800390e:	f7ff fda5 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8003912:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	69db      	ldr	r3, [r3, #28]
 8003918:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800391c:	d14c      	bne.n	80039b8 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	4613      	mov	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	009a      	lsls	r2, r3, #2
 8003928:	441a      	add	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	fbb2 f3f3 	udiv	r3, r2, r3
 8003934:	4a49      	ldr	r2, [pc, #292]	@ (8003a5c <UART_SetConfig+0x1c4>)
 8003936:	fba2 2303 	umull	r2, r3, r2, r3
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	0119      	lsls	r1, r3, #4
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	4613      	mov	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	009a      	lsls	r2, r3, #2
 8003948:	441a      	add	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	fbb2 f2f3 	udiv	r2, r2, r3
 8003954:	4b41      	ldr	r3, [pc, #260]	@ (8003a5c <UART_SetConfig+0x1c4>)
 8003956:	fba3 0302 	umull	r0, r3, r3, r2
 800395a:	095b      	lsrs	r3, r3, #5
 800395c:	2064      	movs	r0, #100	@ 0x64
 800395e:	fb00 f303 	mul.w	r3, r0, r3
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	3332      	adds	r3, #50	@ 0x32
 8003968:	4a3c      	ldr	r2, [pc, #240]	@ (8003a5c <UART_SetConfig+0x1c4>)
 800396a:	fba2 2303 	umull	r2, r3, r2, r3
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003976:	4419      	add	r1, r3
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	4613      	mov	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4413      	add	r3, r2
 8003980:	009a      	lsls	r2, r3, #2
 8003982:	441a      	add	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	fbb2 f2f3 	udiv	r2, r2, r3
 800398e:	4b33      	ldr	r3, [pc, #204]	@ (8003a5c <UART_SetConfig+0x1c4>)
 8003990:	fba3 0302 	umull	r0, r3, r3, r2
 8003994:	095b      	lsrs	r3, r3, #5
 8003996:	2064      	movs	r0, #100	@ 0x64
 8003998:	fb00 f303 	mul.w	r3, r0, r3
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	00db      	lsls	r3, r3, #3
 80039a0:	3332      	adds	r3, #50	@ 0x32
 80039a2:	4a2e      	ldr	r2, [pc, #184]	@ (8003a5c <UART_SetConfig+0x1c4>)
 80039a4:	fba2 2303 	umull	r2, r3, r2, r3
 80039a8:	095b      	lsrs	r3, r3, #5
 80039aa:	f003 0207 	and.w	r2, r3, #7
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	440a      	add	r2, r1
 80039b4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039b6:	e04a      	b.n	8003a4e <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	009a      	lsls	r2, r3, #2
 80039c2:	441a      	add	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ce:	4a23      	ldr	r2, [pc, #140]	@ (8003a5c <UART_SetConfig+0x1c4>)
 80039d0:	fba2 2303 	umull	r2, r3, r2, r3
 80039d4:	095b      	lsrs	r3, r3, #5
 80039d6:	0119      	lsls	r1, r3, #4
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	4613      	mov	r3, r2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	4413      	add	r3, r2
 80039e0:	009a      	lsls	r2, r3, #2
 80039e2:	441a      	add	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80039ee:	4b1b      	ldr	r3, [pc, #108]	@ (8003a5c <UART_SetConfig+0x1c4>)
 80039f0:	fba3 0302 	umull	r0, r3, r3, r2
 80039f4:	095b      	lsrs	r3, r3, #5
 80039f6:	2064      	movs	r0, #100	@ 0x64
 80039f8:	fb00 f303 	mul.w	r3, r0, r3
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	3332      	adds	r3, #50	@ 0x32
 8003a02:	4a16      	ldr	r2, [pc, #88]	@ (8003a5c <UART_SetConfig+0x1c4>)
 8003a04:	fba2 2303 	umull	r2, r3, r2, r3
 8003a08:	095b      	lsrs	r3, r3, #5
 8003a0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a0e:	4419      	add	r1, r3
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	4613      	mov	r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	4413      	add	r3, r2
 8003a18:	009a      	lsls	r2, r3, #2
 8003a1a:	441a      	add	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a26:	4b0d      	ldr	r3, [pc, #52]	@ (8003a5c <UART_SetConfig+0x1c4>)
 8003a28:	fba3 0302 	umull	r0, r3, r3, r2
 8003a2c:	095b      	lsrs	r3, r3, #5
 8003a2e:	2064      	movs	r0, #100	@ 0x64
 8003a30:	fb00 f303 	mul.w	r3, r0, r3
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	011b      	lsls	r3, r3, #4
 8003a38:	3332      	adds	r3, #50	@ 0x32
 8003a3a:	4a08      	ldr	r2, [pc, #32]	@ (8003a5c <UART_SetConfig+0x1c4>)
 8003a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a40:	095b      	lsrs	r3, r3, #5
 8003a42:	f003 020f 	and.w	r2, r3, #15
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	440a      	add	r2, r1
 8003a4c:	609a      	str	r2, [r3, #8]
}
 8003a4e:	bf00      	nop
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40013800 	.word	0x40013800
 8003a5c:	51eb851f 	.word	0x51eb851f

08003a60 <std>:
 8003a60:	2300      	movs	r3, #0
 8003a62:	b510      	push	{r4, lr}
 8003a64:	4604      	mov	r4, r0
 8003a66:	e9c0 3300 	strd	r3, r3, [r0]
 8003a6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a6e:	6083      	str	r3, [r0, #8]
 8003a70:	8181      	strh	r1, [r0, #12]
 8003a72:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a74:	81c2      	strh	r2, [r0, #14]
 8003a76:	6183      	str	r3, [r0, #24]
 8003a78:	4619      	mov	r1, r3
 8003a7a:	2208      	movs	r2, #8
 8003a7c:	305c      	adds	r0, #92	@ 0x5c
 8003a7e:	f000 f906 	bl	8003c8e <memset>
 8003a82:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab8 <std+0x58>)
 8003a84:	6224      	str	r4, [r4, #32]
 8003a86:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a88:	4b0c      	ldr	r3, [pc, #48]	@ (8003abc <std+0x5c>)
 8003a8a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac0 <std+0x60>)
 8003a8e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a90:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac4 <std+0x64>)
 8003a92:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a94:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac8 <std+0x68>)
 8003a96:	429c      	cmp	r4, r3
 8003a98:	d006      	beq.n	8003aa8 <std+0x48>
 8003a9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003a9e:	4294      	cmp	r4, r2
 8003aa0:	d002      	beq.n	8003aa8 <std+0x48>
 8003aa2:	33d0      	adds	r3, #208	@ 0xd0
 8003aa4:	429c      	cmp	r4, r3
 8003aa6:	d105      	bne.n	8003ab4 <std+0x54>
 8003aa8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ab0:	f000 b966 	b.w	8003d80 <__retarget_lock_init_recursive>
 8003ab4:	bd10      	pop	{r4, pc}
 8003ab6:	bf00      	nop
 8003ab8:	08003c09 	.word	0x08003c09
 8003abc:	08003c2b 	.word	0x08003c2b
 8003ac0:	08003c63 	.word	0x08003c63
 8003ac4:	08003c87 	.word	0x08003c87
 8003ac8:	20000130 	.word	0x20000130

08003acc <stdio_exit_handler>:
 8003acc:	4a02      	ldr	r2, [pc, #8]	@ (8003ad8 <stdio_exit_handler+0xc>)
 8003ace:	4903      	ldr	r1, [pc, #12]	@ (8003adc <stdio_exit_handler+0x10>)
 8003ad0:	4803      	ldr	r0, [pc, #12]	@ (8003ae0 <stdio_exit_handler+0x14>)
 8003ad2:	f000 b869 	b.w	8003ba8 <_fwalk_sglue>
 8003ad6:	bf00      	nop
 8003ad8:	2000000c 	.word	0x2000000c
 8003adc:	08004615 	.word	0x08004615
 8003ae0:	2000001c 	.word	0x2000001c

08003ae4 <cleanup_stdio>:
 8003ae4:	6841      	ldr	r1, [r0, #4]
 8003ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8003b18 <cleanup_stdio+0x34>)
 8003ae8:	b510      	push	{r4, lr}
 8003aea:	4299      	cmp	r1, r3
 8003aec:	4604      	mov	r4, r0
 8003aee:	d001      	beq.n	8003af4 <cleanup_stdio+0x10>
 8003af0:	f000 fd90 	bl	8004614 <_fflush_r>
 8003af4:	68a1      	ldr	r1, [r4, #8]
 8003af6:	4b09      	ldr	r3, [pc, #36]	@ (8003b1c <cleanup_stdio+0x38>)
 8003af8:	4299      	cmp	r1, r3
 8003afa:	d002      	beq.n	8003b02 <cleanup_stdio+0x1e>
 8003afc:	4620      	mov	r0, r4
 8003afe:	f000 fd89 	bl	8004614 <_fflush_r>
 8003b02:	68e1      	ldr	r1, [r4, #12]
 8003b04:	4b06      	ldr	r3, [pc, #24]	@ (8003b20 <cleanup_stdio+0x3c>)
 8003b06:	4299      	cmp	r1, r3
 8003b08:	d004      	beq.n	8003b14 <cleanup_stdio+0x30>
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b10:	f000 bd80 	b.w	8004614 <_fflush_r>
 8003b14:	bd10      	pop	{r4, pc}
 8003b16:	bf00      	nop
 8003b18:	20000130 	.word	0x20000130
 8003b1c:	20000198 	.word	0x20000198
 8003b20:	20000200 	.word	0x20000200

08003b24 <global_stdio_init.part.0>:
 8003b24:	b510      	push	{r4, lr}
 8003b26:	4b0b      	ldr	r3, [pc, #44]	@ (8003b54 <global_stdio_init.part.0+0x30>)
 8003b28:	4c0b      	ldr	r4, [pc, #44]	@ (8003b58 <global_stdio_init.part.0+0x34>)
 8003b2a:	4a0c      	ldr	r2, [pc, #48]	@ (8003b5c <global_stdio_init.part.0+0x38>)
 8003b2c:	4620      	mov	r0, r4
 8003b2e:	601a      	str	r2, [r3, #0]
 8003b30:	2104      	movs	r1, #4
 8003b32:	2200      	movs	r2, #0
 8003b34:	f7ff ff94 	bl	8003a60 <std>
 8003b38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	2109      	movs	r1, #9
 8003b40:	f7ff ff8e 	bl	8003a60 <std>
 8003b44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003b48:	2202      	movs	r2, #2
 8003b4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b4e:	2112      	movs	r1, #18
 8003b50:	f7ff bf86 	b.w	8003a60 <std>
 8003b54:	20000268 	.word	0x20000268
 8003b58:	20000130 	.word	0x20000130
 8003b5c:	08003acd 	.word	0x08003acd

08003b60 <__sfp_lock_acquire>:
 8003b60:	4801      	ldr	r0, [pc, #4]	@ (8003b68 <__sfp_lock_acquire+0x8>)
 8003b62:	f000 b90e 	b.w	8003d82 <__retarget_lock_acquire_recursive>
 8003b66:	bf00      	nop
 8003b68:	20000271 	.word	0x20000271

08003b6c <__sfp_lock_release>:
 8003b6c:	4801      	ldr	r0, [pc, #4]	@ (8003b74 <__sfp_lock_release+0x8>)
 8003b6e:	f000 b909 	b.w	8003d84 <__retarget_lock_release_recursive>
 8003b72:	bf00      	nop
 8003b74:	20000271 	.word	0x20000271

08003b78 <__sinit>:
 8003b78:	b510      	push	{r4, lr}
 8003b7a:	4604      	mov	r4, r0
 8003b7c:	f7ff fff0 	bl	8003b60 <__sfp_lock_acquire>
 8003b80:	6a23      	ldr	r3, [r4, #32]
 8003b82:	b11b      	cbz	r3, 8003b8c <__sinit+0x14>
 8003b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b88:	f7ff bff0 	b.w	8003b6c <__sfp_lock_release>
 8003b8c:	4b04      	ldr	r3, [pc, #16]	@ (8003ba0 <__sinit+0x28>)
 8003b8e:	6223      	str	r3, [r4, #32]
 8003b90:	4b04      	ldr	r3, [pc, #16]	@ (8003ba4 <__sinit+0x2c>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1f5      	bne.n	8003b84 <__sinit+0xc>
 8003b98:	f7ff ffc4 	bl	8003b24 <global_stdio_init.part.0>
 8003b9c:	e7f2      	b.n	8003b84 <__sinit+0xc>
 8003b9e:	bf00      	nop
 8003ba0:	08003ae5 	.word	0x08003ae5
 8003ba4:	20000268 	.word	0x20000268

08003ba8 <_fwalk_sglue>:
 8003ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bac:	4607      	mov	r7, r0
 8003bae:	4688      	mov	r8, r1
 8003bb0:	4614      	mov	r4, r2
 8003bb2:	2600      	movs	r6, #0
 8003bb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003bb8:	f1b9 0901 	subs.w	r9, r9, #1
 8003bbc:	d505      	bpl.n	8003bca <_fwalk_sglue+0x22>
 8003bbe:	6824      	ldr	r4, [r4, #0]
 8003bc0:	2c00      	cmp	r4, #0
 8003bc2:	d1f7      	bne.n	8003bb4 <_fwalk_sglue+0xc>
 8003bc4:	4630      	mov	r0, r6
 8003bc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bca:	89ab      	ldrh	r3, [r5, #12]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d907      	bls.n	8003be0 <_fwalk_sglue+0x38>
 8003bd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	d003      	beq.n	8003be0 <_fwalk_sglue+0x38>
 8003bd8:	4629      	mov	r1, r5
 8003bda:	4638      	mov	r0, r7
 8003bdc:	47c0      	blx	r8
 8003bde:	4306      	orrs	r6, r0
 8003be0:	3568      	adds	r5, #104	@ 0x68
 8003be2:	e7e9      	b.n	8003bb8 <_fwalk_sglue+0x10>

08003be4 <iprintf>:
 8003be4:	b40f      	push	{r0, r1, r2, r3}
 8003be6:	b507      	push	{r0, r1, r2, lr}
 8003be8:	4906      	ldr	r1, [pc, #24]	@ (8003c04 <iprintf+0x20>)
 8003bea:	ab04      	add	r3, sp, #16
 8003bec:	6808      	ldr	r0, [r1, #0]
 8003bee:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bf2:	6881      	ldr	r1, [r0, #8]
 8003bf4:	9301      	str	r3, [sp, #4]
 8003bf6:	f000 f9e5 	bl	8003fc4 <_vfiprintf_r>
 8003bfa:	b003      	add	sp, #12
 8003bfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c00:	b004      	add	sp, #16
 8003c02:	4770      	bx	lr
 8003c04:	20000018 	.word	0x20000018

08003c08 <__sread>:
 8003c08:	b510      	push	{r4, lr}
 8003c0a:	460c      	mov	r4, r1
 8003c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c10:	f000 f868 	bl	8003ce4 <_read_r>
 8003c14:	2800      	cmp	r0, #0
 8003c16:	bfab      	itete	ge
 8003c18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c1a:	89a3      	ldrhlt	r3, [r4, #12]
 8003c1c:	181b      	addge	r3, r3, r0
 8003c1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c22:	bfac      	ite	ge
 8003c24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c26:	81a3      	strhlt	r3, [r4, #12]
 8003c28:	bd10      	pop	{r4, pc}

08003c2a <__swrite>:
 8003c2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c2e:	461f      	mov	r7, r3
 8003c30:	898b      	ldrh	r3, [r1, #12]
 8003c32:	4605      	mov	r5, r0
 8003c34:	05db      	lsls	r3, r3, #23
 8003c36:	460c      	mov	r4, r1
 8003c38:	4616      	mov	r6, r2
 8003c3a:	d505      	bpl.n	8003c48 <__swrite+0x1e>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c44:	f000 f83c 	bl	8003cc0 <_lseek_r>
 8003c48:	89a3      	ldrh	r3, [r4, #12]
 8003c4a:	4632      	mov	r2, r6
 8003c4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c50:	81a3      	strh	r3, [r4, #12]
 8003c52:	4628      	mov	r0, r5
 8003c54:	463b      	mov	r3, r7
 8003c56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c5e:	f000 b853 	b.w	8003d08 <_write_r>

08003c62 <__sseek>:
 8003c62:	b510      	push	{r4, lr}
 8003c64:	460c      	mov	r4, r1
 8003c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c6a:	f000 f829 	bl	8003cc0 <_lseek_r>
 8003c6e:	1c43      	adds	r3, r0, #1
 8003c70:	89a3      	ldrh	r3, [r4, #12]
 8003c72:	bf15      	itete	ne
 8003c74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c7e:	81a3      	strheq	r3, [r4, #12]
 8003c80:	bf18      	it	ne
 8003c82:	81a3      	strhne	r3, [r4, #12]
 8003c84:	bd10      	pop	{r4, pc}

08003c86 <__sclose>:
 8003c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c8a:	f000 b809 	b.w	8003ca0 <_close_r>

08003c8e <memset>:
 8003c8e:	4603      	mov	r3, r0
 8003c90:	4402      	add	r2, r0
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d100      	bne.n	8003c98 <memset+0xa>
 8003c96:	4770      	bx	lr
 8003c98:	f803 1b01 	strb.w	r1, [r3], #1
 8003c9c:	e7f9      	b.n	8003c92 <memset+0x4>
	...

08003ca0 <_close_r>:
 8003ca0:	b538      	push	{r3, r4, r5, lr}
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	4d05      	ldr	r5, [pc, #20]	@ (8003cbc <_close_r+0x1c>)
 8003ca6:	4604      	mov	r4, r0
 8003ca8:	4608      	mov	r0, r1
 8003caa:	602b      	str	r3, [r5, #0]
 8003cac:	f7fd faa7 	bl	80011fe <_close>
 8003cb0:	1c43      	adds	r3, r0, #1
 8003cb2:	d102      	bne.n	8003cba <_close_r+0x1a>
 8003cb4:	682b      	ldr	r3, [r5, #0]
 8003cb6:	b103      	cbz	r3, 8003cba <_close_r+0x1a>
 8003cb8:	6023      	str	r3, [r4, #0]
 8003cba:	bd38      	pop	{r3, r4, r5, pc}
 8003cbc:	2000026c 	.word	0x2000026c

08003cc0 <_lseek_r>:
 8003cc0:	b538      	push	{r3, r4, r5, lr}
 8003cc2:	4604      	mov	r4, r0
 8003cc4:	4608      	mov	r0, r1
 8003cc6:	4611      	mov	r1, r2
 8003cc8:	2200      	movs	r2, #0
 8003cca:	4d05      	ldr	r5, [pc, #20]	@ (8003ce0 <_lseek_r+0x20>)
 8003ccc:	602a      	str	r2, [r5, #0]
 8003cce:	461a      	mov	r2, r3
 8003cd0:	f7fd fab9 	bl	8001246 <_lseek>
 8003cd4:	1c43      	adds	r3, r0, #1
 8003cd6:	d102      	bne.n	8003cde <_lseek_r+0x1e>
 8003cd8:	682b      	ldr	r3, [r5, #0]
 8003cda:	b103      	cbz	r3, 8003cde <_lseek_r+0x1e>
 8003cdc:	6023      	str	r3, [r4, #0]
 8003cde:	bd38      	pop	{r3, r4, r5, pc}
 8003ce0:	2000026c 	.word	0x2000026c

08003ce4 <_read_r>:
 8003ce4:	b538      	push	{r3, r4, r5, lr}
 8003ce6:	4604      	mov	r4, r0
 8003ce8:	4608      	mov	r0, r1
 8003cea:	4611      	mov	r1, r2
 8003cec:	2200      	movs	r2, #0
 8003cee:	4d05      	ldr	r5, [pc, #20]	@ (8003d04 <_read_r+0x20>)
 8003cf0:	602a      	str	r2, [r5, #0]
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	f7fd fa4a 	bl	800118c <_read>
 8003cf8:	1c43      	adds	r3, r0, #1
 8003cfa:	d102      	bne.n	8003d02 <_read_r+0x1e>
 8003cfc:	682b      	ldr	r3, [r5, #0]
 8003cfe:	b103      	cbz	r3, 8003d02 <_read_r+0x1e>
 8003d00:	6023      	str	r3, [r4, #0]
 8003d02:	bd38      	pop	{r3, r4, r5, pc}
 8003d04:	2000026c 	.word	0x2000026c

08003d08 <_write_r>:
 8003d08:	b538      	push	{r3, r4, r5, lr}
 8003d0a:	4604      	mov	r4, r0
 8003d0c:	4608      	mov	r0, r1
 8003d0e:	4611      	mov	r1, r2
 8003d10:	2200      	movs	r2, #0
 8003d12:	4d05      	ldr	r5, [pc, #20]	@ (8003d28 <_write_r+0x20>)
 8003d14:	602a      	str	r2, [r5, #0]
 8003d16:	461a      	mov	r2, r3
 8003d18:	f7fd fa55 	bl	80011c6 <_write>
 8003d1c:	1c43      	adds	r3, r0, #1
 8003d1e:	d102      	bne.n	8003d26 <_write_r+0x1e>
 8003d20:	682b      	ldr	r3, [r5, #0]
 8003d22:	b103      	cbz	r3, 8003d26 <_write_r+0x1e>
 8003d24:	6023      	str	r3, [r4, #0]
 8003d26:	bd38      	pop	{r3, r4, r5, pc}
 8003d28:	2000026c 	.word	0x2000026c

08003d2c <__errno>:
 8003d2c:	4b01      	ldr	r3, [pc, #4]	@ (8003d34 <__errno+0x8>)
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20000018 	.word	0x20000018

08003d38 <__libc_init_array>:
 8003d38:	b570      	push	{r4, r5, r6, lr}
 8003d3a:	2600      	movs	r6, #0
 8003d3c:	4d0c      	ldr	r5, [pc, #48]	@ (8003d70 <__libc_init_array+0x38>)
 8003d3e:	4c0d      	ldr	r4, [pc, #52]	@ (8003d74 <__libc_init_array+0x3c>)
 8003d40:	1b64      	subs	r4, r4, r5
 8003d42:	10a4      	asrs	r4, r4, #2
 8003d44:	42a6      	cmp	r6, r4
 8003d46:	d109      	bne.n	8003d5c <__libc_init_array+0x24>
 8003d48:	f000 fdc2 	bl	80048d0 <_init>
 8003d4c:	2600      	movs	r6, #0
 8003d4e:	4d0a      	ldr	r5, [pc, #40]	@ (8003d78 <__libc_init_array+0x40>)
 8003d50:	4c0a      	ldr	r4, [pc, #40]	@ (8003d7c <__libc_init_array+0x44>)
 8003d52:	1b64      	subs	r4, r4, r5
 8003d54:	10a4      	asrs	r4, r4, #2
 8003d56:	42a6      	cmp	r6, r4
 8003d58:	d105      	bne.n	8003d66 <__libc_init_array+0x2e>
 8003d5a:	bd70      	pop	{r4, r5, r6, pc}
 8003d5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d60:	4798      	blx	r3
 8003d62:	3601      	adds	r6, #1
 8003d64:	e7ee      	b.n	8003d44 <__libc_init_array+0xc>
 8003d66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d6a:	4798      	blx	r3
 8003d6c:	3601      	adds	r6, #1
 8003d6e:	e7f2      	b.n	8003d56 <__libc_init_array+0x1e>
 8003d70:	08004974 	.word	0x08004974
 8003d74:	08004974 	.word	0x08004974
 8003d78:	08004974 	.word	0x08004974
 8003d7c:	08004978 	.word	0x08004978

08003d80 <__retarget_lock_init_recursive>:
 8003d80:	4770      	bx	lr

08003d82 <__retarget_lock_acquire_recursive>:
 8003d82:	4770      	bx	lr

08003d84 <__retarget_lock_release_recursive>:
 8003d84:	4770      	bx	lr
	...

08003d88 <_free_r>:
 8003d88:	b538      	push	{r3, r4, r5, lr}
 8003d8a:	4605      	mov	r5, r0
 8003d8c:	2900      	cmp	r1, #0
 8003d8e:	d040      	beq.n	8003e12 <_free_r+0x8a>
 8003d90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d94:	1f0c      	subs	r4, r1, #4
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	bfb8      	it	lt
 8003d9a:	18e4      	addlt	r4, r4, r3
 8003d9c:	f000 f8de 	bl	8003f5c <__malloc_lock>
 8003da0:	4a1c      	ldr	r2, [pc, #112]	@ (8003e14 <_free_r+0x8c>)
 8003da2:	6813      	ldr	r3, [r2, #0]
 8003da4:	b933      	cbnz	r3, 8003db4 <_free_r+0x2c>
 8003da6:	6063      	str	r3, [r4, #4]
 8003da8:	6014      	str	r4, [r2, #0]
 8003daa:	4628      	mov	r0, r5
 8003dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003db0:	f000 b8da 	b.w	8003f68 <__malloc_unlock>
 8003db4:	42a3      	cmp	r3, r4
 8003db6:	d908      	bls.n	8003dca <_free_r+0x42>
 8003db8:	6820      	ldr	r0, [r4, #0]
 8003dba:	1821      	adds	r1, r4, r0
 8003dbc:	428b      	cmp	r3, r1
 8003dbe:	bf01      	itttt	eq
 8003dc0:	6819      	ldreq	r1, [r3, #0]
 8003dc2:	685b      	ldreq	r3, [r3, #4]
 8003dc4:	1809      	addeq	r1, r1, r0
 8003dc6:	6021      	streq	r1, [r4, #0]
 8003dc8:	e7ed      	b.n	8003da6 <_free_r+0x1e>
 8003dca:	461a      	mov	r2, r3
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	b10b      	cbz	r3, 8003dd4 <_free_r+0x4c>
 8003dd0:	42a3      	cmp	r3, r4
 8003dd2:	d9fa      	bls.n	8003dca <_free_r+0x42>
 8003dd4:	6811      	ldr	r1, [r2, #0]
 8003dd6:	1850      	adds	r0, r2, r1
 8003dd8:	42a0      	cmp	r0, r4
 8003dda:	d10b      	bne.n	8003df4 <_free_r+0x6c>
 8003ddc:	6820      	ldr	r0, [r4, #0]
 8003dde:	4401      	add	r1, r0
 8003de0:	1850      	adds	r0, r2, r1
 8003de2:	4283      	cmp	r3, r0
 8003de4:	6011      	str	r1, [r2, #0]
 8003de6:	d1e0      	bne.n	8003daa <_free_r+0x22>
 8003de8:	6818      	ldr	r0, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	4408      	add	r0, r1
 8003dee:	6010      	str	r0, [r2, #0]
 8003df0:	6053      	str	r3, [r2, #4]
 8003df2:	e7da      	b.n	8003daa <_free_r+0x22>
 8003df4:	d902      	bls.n	8003dfc <_free_r+0x74>
 8003df6:	230c      	movs	r3, #12
 8003df8:	602b      	str	r3, [r5, #0]
 8003dfa:	e7d6      	b.n	8003daa <_free_r+0x22>
 8003dfc:	6820      	ldr	r0, [r4, #0]
 8003dfe:	1821      	adds	r1, r4, r0
 8003e00:	428b      	cmp	r3, r1
 8003e02:	bf01      	itttt	eq
 8003e04:	6819      	ldreq	r1, [r3, #0]
 8003e06:	685b      	ldreq	r3, [r3, #4]
 8003e08:	1809      	addeq	r1, r1, r0
 8003e0a:	6021      	streq	r1, [r4, #0]
 8003e0c:	6063      	str	r3, [r4, #4]
 8003e0e:	6054      	str	r4, [r2, #4]
 8003e10:	e7cb      	b.n	8003daa <_free_r+0x22>
 8003e12:	bd38      	pop	{r3, r4, r5, pc}
 8003e14:	20000278 	.word	0x20000278

08003e18 <sbrk_aligned>:
 8003e18:	b570      	push	{r4, r5, r6, lr}
 8003e1a:	4e0f      	ldr	r6, [pc, #60]	@ (8003e58 <sbrk_aligned+0x40>)
 8003e1c:	460c      	mov	r4, r1
 8003e1e:	6831      	ldr	r1, [r6, #0]
 8003e20:	4605      	mov	r5, r0
 8003e22:	b911      	cbnz	r1, 8003e2a <sbrk_aligned+0x12>
 8003e24:	f000 fcb2 	bl	800478c <_sbrk_r>
 8003e28:	6030      	str	r0, [r6, #0]
 8003e2a:	4621      	mov	r1, r4
 8003e2c:	4628      	mov	r0, r5
 8003e2e:	f000 fcad 	bl	800478c <_sbrk_r>
 8003e32:	1c43      	adds	r3, r0, #1
 8003e34:	d103      	bne.n	8003e3e <sbrk_aligned+0x26>
 8003e36:	f04f 34ff 	mov.w	r4, #4294967295
 8003e3a:	4620      	mov	r0, r4
 8003e3c:	bd70      	pop	{r4, r5, r6, pc}
 8003e3e:	1cc4      	adds	r4, r0, #3
 8003e40:	f024 0403 	bic.w	r4, r4, #3
 8003e44:	42a0      	cmp	r0, r4
 8003e46:	d0f8      	beq.n	8003e3a <sbrk_aligned+0x22>
 8003e48:	1a21      	subs	r1, r4, r0
 8003e4a:	4628      	mov	r0, r5
 8003e4c:	f000 fc9e 	bl	800478c <_sbrk_r>
 8003e50:	3001      	adds	r0, #1
 8003e52:	d1f2      	bne.n	8003e3a <sbrk_aligned+0x22>
 8003e54:	e7ef      	b.n	8003e36 <sbrk_aligned+0x1e>
 8003e56:	bf00      	nop
 8003e58:	20000274 	.word	0x20000274

08003e5c <_malloc_r>:
 8003e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e60:	1ccd      	adds	r5, r1, #3
 8003e62:	f025 0503 	bic.w	r5, r5, #3
 8003e66:	3508      	adds	r5, #8
 8003e68:	2d0c      	cmp	r5, #12
 8003e6a:	bf38      	it	cc
 8003e6c:	250c      	movcc	r5, #12
 8003e6e:	2d00      	cmp	r5, #0
 8003e70:	4606      	mov	r6, r0
 8003e72:	db01      	blt.n	8003e78 <_malloc_r+0x1c>
 8003e74:	42a9      	cmp	r1, r5
 8003e76:	d904      	bls.n	8003e82 <_malloc_r+0x26>
 8003e78:	230c      	movs	r3, #12
 8003e7a:	6033      	str	r3, [r6, #0]
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f58 <_malloc_r+0xfc>
 8003e86:	f000 f869 	bl	8003f5c <__malloc_lock>
 8003e8a:	f8d8 3000 	ldr.w	r3, [r8]
 8003e8e:	461c      	mov	r4, r3
 8003e90:	bb44      	cbnz	r4, 8003ee4 <_malloc_r+0x88>
 8003e92:	4629      	mov	r1, r5
 8003e94:	4630      	mov	r0, r6
 8003e96:	f7ff ffbf 	bl	8003e18 <sbrk_aligned>
 8003e9a:	1c43      	adds	r3, r0, #1
 8003e9c:	4604      	mov	r4, r0
 8003e9e:	d158      	bne.n	8003f52 <_malloc_r+0xf6>
 8003ea0:	f8d8 4000 	ldr.w	r4, [r8]
 8003ea4:	4627      	mov	r7, r4
 8003ea6:	2f00      	cmp	r7, #0
 8003ea8:	d143      	bne.n	8003f32 <_malloc_r+0xd6>
 8003eaa:	2c00      	cmp	r4, #0
 8003eac:	d04b      	beq.n	8003f46 <_malloc_r+0xea>
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	4639      	mov	r1, r7
 8003eb2:	4630      	mov	r0, r6
 8003eb4:	eb04 0903 	add.w	r9, r4, r3
 8003eb8:	f000 fc68 	bl	800478c <_sbrk_r>
 8003ebc:	4581      	cmp	r9, r0
 8003ebe:	d142      	bne.n	8003f46 <_malloc_r+0xea>
 8003ec0:	6821      	ldr	r1, [r4, #0]
 8003ec2:	4630      	mov	r0, r6
 8003ec4:	1a6d      	subs	r5, r5, r1
 8003ec6:	4629      	mov	r1, r5
 8003ec8:	f7ff ffa6 	bl	8003e18 <sbrk_aligned>
 8003ecc:	3001      	adds	r0, #1
 8003ece:	d03a      	beq.n	8003f46 <_malloc_r+0xea>
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	442b      	add	r3, r5
 8003ed4:	6023      	str	r3, [r4, #0]
 8003ed6:	f8d8 3000 	ldr.w	r3, [r8]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	bb62      	cbnz	r2, 8003f38 <_malloc_r+0xdc>
 8003ede:	f8c8 7000 	str.w	r7, [r8]
 8003ee2:	e00f      	b.n	8003f04 <_malloc_r+0xa8>
 8003ee4:	6822      	ldr	r2, [r4, #0]
 8003ee6:	1b52      	subs	r2, r2, r5
 8003ee8:	d420      	bmi.n	8003f2c <_malloc_r+0xd0>
 8003eea:	2a0b      	cmp	r2, #11
 8003eec:	d917      	bls.n	8003f1e <_malloc_r+0xc2>
 8003eee:	1961      	adds	r1, r4, r5
 8003ef0:	42a3      	cmp	r3, r4
 8003ef2:	6025      	str	r5, [r4, #0]
 8003ef4:	bf18      	it	ne
 8003ef6:	6059      	strne	r1, [r3, #4]
 8003ef8:	6863      	ldr	r3, [r4, #4]
 8003efa:	bf08      	it	eq
 8003efc:	f8c8 1000 	streq.w	r1, [r8]
 8003f00:	5162      	str	r2, [r4, r5]
 8003f02:	604b      	str	r3, [r1, #4]
 8003f04:	4630      	mov	r0, r6
 8003f06:	f000 f82f 	bl	8003f68 <__malloc_unlock>
 8003f0a:	f104 000b 	add.w	r0, r4, #11
 8003f0e:	1d23      	adds	r3, r4, #4
 8003f10:	f020 0007 	bic.w	r0, r0, #7
 8003f14:	1ac2      	subs	r2, r0, r3
 8003f16:	bf1c      	itt	ne
 8003f18:	1a1b      	subne	r3, r3, r0
 8003f1a:	50a3      	strne	r3, [r4, r2]
 8003f1c:	e7af      	b.n	8003e7e <_malloc_r+0x22>
 8003f1e:	6862      	ldr	r2, [r4, #4]
 8003f20:	42a3      	cmp	r3, r4
 8003f22:	bf0c      	ite	eq
 8003f24:	f8c8 2000 	streq.w	r2, [r8]
 8003f28:	605a      	strne	r2, [r3, #4]
 8003f2a:	e7eb      	b.n	8003f04 <_malloc_r+0xa8>
 8003f2c:	4623      	mov	r3, r4
 8003f2e:	6864      	ldr	r4, [r4, #4]
 8003f30:	e7ae      	b.n	8003e90 <_malloc_r+0x34>
 8003f32:	463c      	mov	r4, r7
 8003f34:	687f      	ldr	r7, [r7, #4]
 8003f36:	e7b6      	b.n	8003ea6 <_malloc_r+0x4a>
 8003f38:	461a      	mov	r2, r3
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	42a3      	cmp	r3, r4
 8003f3e:	d1fb      	bne.n	8003f38 <_malloc_r+0xdc>
 8003f40:	2300      	movs	r3, #0
 8003f42:	6053      	str	r3, [r2, #4]
 8003f44:	e7de      	b.n	8003f04 <_malloc_r+0xa8>
 8003f46:	230c      	movs	r3, #12
 8003f48:	4630      	mov	r0, r6
 8003f4a:	6033      	str	r3, [r6, #0]
 8003f4c:	f000 f80c 	bl	8003f68 <__malloc_unlock>
 8003f50:	e794      	b.n	8003e7c <_malloc_r+0x20>
 8003f52:	6005      	str	r5, [r0, #0]
 8003f54:	e7d6      	b.n	8003f04 <_malloc_r+0xa8>
 8003f56:	bf00      	nop
 8003f58:	20000278 	.word	0x20000278

08003f5c <__malloc_lock>:
 8003f5c:	4801      	ldr	r0, [pc, #4]	@ (8003f64 <__malloc_lock+0x8>)
 8003f5e:	f7ff bf10 	b.w	8003d82 <__retarget_lock_acquire_recursive>
 8003f62:	bf00      	nop
 8003f64:	20000270 	.word	0x20000270

08003f68 <__malloc_unlock>:
 8003f68:	4801      	ldr	r0, [pc, #4]	@ (8003f70 <__malloc_unlock+0x8>)
 8003f6a:	f7ff bf0b 	b.w	8003d84 <__retarget_lock_release_recursive>
 8003f6e:	bf00      	nop
 8003f70:	20000270 	.word	0x20000270

08003f74 <__sfputc_r>:
 8003f74:	6893      	ldr	r3, [r2, #8]
 8003f76:	b410      	push	{r4}
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	6093      	str	r3, [r2, #8]
 8003f7e:	da07      	bge.n	8003f90 <__sfputc_r+0x1c>
 8003f80:	6994      	ldr	r4, [r2, #24]
 8003f82:	42a3      	cmp	r3, r4
 8003f84:	db01      	blt.n	8003f8a <__sfputc_r+0x16>
 8003f86:	290a      	cmp	r1, #10
 8003f88:	d102      	bne.n	8003f90 <__sfputc_r+0x1c>
 8003f8a:	bc10      	pop	{r4}
 8003f8c:	f000 bb6a 	b.w	8004664 <__swbuf_r>
 8003f90:	6813      	ldr	r3, [r2, #0]
 8003f92:	1c58      	adds	r0, r3, #1
 8003f94:	6010      	str	r0, [r2, #0]
 8003f96:	7019      	strb	r1, [r3, #0]
 8003f98:	4608      	mov	r0, r1
 8003f9a:	bc10      	pop	{r4}
 8003f9c:	4770      	bx	lr

08003f9e <__sfputs_r>:
 8003f9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa0:	4606      	mov	r6, r0
 8003fa2:	460f      	mov	r7, r1
 8003fa4:	4614      	mov	r4, r2
 8003fa6:	18d5      	adds	r5, r2, r3
 8003fa8:	42ac      	cmp	r4, r5
 8003faa:	d101      	bne.n	8003fb0 <__sfputs_r+0x12>
 8003fac:	2000      	movs	r0, #0
 8003fae:	e007      	b.n	8003fc0 <__sfputs_r+0x22>
 8003fb0:	463a      	mov	r2, r7
 8003fb2:	4630      	mov	r0, r6
 8003fb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fb8:	f7ff ffdc 	bl	8003f74 <__sfputc_r>
 8003fbc:	1c43      	adds	r3, r0, #1
 8003fbe:	d1f3      	bne.n	8003fa8 <__sfputs_r+0xa>
 8003fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003fc4 <_vfiprintf_r>:
 8003fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc8:	460d      	mov	r5, r1
 8003fca:	4614      	mov	r4, r2
 8003fcc:	4698      	mov	r8, r3
 8003fce:	4606      	mov	r6, r0
 8003fd0:	b09d      	sub	sp, #116	@ 0x74
 8003fd2:	b118      	cbz	r0, 8003fdc <_vfiprintf_r+0x18>
 8003fd4:	6a03      	ldr	r3, [r0, #32]
 8003fd6:	b90b      	cbnz	r3, 8003fdc <_vfiprintf_r+0x18>
 8003fd8:	f7ff fdce 	bl	8003b78 <__sinit>
 8003fdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003fde:	07d9      	lsls	r1, r3, #31
 8003fe0:	d405      	bmi.n	8003fee <_vfiprintf_r+0x2a>
 8003fe2:	89ab      	ldrh	r3, [r5, #12]
 8003fe4:	059a      	lsls	r2, r3, #22
 8003fe6:	d402      	bmi.n	8003fee <_vfiprintf_r+0x2a>
 8003fe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003fea:	f7ff feca 	bl	8003d82 <__retarget_lock_acquire_recursive>
 8003fee:	89ab      	ldrh	r3, [r5, #12]
 8003ff0:	071b      	lsls	r3, r3, #28
 8003ff2:	d501      	bpl.n	8003ff8 <_vfiprintf_r+0x34>
 8003ff4:	692b      	ldr	r3, [r5, #16]
 8003ff6:	b99b      	cbnz	r3, 8004020 <_vfiprintf_r+0x5c>
 8003ff8:	4629      	mov	r1, r5
 8003ffa:	4630      	mov	r0, r6
 8003ffc:	f000 fb70 	bl	80046e0 <__swsetup_r>
 8004000:	b170      	cbz	r0, 8004020 <_vfiprintf_r+0x5c>
 8004002:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004004:	07dc      	lsls	r4, r3, #31
 8004006:	d504      	bpl.n	8004012 <_vfiprintf_r+0x4e>
 8004008:	f04f 30ff 	mov.w	r0, #4294967295
 800400c:	b01d      	add	sp, #116	@ 0x74
 800400e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004012:	89ab      	ldrh	r3, [r5, #12]
 8004014:	0598      	lsls	r0, r3, #22
 8004016:	d4f7      	bmi.n	8004008 <_vfiprintf_r+0x44>
 8004018:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800401a:	f7ff feb3 	bl	8003d84 <__retarget_lock_release_recursive>
 800401e:	e7f3      	b.n	8004008 <_vfiprintf_r+0x44>
 8004020:	2300      	movs	r3, #0
 8004022:	9309      	str	r3, [sp, #36]	@ 0x24
 8004024:	2320      	movs	r3, #32
 8004026:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800402a:	2330      	movs	r3, #48	@ 0x30
 800402c:	f04f 0901 	mov.w	r9, #1
 8004030:	f8cd 800c 	str.w	r8, [sp, #12]
 8004034:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80041e0 <_vfiprintf_r+0x21c>
 8004038:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800403c:	4623      	mov	r3, r4
 800403e:	469a      	mov	sl, r3
 8004040:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004044:	b10a      	cbz	r2, 800404a <_vfiprintf_r+0x86>
 8004046:	2a25      	cmp	r2, #37	@ 0x25
 8004048:	d1f9      	bne.n	800403e <_vfiprintf_r+0x7a>
 800404a:	ebba 0b04 	subs.w	fp, sl, r4
 800404e:	d00b      	beq.n	8004068 <_vfiprintf_r+0xa4>
 8004050:	465b      	mov	r3, fp
 8004052:	4622      	mov	r2, r4
 8004054:	4629      	mov	r1, r5
 8004056:	4630      	mov	r0, r6
 8004058:	f7ff ffa1 	bl	8003f9e <__sfputs_r>
 800405c:	3001      	adds	r0, #1
 800405e:	f000 80a7 	beq.w	80041b0 <_vfiprintf_r+0x1ec>
 8004062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004064:	445a      	add	r2, fp
 8004066:	9209      	str	r2, [sp, #36]	@ 0x24
 8004068:	f89a 3000 	ldrb.w	r3, [sl]
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 809f 	beq.w	80041b0 <_vfiprintf_r+0x1ec>
 8004072:	2300      	movs	r3, #0
 8004074:	f04f 32ff 	mov.w	r2, #4294967295
 8004078:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800407c:	f10a 0a01 	add.w	sl, sl, #1
 8004080:	9304      	str	r3, [sp, #16]
 8004082:	9307      	str	r3, [sp, #28]
 8004084:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004088:	931a      	str	r3, [sp, #104]	@ 0x68
 800408a:	4654      	mov	r4, sl
 800408c:	2205      	movs	r2, #5
 800408e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004092:	4853      	ldr	r0, [pc, #332]	@ (80041e0 <_vfiprintf_r+0x21c>)
 8004094:	f000 fb8a 	bl	80047ac <memchr>
 8004098:	9a04      	ldr	r2, [sp, #16]
 800409a:	b9d8      	cbnz	r0, 80040d4 <_vfiprintf_r+0x110>
 800409c:	06d1      	lsls	r1, r2, #27
 800409e:	bf44      	itt	mi
 80040a0:	2320      	movmi	r3, #32
 80040a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040a6:	0713      	lsls	r3, r2, #28
 80040a8:	bf44      	itt	mi
 80040aa:	232b      	movmi	r3, #43	@ 0x2b
 80040ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040b0:	f89a 3000 	ldrb.w	r3, [sl]
 80040b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80040b6:	d015      	beq.n	80040e4 <_vfiprintf_r+0x120>
 80040b8:	4654      	mov	r4, sl
 80040ba:	2000      	movs	r0, #0
 80040bc:	f04f 0c0a 	mov.w	ip, #10
 80040c0:	9a07      	ldr	r2, [sp, #28]
 80040c2:	4621      	mov	r1, r4
 80040c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040c8:	3b30      	subs	r3, #48	@ 0x30
 80040ca:	2b09      	cmp	r3, #9
 80040cc:	d94b      	bls.n	8004166 <_vfiprintf_r+0x1a2>
 80040ce:	b1b0      	cbz	r0, 80040fe <_vfiprintf_r+0x13a>
 80040d0:	9207      	str	r2, [sp, #28]
 80040d2:	e014      	b.n	80040fe <_vfiprintf_r+0x13a>
 80040d4:	eba0 0308 	sub.w	r3, r0, r8
 80040d8:	fa09 f303 	lsl.w	r3, r9, r3
 80040dc:	4313      	orrs	r3, r2
 80040de:	46a2      	mov	sl, r4
 80040e0:	9304      	str	r3, [sp, #16]
 80040e2:	e7d2      	b.n	800408a <_vfiprintf_r+0xc6>
 80040e4:	9b03      	ldr	r3, [sp, #12]
 80040e6:	1d19      	adds	r1, r3, #4
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	9103      	str	r1, [sp, #12]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	bfbb      	ittet	lt
 80040f0:	425b      	neglt	r3, r3
 80040f2:	f042 0202 	orrlt.w	r2, r2, #2
 80040f6:	9307      	strge	r3, [sp, #28]
 80040f8:	9307      	strlt	r3, [sp, #28]
 80040fa:	bfb8      	it	lt
 80040fc:	9204      	strlt	r2, [sp, #16]
 80040fe:	7823      	ldrb	r3, [r4, #0]
 8004100:	2b2e      	cmp	r3, #46	@ 0x2e
 8004102:	d10a      	bne.n	800411a <_vfiprintf_r+0x156>
 8004104:	7863      	ldrb	r3, [r4, #1]
 8004106:	2b2a      	cmp	r3, #42	@ 0x2a
 8004108:	d132      	bne.n	8004170 <_vfiprintf_r+0x1ac>
 800410a:	9b03      	ldr	r3, [sp, #12]
 800410c:	3402      	adds	r4, #2
 800410e:	1d1a      	adds	r2, r3, #4
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	9203      	str	r2, [sp, #12]
 8004114:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004118:	9305      	str	r3, [sp, #20]
 800411a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80041e4 <_vfiprintf_r+0x220>
 800411e:	2203      	movs	r2, #3
 8004120:	4650      	mov	r0, sl
 8004122:	7821      	ldrb	r1, [r4, #0]
 8004124:	f000 fb42 	bl	80047ac <memchr>
 8004128:	b138      	cbz	r0, 800413a <_vfiprintf_r+0x176>
 800412a:	2240      	movs	r2, #64	@ 0x40
 800412c:	9b04      	ldr	r3, [sp, #16]
 800412e:	eba0 000a 	sub.w	r0, r0, sl
 8004132:	4082      	lsls	r2, r0
 8004134:	4313      	orrs	r3, r2
 8004136:	3401      	adds	r4, #1
 8004138:	9304      	str	r3, [sp, #16]
 800413a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800413e:	2206      	movs	r2, #6
 8004140:	4829      	ldr	r0, [pc, #164]	@ (80041e8 <_vfiprintf_r+0x224>)
 8004142:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004146:	f000 fb31 	bl	80047ac <memchr>
 800414a:	2800      	cmp	r0, #0
 800414c:	d03f      	beq.n	80041ce <_vfiprintf_r+0x20a>
 800414e:	4b27      	ldr	r3, [pc, #156]	@ (80041ec <_vfiprintf_r+0x228>)
 8004150:	bb1b      	cbnz	r3, 800419a <_vfiprintf_r+0x1d6>
 8004152:	9b03      	ldr	r3, [sp, #12]
 8004154:	3307      	adds	r3, #7
 8004156:	f023 0307 	bic.w	r3, r3, #7
 800415a:	3308      	adds	r3, #8
 800415c:	9303      	str	r3, [sp, #12]
 800415e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004160:	443b      	add	r3, r7
 8004162:	9309      	str	r3, [sp, #36]	@ 0x24
 8004164:	e76a      	b.n	800403c <_vfiprintf_r+0x78>
 8004166:	460c      	mov	r4, r1
 8004168:	2001      	movs	r0, #1
 800416a:	fb0c 3202 	mla	r2, ip, r2, r3
 800416e:	e7a8      	b.n	80040c2 <_vfiprintf_r+0xfe>
 8004170:	2300      	movs	r3, #0
 8004172:	f04f 0c0a 	mov.w	ip, #10
 8004176:	4619      	mov	r1, r3
 8004178:	3401      	adds	r4, #1
 800417a:	9305      	str	r3, [sp, #20]
 800417c:	4620      	mov	r0, r4
 800417e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004182:	3a30      	subs	r2, #48	@ 0x30
 8004184:	2a09      	cmp	r2, #9
 8004186:	d903      	bls.n	8004190 <_vfiprintf_r+0x1cc>
 8004188:	2b00      	cmp	r3, #0
 800418a:	d0c6      	beq.n	800411a <_vfiprintf_r+0x156>
 800418c:	9105      	str	r1, [sp, #20]
 800418e:	e7c4      	b.n	800411a <_vfiprintf_r+0x156>
 8004190:	4604      	mov	r4, r0
 8004192:	2301      	movs	r3, #1
 8004194:	fb0c 2101 	mla	r1, ip, r1, r2
 8004198:	e7f0      	b.n	800417c <_vfiprintf_r+0x1b8>
 800419a:	ab03      	add	r3, sp, #12
 800419c:	9300      	str	r3, [sp, #0]
 800419e:	462a      	mov	r2, r5
 80041a0:	4630      	mov	r0, r6
 80041a2:	4b13      	ldr	r3, [pc, #76]	@ (80041f0 <_vfiprintf_r+0x22c>)
 80041a4:	a904      	add	r1, sp, #16
 80041a6:	f3af 8000 	nop.w
 80041aa:	4607      	mov	r7, r0
 80041ac:	1c78      	adds	r0, r7, #1
 80041ae:	d1d6      	bne.n	800415e <_vfiprintf_r+0x19a>
 80041b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041b2:	07d9      	lsls	r1, r3, #31
 80041b4:	d405      	bmi.n	80041c2 <_vfiprintf_r+0x1fe>
 80041b6:	89ab      	ldrh	r3, [r5, #12]
 80041b8:	059a      	lsls	r2, r3, #22
 80041ba:	d402      	bmi.n	80041c2 <_vfiprintf_r+0x1fe>
 80041bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041be:	f7ff fde1 	bl	8003d84 <__retarget_lock_release_recursive>
 80041c2:	89ab      	ldrh	r3, [r5, #12]
 80041c4:	065b      	lsls	r3, r3, #25
 80041c6:	f53f af1f 	bmi.w	8004008 <_vfiprintf_r+0x44>
 80041ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041cc:	e71e      	b.n	800400c <_vfiprintf_r+0x48>
 80041ce:	ab03      	add	r3, sp, #12
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	462a      	mov	r2, r5
 80041d4:	4630      	mov	r0, r6
 80041d6:	4b06      	ldr	r3, [pc, #24]	@ (80041f0 <_vfiprintf_r+0x22c>)
 80041d8:	a904      	add	r1, sp, #16
 80041da:	f000 f87d 	bl	80042d8 <_printf_i>
 80041de:	e7e4      	b.n	80041aa <_vfiprintf_r+0x1e6>
 80041e0:	08004938 	.word	0x08004938
 80041e4:	0800493e 	.word	0x0800493e
 80041e8:	08004942 	.word	0x08004942
 80041ec:	00000000 	.word	0x00000000
 80041f0:	08003f9f 	.word	0x08003f9f

080041f4 <_printf_common>:
 80041f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041f8:	4616      	mov	r6, r2
 80041fa:	4698      	mov	r8, r3
 80041fc:	688a      	ldr	r2, [r1, #8]
 80041fe:	690b      	ldr	r3, [r1, #16]
 8004200:	4607      	mov	r7, r0
 8004202:	4293      	cmp	r3, r2
 8004204:	bfb8      	it	lt
 8004206:	4613      	movlt	r3, r2
 8004208:	6033      	str	r3, [r6, #0]
 800420a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800420e:	460c      	mov	r4, r1
 8004210:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004214:	b10a      	cbz	r2, 800421a <_printf_common+0x26>
 8004216:	3301      	adds	r3, #1
 8004218:	6033      	str	r3, [r6, #0]
 800421a:	6823      	ldr	r3, [r4, #0]
 800421c:	0699      	lsls	r1, r3, #26
 800421e:	bf42      	ittt	mi
 8004220:	6833      	ldrmi	r3, [r6, #0]
 8004222:	3302      	addmi	r3, #2
 8004224:	6033      	strmi	r3, [r6, #0]
 8004226:	6825      	ldr	r5, [r4, #0]
 8004228:	f015 0506 	ands.w	r5, r5, #6
 800422c:	d106      	bne.n	800423c <_printf_common+0x48>
 800422e:	f104 0a19 	add.w	sl, r4, #25
 8004232:	68e3      	ldr	r3, [r4, #12]
 8004234:	6832      	ldr	r2, [r6, #0]
 8004236:	1a9b      	subs	r3, r3, r2
 8004238:	42ab      	cmp	r3, r5
 800423a:	dc2b      	bgt.n	8004294 <_printf_common+0xa0>
 800423c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004240:	6822      	ldr	r2, [r4, #0]
 8004242:	3b00      	subs	r3, #0
 8004244:	bf18      	it	ne
 8004246:	2301      	movne	r3, #1
 8004248:	0692      	lsls	r2, r2, #26
 800424a:	d430      	bmi.n	80042ae <_printf_common+0xba>
 800424c:	4641      	mov	r1, r8
 800424e:	4638      	mov	r0, r7
 8004250:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004254:	47c8      	blx	r9
 8004256:	3001      	adds	r0, #1
 8004258:	d023      	beq.n	80042a2 <_printf_common+0xae>
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	6922      	ldr	r2, [r4, #16]
 800425e:	f003 0306 	and.w	r3, r3, #6
 8004262:	2b04      	cmp	r3, #4
 8004264:	bf14      	ite	ne
 8004266:	2500      	movne	r5, #0
 8004268:	6833      	ldreq	r3, [r6, #0]
 800426a:	f04f 0600 	mov.w	r6, #0
 800426e:	bf08      	it	eq
 8004270:	68e5      	ldreq	r5, [r4, #12]
 8004272:	f104 041a 	add.w	r4, r4, #26
 8004276:	bf08      	it	eq
 8004278:	1aed      	subeq	r5, r5, r3
 800427a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800427e:	bf08      	it	eq
 8004280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004284:	4293      	cmp	r3, r2
 8004286:	bfc4      	itt	gt
 8004288:	1a9b      	subgt	r3, r3, r2
 800428a:	18ed      	addgt	r5, r5, r3
 800428c:	42b5      	cmp	r5, r6
 800428e:	d11a      	bne.n	80042c6 <_printf_common+0xd2>
 8004290:	2000      	movs	r0, #0
 8004292:	e008      	b.n	80042a6 <_printf_common+0xb2>
 8004294:	2301      	movs	r3, #1
 8004296:	4652      	mov	r2, sl
 8004298:	4641      	mov	r1, r8
 800429a:	4638      	mov	r0, r7
 800429c:	47c8      	blx	r9
 800429e:	3001      	adds	r0, #1
 80042a0:	d103      	bne.n	80042aa <_printf_common+0xb6>
 80042a2:	f04f 30ff 	mov.w	r0, #4294967295
 80042a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042aa:	3501      	adds	r5, #1
 80042ac:	e7c1      	b.n	8004232 <_printf_common+0x3e>
 80042ae:	2030      	movs	r0, #48	@ 0x30
 80042b0:	18e1      	adds	r1, r4, r3
 80042b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80042b6:	1c5a      	adds	r2, r3, #1
 80042b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80042bc:	4422      	add	r2, r4
 80042be:	3302      	adds	r3, #2
 80042c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80042c4:	e7c2      	b.n	800424c <_printf_common+0x58>
 80042c6:	2301      	movs	r3, #1
 80042c8:	4622      	mov	r2, r4
 80042ca:	4641      	mov	r1, r8
 80042cc:	4638      	mov	r0, r7
 80042ce:	47c8      	blx	r9
 80042d0:	3001      	adds	r0, #1
 80042d2:	d0e6      	beq.n	80042a2 <_printf_common+0xae>
 80042d4:	3601      	adds	r6, #1
 80042d6:	e7d9      	b.n	800428c <_printf_common+0x98>

080042d8 <_printf_i>:
 80042d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042dc:	7e0f      	ldrb	r7, [r1, #24]
 80042de:	4691      	mov	r9, r2
 80042e0:	2f78      	cmp	r7, #120	@ 0x78
 80042e2:	4680      	mov	r8, r0
 80042e4:	460c      	mov	r4, r1
 80042e6:	469a      	mov	sl, r3
 80042e8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80042ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80042ee:	d807      	bhi.n	8004300 <_printf_i+0x28>
 80042f0:	2f62      	cmp	r7, #98	@ 0x62
 80042f2:	d80a      	bhi.n	800430a <_printf_i+0x32>
 80042f4:	2f00      	cmp	r7, #0
 80042f6:	f000 80d1 	beq.w	800449c <_printf_i+0x1c4>
 80042fa:	2f58      	cmp	r7, #88	@ 0x58
 80042fc:	f000 80b8 	beq.w	8004470 <_printf_i+0x198>
 8004300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004304:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004308:	e03a      	b.n	8004380 <_printf_i+0xa8>
 800430a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800430e:	2b15      	cmp	r3, #21
 8004310:	d8f6      	bhi.n	8004300 <_printf_i+0x28>
 8004312:	a101      	add	r1, pc, #4	@ (adr r1, 8004318 <_printf_i+0x40>)
 8004314:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004318:	08004371 	.word	0x08004371
 800431c:	08004385 	.word	0x08004385
 8004320:	08004301 	.word	0x08004301
 8004324:	08004301 	.word	0x08004301
 8004328:	08004301 	.word	0x08004301
 800432c:	08004301 	.word	0x08004301
 8004330:	08004385 	.word	0x08004385
 8004334:	08004301 	.word	0x08004301
 8004338:	08004301 	.word	0x08004301
 800433c:	08004301 	.word	0x08004301
 8004340:	08004301 	.word	0x08004301
 8004344:	08004483 	.word	0x08004483
 8004348:	080043af 	.word	0x080043af
 800434c:	0800443d 	.word	0x0800443d
 8004350:	08004301 	.word	0x08004301
 8004354:	08004301 	.word	0x08004301
 8004358:	080044a5 	.word	0x080044a5
 800435c:	08004301 	.word	0x08004301
 8004360:	080043af 	.word	0x080043af
 8004364:	08004301 	.word	0x08004301
 8004368:	08004301 	.word	0x08004301
 800436c:	08004445 	.word	0x08004445
 8004370:	6833      	ldr	r3, [r6, #0]
 8004372:	1d1a      	adds	r2, r3, #4
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	6032      	str	r2, [r6, #0]
 8004378:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800437c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004380:	2301      	movs	r3, #1
 8004382:	e09c      	b.n	80044be <_printf_i+0x1e6>
 8004384:	6833      	ldr	r3, [r6, #0]
 8004386:	6820      	ldr	r0, [r4, #0]
 8004388:	1d19      	adds	r1, r3, #4
 800438a:	6031      	str	r1, [r6, #0]
 800438c:	0606      	lsls	r6, r0, #24
 800438e:	d501      	bpl.n	8004394 <_printf_i+0xbc>
 8004390:	681d      	ldr	r5, [r3, #0]
 8004392:	e003      	b.n	800439c <_printf_i+0xc4>
 8004394:	0645      	lsls	r5, r0, #25
 8004396:	d5fb      	bpl.n	8004390 <_printf_i+0xb8>
 8004398:	f9b3 5000 	ldrsh.w	r5, [r3]
 800439c:	2d00      	cmp	r5, #0
 800439e:	da03      	bge.n	80043a8 <_printf_i+0xd0>
 80043a0:	232d      	movs	r3, #45	@ 0x2d
 80043a2:	426d      	negs	r5, r5
 80043a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043a8:	230a      	movs	r3, #10
 80043aa:	4858      	ldr	r0, [pc, #352]	@ (800450c <_printf_i+0x234>)
 80043ac:	e011      	b.n	80043d2 <_printf_i+0xfa>
 80043ae:	6821      	ldr	r1, [r4, #0]
 80043b0:	6833      	ldr	r3, [r6, #0]
 80043b2:	0608      	lsls	r0, r1, #24
 80043b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80043b8:	d402      	bmi.n	80043c0 <_printf_i+0xe8>
 80043ba:	0649      	lsls	r1, r1, #25
 80043bc:	bf48      	it	mi
 80043be:	b2ad      	uxthmi	r5, r5
 80043c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80043c2:	6033      	str	r3, [r6, #0]
 80043c4:	bf14      	ite	ne
 80043c6:	230a      	movne	r3, #10
 80043c8:	2308      	moveq	r3, #8
 80043ca:	4850      	ldr	r0, [pc, #320]	@ (800450c <_printf_i+0x234>)
 80043cc:	2100      	movs	r1, #0
 80043ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80043d2:	6866      	ldr	r6, [r4, #4]
 80043d4:	2e00      	cmp	r6, #0
 80043d6:	60a6      	str	r6, [r4, #8]
 80043d8:	db05      	blt.n	80043e6 <_printf_i+0x10e>
 80043da:	6821      	ldr	r1, [r4, #0]
 80043dc:	432e      	orrs	r6, r5
 80043de:	f021 0104 	bic.w	r1, r1, #4
 80043e2:	6021      	str	r1, [r4, #0]
 80043e4:	d04b      	beq.n	800447e <_printf_i+0x1a6>
 80043e6:	4616      	mov	r6, r2
 80043e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80043ec:	fb03 5711 	mls	r7, r3, r1, r5
 80043f0:	5dc7      	ldrb	r7, [r0, r7]
 80043f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043f6:	462f      	mov	r7, r5
 80043f8:	42bb      	cmp	r3, r7
 80043fa:	460d      	mov	r5, r1
 80043fc:	d9f4      	bls.n	80043e8 <_printf_i+0x110>
 80043fe:	2b08      	cmp	r3, #8
 8004400:	d10b      	bne.n	800441a <_printf_i+0x142>
 8004402:	6823      	ldr	r3, [r4, #0]
 8004404:	07df      	lsls	r7, r3, #31
 8004406:	d508      	bpl.n	800441a <_printf_i+0x142>
 8004408:	6923      	ldr	r3, [r4, #16]
 800440a:	6861      	ldr	r1, [r4, #4]
 800440c:	4299      	cmp	r1, r3
 800440e:	bfde      	ittt	le
 8004410:	2330      	movle	r3, #48	@ 0x30
 8004412:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004416:	f106 36ff 	addle.w	r6, r6, #4294967295
 800441a:	1b92      	subs	r2, r2, r6
 800441c:	6122      	str	r2, [r4, #16]
 800441e:	464b      	mov	r3, r9
 8004420:	4621      	mov	r1, r4
 8004422:	4640      	mov	r0, r8
 8004424:	f8cd a000 	str.w	sl, [sp]
 8004428:	aa03      	add	r2, sp, #12
 800442a:	f7ff fee3 	bl	80041f4 <_printf_common>
 800442e:	3001      	adds	r0, #1
 8004430:	d14a      	bne.n	80044c8 <_printf_i+0x1f0>
 8004432:	f04f 30ff 	mov.w	r0, #4294967295
 8004436:	b004      	add	sp, #16
 8004438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800443c:	6823      	ldr	r3, [r4, #0]
 800443e:	f043 0320 	orr.w	r3, r3, #32
 8004442:	6023      	str	r3, [r4, #0]
 8004444:	2778      	movs	r7, #120	@ 0x78
 8004446:	4832      	ldr	r0, [pc, #200]	@ (8004510 <_printf_i+0x238>)
 8004448:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	6831      	ldr	r1, [r6, #0]
 8004450:	061f      	lsls	r7, r3, #24
 8004452:	f851 5b04 	ldr.w	r5, [r1], #4
 8004456:	d402      	bmi.n	800445e <_printf_i+0x186>
 8004458:	065f      	lsls	r7, r3, #25
 800445a:	bf48      	it	mi
 800445c:	b2ad      	uxthmi	r5, r5
 800445e:	6031      	str	r1, [r6, #0]
 8004460:	07d9      	lsls	r1, r3, #31
 8004462:	bf44      	itt	mi
 8004464:	f043 0320 	orrmi.w	r3, r3, #32
 8004468:	6023      	strmi	r3, [r4, #0]
 800446a:	b11d      	cbz	r5, 8004474 <_printf_i+0x19c>
 800446c:	2310      	movs	r3, #16
 800446e:	e7ad      	b.n	80043cc <_printf_i+0xf4>
 8004470:	4826      	ldr	r0, [pc, #152]	@ (800450c <_printf_i+0x234>)
 8004472:	e7e9      	b.n	8004448 <_printf_i+0x170>
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	f023 0320 	bic.w	r3, r3, #32
 800447a:	6023      	str	r3, [r4, #0]
 800447c:	e7f6      	b.n	800446c <_printf_i+0x194>
 800447e:	4616      	mov	r6, r2
 8004480:	e7bd      	b.n	80043fe <_printf_i+0x126>
 8004482:	6833      	ldr	r3, [r6, #0]
 8004484:	6825      	ldr	r5, [r4, #0]
 8004486:	1d18      	adds	r0, r3, #4
 8004488:	6961      	ldr	r1, [r4, #20]
 800448a:	6030      	str	r0, [r6, #0]
 800448c:	062e      	lsls	r6, r5, #24
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	d501      	bpl.n	8004496 <_printf_i+0x1be>
 8004492:	6019      	str	r1, [r3, #0]
 8004494:	e002      	b.n	800449c <_printf_i+0x1c4>
 8004496:	0668      	lsls	r0, r5, #25
 8004498:	d5fb      	bpl.n	8004492 <_printf_i+0x1ba>
 800449a:	8019      	strh	r1, [r3, #0]
 800449c:	2300      	movs	r3, #0
 800449e:	4616      	mov	r6, r2
 80044a0:	6123      	str	r3, [r4, #16]
 80044a2:	e7bc      	b.n	800441e <_printf_i+0x146>
 80044a4:	6833      	ldr	r3, [r6, #0]
 80044a6:	2100      	movs	r1, #0
 80044a8:	1d1a      	adds	r2, r3, #4
 80044aa:	6032      	str	r2, [r6, #0]
 80044ac:	681e      	ldr	r6, [r3, #0]
 80044ae:	6862      	ldr	r2, [r4, #4]
 80044b0:	4630      	mov	r0, r6
 80044b2:	f000 f97b 	bl	80047ac <memchr>
 80044b6:	b108      	cbz	r0, 80044bc <_printf_i+0x1e4>
 80044b8:	1b80      	subs	r0, r0, r6
 80044ba:	6060      	str	r0, [r4, #4]
 80044bc:	6863      	ldr	r3, [r4, #4]
 80044be:	6123      	str	r3, [r4, #16]
 80044c0:	2300      	movs	r3, #0
 80044c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044c6:	e7aa      	b.n	800441e <_printf_i+0x146>
 80044c8:	4632      	mov	r2, r6
 80044ca:	4649      	mov	r1, r9
 80044cc:	4640      	mov	r0, r8
 80044ce:	6923      	ldr	r3, [r4, #16]
 80044d0:	47d0      	blx	sl
 80044d2:	3001      	adds	r0, #1
 80044d4:	d0ad      	beq.n	8004432 <_printf_i+0x15a>
 80044d6:	6823      	ldr	r3, [r4, #0]
 80044d8:	079b      	lsls	r3, r3, #30
 80044da:	d413      	bmi.n	8004504 <_printf_i+0x22c>
 80044dc:	68e0      	ldr	r0, [r4, #12]
 80044de:	9b03      	ldr	r3, [sp, #12]
 80044e0:	4298      	cmp	r0, r3
 80044e2:	bfb8      	it	lt
 80044e4:	4618      	movlt	r0, r3
 80044e6:	e7a6      	b.n	8004436 <_printf_i+0x15e>
 80044e8:	2301      	movs	r3, #1
 80044ea:	4632      	mov	r2, r6
 80044ec:	4649      	mov	r1, r9
 80044ee:	4640      	mov	r0, r8
 80044f0:	47d0      	blx	sl
 80044f2:	3001      	adds	r0, #1
 80044f4:	d09d      	beq.n	8004432 <_printf_i+0x15a>
 80044f6:	3501      	adds	r5, #1
 80044f8:	68e3      	ldr	r3, [r4, #12]
 80044fa:	9903      	ldr	r1, [sp, #12]
 80044fc:	1a5b      	subs	r3, r3, r1
 80044fe:	42ab      	cmp	r3, r5
 8004500:	dcf2      	bgt.n	80044e8 <_printf_i+0x210>
 8004502:	e7eb      	b.n	80044dc <_printf_i+0x204>
 8004504:	2500      	movs	r5, #0
 8004506:	f104 0619 	add.w	r6, r4, #25
 800450a:	e7f5      	b.n	80044f8 <_printf_i+0x220>
 800450c:	08004949 	.word	0x08004949
 8004510:	0800495a 	.word	0x0800495a

08004514 <__sflush_r>:
 8004514:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800451a:	0716      	lsls	r6, r2, #28
 800451c:	4605      	mov	r5, r0
 800451e:	460c      	mov	r4, r1
 8004520:	d454      	bmi.n	80045cc <__sflush_r+0xb8>
 8004522:	684b      	ldr	r3, [r1, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	dc02      	bgt.n	800452e <__sflush_r+0x1a>
 8004528:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800452a:	2b00      	cmp	r3, #0
 800452c:	dd48      	ble.n	80045c0 <__sflush_r+0xac>
 800452e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004530:	2e00      	cmp	r6, #0
 8004532:	d045      	beq.n	80045c0 <__sflush_r+0xac>
 8004534:	2300      	movs	r3, #0
 8004536:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800453a:	682f      	ldr	r7, [r5, #0]
 800453c:	6a21      	ldr	r1, [r4, #32]
 800453e:	602b      	str	r3, [r5, #0]
 8004540:	d030      	beq.n	80045a4 <__sflush_r+0x90>
 8004542:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004544:	89a3      	ldrh	r3, [r4, #12]
 8004546:	0759      	lsls	r1, r3, #29
 8004548:	d505      	bpl.n	8004556 <__sflush_r+0x42>
 800454a:	6863      	ldr	r3, [r4, #4]
 800454c:	1ad2      	subs	r2, r2, r3
 800454e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004550:	b10b      	cbz	r3, 8004556 <__sflush_r+0x42>
 8004552:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004554:	1ad2      	subs	r2, r2, r3
 8004556:	2300      	movs	r3, #0
 8004558:	4628      	mov	r0, r5
 800455a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800455c:	6a21      	ldr	r1, [r4, #32]
 800455e:	47b0      	blx	r6
 8004560:	1c43      	adds	r3, r0, #1
 8004562:	89a3      	ldrh	r3, [r4, #12]
 8004564:	d106      	bne.n	8004574 <__sflush_r+0x60>
 8004566:	6829      	ldr	r1, [r5, #0]
 8004568:	291d      	cmp	r1, #29
 800456a:	d82b      	bhi.n	80045c4 <__sflush_r+0xb0>
 800456c:	4a28      	ldr	r2, [pc, #160]	@ (8004610 <__sflush_r+0xfc>)
 800456e:	40ca      	lsrs	r2, r1
 8004570:	07d6      	lsls	r6, r2, #31
 8004572:	d527      	bpl.n	80045c4 <__sflush_r+0xb0>
 8004574:	2200      	movs	r2, #0
 8004576:	6062      	str	r2, [r4, #4]
 8004578:	6922      	ldr	r2, [r4, #16]
 800457a:	04d9      	lsls	r1, r3, #19
 800457c:	6022      	str	r2, [r4, #0]
 800457e:	d504      	bpl.n	800458a <__sflush_r+0x76>
 8004580:	1c42      	adds	r2, r0, #1
 8004582:	d101      	bne.n	8004588 <__sflush_r+0x74>
 8004584:	682b      	ldr	r3, [r5, #0]
 8004586:	b903      	cbnz	r3, 800458a <__sflush_r+0x76>
 8004588:	6560      	str	r0, [r4, #84]	@ 0x54
 800458a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800458c:	602f      	str	r7, [r5, #0]
 800458e:	b1b9      	cbz	r1, 80045c0 <__sflush_r+0xac>
 8004590:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004594:	4299      	cmp	r1, r3
 8004596:	d002      	beq.n	800459e <__sflush_r+0x8a>
 8004598:	4628      	mov	r0, r5
 800459a:	f7ff fbf5 	bl	8003d88 <_free_r>
 800459e:	2300      	movs	r3, #0
 80045a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80045a2:	e00d      	b.n	80045c0 <__sflush_r+0xac>
 80045a4:	2301      	movs	r3, #1
 80045a6:	4628      	mov	r0, r5
 80045a8:	47b0      	blx	r6
 80045aa:	4602      	mov	r2, r0
 80045ac:	1c50      	adds	r0, r2, #1
 80045ae:	d1c9      	bne.n	8004544 <__sflush_r+0x30>
 80045b0:	682b      	ldr	r3, [r5, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d0c6      	beq.n	8004544 <__sflush_r+0x30>
 80045b6:	2b1d      	cmp	r3, #29
 80045b8:	d001      	beq.n	80045be <__sflush_r+0xaa>
 80045ba:	2b16      	cmp	r3, #22
 80045bc:	d11d      	bne.n	80045fa <__sflush_r+0xe6>
 80045be:	602f      	str	r7, [r5, #0]
 80045c0:	2000      	movs	r0, #0
 80045c2:	e021      	b.n	8004608 <__sflush_r+0xf4>
 80045c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045c8:	b21b      	sxth	r3, r3
 80045ca:	e01a      	b.n	8004602 <__sflush_r+0xee>
 80045cc:	690f      	ldr	r7, [r1, #16]
 80045ce:	2f00      	cmp	r7, #0
 80045d0:	d0f6      	beq.n	80045c0 <__sflush_r+0xac>
 80045d2:	0793      	lsls	r3, r2, #30
 80045d4:	bf18      	it	ne
 80045d6:	2300      	movne	r3, #0
 80045d8:	680e      	ldr	r6, [r1, #0]
 80045da:	bf08      	it	eq
 80045dc:	694b      	ldreq	r3, [r1, #20]
 80045de:	1bf6      	subs	r6, r6, r7
 80045e0:	600f      	str	r7, [r1, #0]
 80045e2:	608b      	str	r3, [r1, #8]
 80045e4:	2e00      	cmp	r6, #0
 80045e6:	ddeb      	ble.n	80045c0 <__sflush_r+0xac>
 80045e8:	4633      	mov	r3, r6
 80045ea:	463a      	mov	r2, r7
 80045ec:	4628      	mov	r0, r5
 80045ee:	6a21      	ldr	r1, [r4, #32]
 80045f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80045f4:	47e0      	blx	ip
 80045f6:	2800      	cmp	r0, #0
 80045f8:	dc07      	bgt.n	800460a <__sflush_r+0xf6>
 80045fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004602:	f04f 30ff 	mov.w	r0, #4294967295
 8004606:	81a3      	strh	r3, [r4, #12]
 8004608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800460a:	4407      	add	r7, r0
 800460c:	1a36      	subs	r6, r6, r0
 800460e:	e7e9      	b.n	80045e4 <__sflush_r+0xd0>
 8004610:	20400001 	.word	0x20400001

08004614 <_fflush_r>:
 8004614:	b538      	push	{r3, r4, r5, lr}
 8004616:	690b      	ldr	r3, [r1, #16]
 8004618:	4605      	mov	r5, r0
 800461a:	460c      	mov	r4, r1
 800461c:	b913      	cbnz	r3, 8004624 <_fflush_r+0x10>
 800461e:	2500      	movs	r5, #0
 8004620:	4628      	mov	r0, r5
 8004622:	bd38      	pop	{r3, r4, r5, pc}
 8004624:	b118      	cbz	r0, 800462e <_fflush_r+0x1a>
 8004626:	6a03      	ldr	r3, [r0, #32]
 8004628:	b90b      	cbnz	r3, 800462e <_fflush_r+0x1a>
 800462a:	f7ff faa5 	bl	8003b78 <__sinit>
 800462e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0f3      	beq.n	800461e <_fflush_r+0xa>
 8004636:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004638:	07d0      	lsls	r0, r2, #31
 800463a:	d404      	bmi.n	8004646 <_fflush_r+0x32>
 800463c:	0599      	lsls	r1, r3, #22
 800463e:	d402      	bmi.n	8004646 <_fflush_r+0x32>
 8004640:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004642:	f7ff fb9e 	bl	8003d82 <__retarget_lock_acquire_recursive>
 8004646:	4628      	mov	r0, r5
 8004648:	4621      	mov	r1, r4
 800464a:	f7ff ff63 	bl	8004514 <__sflush_r>
 800464e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004650:	4605      	mov	r5, r0
 8004652:	07da      	lsls	r2, r3, #31
 8004654:	d4e4      	bmi.n	8004620 <_fflush_r+0xc>
 8004656:	89a3      	ldrh	r3, [r4, #12]
 8004658:	059b      	lsls	r3, r3, #22
 800465a:	d4e1      	bmi.n	8004620 <_fflush_r+0xc>
 800465c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800465e:	f7ff fb91 	bl	8003d84 <__retarget_lock_release_recursive>
 8004662:	e7dd      	b.n	8004620 <_fflush_r+0xc>

08004664 <__swbuf_r>:
 8004664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004666:	460e      	mov	r6, r1
 8004668:	4614      	mov	r4, r2
 800466a:	4605      	mov	r5, r0
 800466c:	b118      	cbz	r0, 8004676 <__swbuf_r+0x12>
 800466e:	6a03      	ldr	r3, [r0, #32]
 8004670:	b90b      	cbnz	r3, 8004676 <__swbuf_r+0x12>
 8004672:	f7ff fa81 	bl	8003b78 <__sinit>
 8004676:	69a3      	ldr	r3, [r4, #24]
 8004678:	60a3      	str	r3, [r4, #8]
 800467a:	89a3      	ldrh	r3, [r4, #12]
 800467c:	071a      	lsls	r2, r3, #28
 800467e:	d501      	bpl.n	8004684 <__swbuf_r+0x20>
 8004680:	6923      	ldr	r3, [r4, #16]
 8004682:	b943      	cbnz	r3, 8004696 <__swbuf_r+0x32>
 8004684:	4621      	mov	r1, r4
 8004686:	4628      	mov	r0, r5
 8004688:	f000 f82a 	bl	80046e0 <__swsetup_r>
 800468c:	b118      	cbz	r0, 8004696 <__swbuf_r+0x32>
 800468e:	f04f 37ff 	mov.w	r7, #4294967295
 8004692:	4638      	mov	r0, r7
 8004694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	6922      	ldr	r2, [r4, #16]
 800469a:	b2f6      	uxtb	r6, r6
 800469c:	1a98      	subs	r0, r3, r2
 800469e:	6963      	ldr	r3, [r4, #20]
 80046a0:	4637      	mov	r7, r6
 80046a2:	4283      	cmp	r3, r0
 80046a4:	dc05      	bgt.n	80046b2 <__swbuf_r+0x4e>
 80046a6:	4621      	mov	r1, r4
 80046a8:	4628      	mov	r0, r5
 80046aa:	f7ff ffb3 	bl	8004614 <_fflush_r>
 80046ae:	2800      	cmp	r0, #0
 80046b0:	d1ed      	bne.n	800468e <__swbuf_r+0x2a>
 80046b2:	68a3      	ldr	r3, [r4, #8]
 80046b4:	3b01      	subs	r3, #1
 80046b6:	60a3      	str	r3, [r4, #8]
 80046b8:	6823      	ldr	r3, [r4, #0]
 80046ba:	1c5a      	adds	r2, r3, #1
 80046bc:	6022      	str	r2, [r4, #0]
 80046be:	701e      	strb	r6, [r3, #0]
 80046c0:	6962      	ldr	r2, [r4, #20]
 80046c2:	1c43      	adds	r3, r0, #1
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d004      	beq.n	80046d2 <__swbuf_r+0x6e>
 80046c8:	89a3      	ldrh	r3, [r4, #12]
 80046ca:	07db      	lsls	r3, r3, #31
 80046cc:	d5e1      	bpl.n	8004692 <__swbuf_r+0x2e>
 80046ce:	2e0a      	cmp	r6, #10
 80046d0:	d1df      	bne.n	8004692 <__swbuf_r+0x2e>
 80046d2:	4621      	mov	r1, r4
 80046d4:	4628      	mov	r0, r5
 80046d6:	f7ff ff9d 	bl	8004614 <_fflush_r>
 80046da:	2800      	cmp	r0, #0
 80046dc:	d0d9      	beq.n	8004692 <__swbuf_r+0x2e>
 80046de:	e7d6      	b.n	800468e <__swbuf_r+0x2a>

080046e0 <__swsetup_r>:
 80046e0:	b538      	push	{r3, r4, r5, lr}
 80046e2:	4b29      	ldr	r3, [pc, #164]	@ (8004788 <__swsetup_r+0xa8>)
 80046e4:	4605      	mov	r5, r0
 80046e6:	6818      	ldr	r0, [r3, #0]
 80046e8:	460c      	mov	r4, r1
 80046ea:	b118      	cbz	r0, 80046f4 <__swsetup_r+0x14>
 80046ec:	6a03      	ldr	r3, [r0, #32]
 80046ee:	b90b      	cbnz	r3, 80046f4 <__swsetup_r+0x14>
 80046f0:	f7ff fa42 	bl	8003b78 <__sinit>
 80046f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046f8:	0719      	lsls	r1, r3, #28
 80046fa:	d422      	bmi.n	8004742 <__swsetup_r+0x62>
 80046fc:	06da      	lsls	r2, r3, #27
 80046fe:	d407      	bmi.n	8004710 <__swsetup_r+0x30>
 8004700:	2209      	movs	r2, #9
 8004702:	602a      	str	r2, [r5, #0]
 8004704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004708:	f04f 30ff 	mov.w	r0, #4294967295
 800470c:	81a3      	strh	r3, [r4, #12]
 800470e:	e033      	b.n	8004778 <__swsetup_r+0x98>
 8004710:	0758      	lsls	r0, r3, #29
 8004712:	d512      	bpl.n	800473a <__swsetup_r+0x5a>
 8004714:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004716:	b141      	cbz	r1, 800472a <__swsetup_r+0x4a>
 8004718:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800471c:	4299      	cmp	r1, r3
 800471e:	d002      	beq.n	8004726 <__swsetup_r+0x46>
 8004720:	4628      	mov	r0, r5
 8004722:	f7ff fb31 	bl	8003d88 <_free_r>
 8004726:	2300      	movs	r3, #0
 8004728:	6363      	str	r3, [r4, #52]	@ 0x34
 800472a:	89a3      	ldrh	r3, [r4, #12]
 800472c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004730:	81a3      	strh	r3, [r4, #12]
 8004732:	2300      	movs	r3, #0
 8004734:	6063      	str	r3, [r4, #4]
 8004736:	6923      	ldr	r3, [r4, #16]
 8004738:	6023      	str	r3, [r4, #0]
 800473a:	89a3      	ldrh	r3, [r4, #12]
 800473c:	f043 0308 	orr.w	r3, r3, #8
 8004740:	81a3      	strh	r3, [r4, #12]
 8004742:	6923      	ldr	r3, [r4, #16]
 8004744:	b94b      	cbnz	r3, 800475a <__swsetup_r+0x7a>
 8004746:	89a3      	ldrh	r3, [r4, #12]
 8004748:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800474c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004750:	d003      	beq.n	800475a <__swsetup_r+0x7a>
 8004752:	4621      	mov	r1, r4
 8004754:	4628      	mov	r0, r5
 8004756:	f000 f85c 	bl	8004812 <__smakebuf_r>
 800475a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800475e:	f013 0201 	ands.w	r2, r3, #1
 8004762:	d00a      	beq.n	800477a <__swsetup_r+0x9a>
 8004764:	2200      	movs	r2, #0
 8004766:	60a2      	str	r2, [r4, #8]
 8004768:	6962      	ldr	r2, [r4, #20]
 800476a:	4252      	negs	r2, r2
 800476c:	61a2      	str	r2, [r4, #24]
 800476e:	6922      	ldr	r2, [r4, #16]
 8004770:	b942      	cbnz	r2, 8004784 <__swsetup_r+0xa4>
 8004772:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004776:	d1c5      	bne.n	8004704 <__swsetup_r+0x24>
 8004778:	bd38      	pop	{r3, r4, r5, pc}
 800477a:	0799      	lsls	r1, r3, #30
 800477c:	bf58      	it	pl
 800477e:	6962      	ldrpl	r2, [r4, #20]
 8004780:	60a2      	str	r2, [r4, #8]
 8004782:	e7f4      	b.n	800476e <__swsetup_r+0x8e>
 8004784:	2000      	movs	r0, #0
 8004786:	e7f7      	b.n	8004778 <__swsetup_r+0x98>
 8004788:	20000018 	.word	0x20000018

0800478c <_sbrk_r>:
 800478c:	b538      	push	{r3, r4, r5, lr}
 800478e:	2300      	movs	r3, #0
 8004790:	4d05      	ldr	r5, [pc, #20]	@ (80047a8 <_sbrk_r+0x1c>)
 8004792:	4604      	mov	r4, r0
 8004794:	4608      	mov	r0, r1
 8004796:	602b      	str	r3, [r5, #0]
 8004798:	f7fc fd62 	bl	8001260 <_sbrk>
 800479c:	1c43      	adds	r3, r0, #1
 800479e:	d102      	bne.n	80047a6 <_sbrk_r+0x1a>
 80047a0:	682b      	ldr	r3, [r5, #0]
 80047a2:	b103      	cbz	r3, 80047a6 <_sbrk_r+0x1a>
 80047a4:	6023      	str	r3, [r4, #0]
 80047a6:	bd38      	pop	{r3, r4, r5, pc}
 80047a8:	2000026c 	.word	0x2000026c

080047ac <memchr>:
 80047ac:	4603      	mov	r3, r0
 80047ae:	b510      	push	{r4, lr}
 80047b0:	b2c9      	uxtb	r1, r1
 80047b2:	4402      	add	r2, r0
 80047b4:	4293      	cmp	r3, r2
 80047b6:	4618      	mov	r0, r3
 80047b8:	d101      	bne.n	80047be <memchr+0x12>
 80047ba:	2000      	movs	r0, #0
 80047bc:	e003      	b.n	80047c6 <memchr+0x1a>
 80047be:	7804      	ldrb	r4, [r0, #0]
 80047c0:	3301      	adds	r3, #1
 80047c2:	428c      	cmp	r4, r1
 80047c4:	d1f6      	bne.n	80047b4 <memchr+0x8>
 80047c6:	bd10      	pop	{r4, pc}

080047c8 <__swhatbuf_r>:
 80047c8:	b570      	push	{r4, r5, r6, lr}
 80047ca:	460c      	mov	r4, r1
 80047cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047d0:	4615      	mov	r5, r2
 80047d2:	2900      	cmp	r1, #0
 80047d4:	461e      	mov	r6, r3
 80047d6:	b096      	sub	sp, #88	@ 0x58
 80047d8:	da0c      	bge.n	80047f4 <__swhatbuf_r+0x2c>
 80047da:	89a3      	ldrh	r3, [r4, #12]
 80047dc:	2100      	movs	r1, #0
 80047de:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80047e2:	bf14      	ite	ne
 80047e4:	2340      	movne	r3, #64	@ 0x40
 80047e6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80047ea:	2000      	movs	r0, #0
 80047ec:	6031      	str	r1, [r6, #0]
 80047ee:	602b      	str	r3, [r5, #0]
 80047f0:	b016      	add	sp, #88	@ 0x58
 80047f2:	bd70      	pop	{r4, r5, r6, pc}
 80047f4:	466a      	mov	r2, sp
 80047f6:	f000 f849 	bl	800488c <_fstat_r>
 80047fa:	2800      	cmp	r0, #0
 80047fc:	dbed      	blt.n	80047da <__swhatbuf_r+0x12>
 80047fe:	9901      	ldr	r1, [sp, #4]
 8004800:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004804:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004808:	4259      	negs	r1, r3
 800480a:	4159      	adcs	r1, r3
 800480c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004810:	e7eb      	b.n	80047ea <__swhatbuf_r+0x22>

08004812 <__smakebuf_r>:
 8004812:	898b      	ldrh	r3, [r1, #12]
 8004814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004816:	079d      	lsls	r5, r3, #30
 8004818:	4606      	mov	r6, r0
 800481a:	460c      	mov	r4, r1
 800481c:	d507      	bpl.n	800482e <__smakebuf_r+0x1c>
 800481e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004822:	6023      	str	r3, [r4, #0]
 8004824:	6123      	str	r3, [r4, #16]
 8004826:	2301      	movs	r3, #1
 8004828:	6163      	str	r3, [r4, #20]
 800482a:	b003      	add	sp, #12
 800482c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800482e:	466a      	mov	r2, sp
 8004830:	ab01      	add	r3, sp, #4
 8004832:	f7ff ffc9 	bl	80047c8 <__swhatbuf_r>
 8004836:	9f00      	ldr	r7, [sp, #0]
 8004838:	4605      	mov	r5, r0
 800483a:	4639      	mov	r1, r7
 800483c:	4630      	mov	r0, r6
 800483e:	f7ff fb0d 	bl	8003e5c <_malloc_r>
 8004842:	b948      	cbnz	r0, 8004858 <__smakebuf_r+0x46>
 8004844:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004848:	059a      	lsls	r2, r3, #22
 800484a:	d4ee      	bmi.n	800482a <__smakebuf_r+0x18>
 800484c:	f023 0303 	bic.w	r3, r3, #3
 8004850:	f043 0302 	orr.w	r3, r3, #2
 8004854:	81a3      	strh	r3, [r4, #12]
 8004856:	e7e2      	b.n	800481e <__smakebuf_r+0xc>
 8004858:	89a3      	ldrh	r3, [r4, #12]
 800485a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800485e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004862:	81a3      	strh	r3, [r4, #12]
 8004864:	9b01      	ldr	r3, [sp, #4]
 8004866:	6020      	str	r0, [r4, #0]
 8004868:	b15b      	cbz	r3, 8004882 <__smakebuf_r+0x70>
 800486a:	4630      	mov	r0, r6
 800486c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004870:	f000 f81e 	bl	80048b0 <_isatty_r>
 8004874:	b128      	cbz	r0, 8004882 <__smakebuf_r+0x70>
 8004876:	89a3      	ldrh	r3, [r4, #12]
 8004878:	f023 0303 	bic.w	r3, r3, #3
 800487c:	f043 0301 	orr.w	r3, r3, #1
 8004880:	81a3      	strh	r3, [r4, #12]
 8004882:	89a3      	ldrh	r3, [r4, #12]
 8004884:	431d      	orrs	r5, r3
 8004886:	81a5      	strh	r5, [r4, #12]
 8004888:	e7cf      	b.n	800482a <__smakebuf_r+0x18>
	...

0800488c <_fstat_r>:
 800488c:	b538      	push	{r3, r4, r5, lr}
 800488e:	2300      	movs	r3, #0
 8004890:	4d06      	ldr	r5, [pc, #24]	@ (80048ac <_fstat_r+0x20>)
 8004892:	4604      	mov	r4, r0
 8004894:	4608      	mov	r0, r1
 8004896:	4611      	mov	r1, r2
 8004898:	602b      	str	r3, [r5, #0]
 800489a:	f7fc fcbb 	bl	8001214 <_fstat>
 800489e:	1c43      	adds	r3, r0, #1
 80048a0:	d102      	bne.n	80048a8 <_fstat_r+0x1c>
 80048a2:	682b      	ldr	r3, [r5, #0]
 80048a4:	b103      	cbz	r3, 80048a8 <_fstat_r+0x1c>
 80048a6:	6023      	str	r3, [r4, #0]
 80048a8:	bd38      	pop	{r3, r4, r5, pc}
 80048aa:	bf00      	nop
 80048ac:	2000026c 	.word	0x2000026c

080048b0 <_isatty_r>:
 80048b0:	b538      	push	{r3, r4, r5, lr}
 80048b2:	2300      	movs	r3, #0
 80048b4:	4d05      	ldr	r5, [pc, #20]	@ (80048cc <_isatty_r+0x1c>)
 80048b6:	4604      	mov	r4, r0
 80048b8:	4608      	mov	r0, r1
 80048ba:	602b      	str	r3, [r5, #0]
 80048bc:	f7fc fcb9 	bl	8001232 <_isatty>
 80048c0:	1c43      	adds	r3, r0, #1
 80048c2:	d102      	bne.n	80048ca <_isatty_r+0x1a>
 80048c4:	682b      	ldr	r3, [r5, #0]
 80048c6:	b103      	cbz	r3, 80048ca <_isatty_r+0x1a>
 80048c8:	6023      	str	r3, [r4, #0]
 80048ca:	bd38      	pop	{r3, r4, r5, pc}
 80048cc:	2000026c 	.word	0x2000026c

080048d0 <_init>:
 80048d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d2:	bf00      	nop
 80048d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048d6:	bc08      	pop	{r3}
 80048d8:	469e      	mov	lr, r3
 80048da:	4770      	bx	lr

080048dc <_fini>:
 80048dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048de:	bf00      	nop
 80048e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048e2:	bc08      	pop	{r3}
 80048e4:	469e      	mov	lr, r3
 80048e6:	4770      	bx	lr
