// Seed: 179677032
`timescale 1 ps / 1 ps
module module_0 (
    output uwire id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  assign id_0[1] = {1, id_1};
  logic id_4;
  logic id_5;
endmodule
