{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 14:51:43 2013 " "Info: Processing started: Tue Oct 15 14:51:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2 -c fpga1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c fpga1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exo1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exo1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exo1 " "Info: Found entity 1: exo1" {  } { { "exo1.bdf" "" { Schematic "H:/tparc/TP2/exo1/exo1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga1 " "Info: Found entity 1: fpga1" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP2/exo1/fpga1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga1 " "Info: Elaborating entity \"fpga1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "sortie0 \"S\[3..1\]\" " "Error: Width mismatch in sortie0 -- source is \"\"S\[3..1\]\"\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP2/exo1/fpga1.bdf" { { 32 744 744 48 "" "" } { 48 744 744 64 "" "" } { 64 681 744 76 "S\[3..1\]" "" } { 368 704 732 384 "S\[1\]" "" } { 472 704 732 488 "S\[2\]" "" } { 552 704 732 568 "S\[3\]" "" } { 64 681 744 76 "S\[3..1\]" "" } { 24 744 920 40 "sortie0" "" } } } }  } 0 0 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "sortie1 \"S\[3..1\]\" " "Error: Width mismatch in sortie1 -- source is \"\"S\[3..1\]\"\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP2/exo1/fpga1.bdf" { { 32 744 744 48 "" "" } { 48 744 744 64 "" "" } { 64 681 744 76 "S\[3..1\]" "" } { 368 704 732 384 "S\[1\]" "" } { 472 704 732 488 "S\[2\]" "" } { 552 704 732 568 "S\[3\]" "" } { 64 681 744 76 "S\[3..1\]" "" } { 40 744 920 56 "sortie1" "" } } } }  } 0 0 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "sortie2 \"S\[3..1\]\" " "Error: Width mismatch in sortie2 -- source is \"\"S\[3..1\]\"\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP2/exo1/fpga1.bdf" { { 32 744 744 48 "" "" } { 48 744 744 64 "" "" } { 64 681 744 76 "S\[3..1\]" "" } { 368 704 732 384 "S\[1\]" "" } { 472 704 732 488 "S\[2\]" "" } { 552 704 732 568 "S\[3\]" "" } { 64 681 744 76 "S\[3..1\]" "" } { 56 744 920 72 "sortie2" "" } } } }  } 0 0 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "X\[3..0\] \"clavier1\" " "Error: Width mismatch in X\[3..0\] -- source is \"\"clavier1\"\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP2/exo1/fpga1.bdf" { { 88 384 384 104 "" "" } { 104 384 384 120 "" "" } { 120 384 384 136 "" "" } { 120 384 431 136 "X\[3..0\]" "" } { 96 216 384 112 "clavier1" "" } } } }  } 0 0 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "X\[3..0\] \"clavier0\" " "Error: Width mismatch in X\[3..0\] -- source is \"\"clavier0\"\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP2/exo1/fpga1.bdf" { { 88 384 384 104 "" "" } { 104 384 384 120 "" "" } { 120 384 384 136 "" "" } { 120 384 431 136 "X\[3..0\]" "" } { 80 216 384 96 "clavier0" "" } } } }  } 0 0 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "X\[3..0\] \"clavier2\" " "Error: Width mismatch in X\[3..0\] -- source is \"\"clavier2\"\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP2/exo1/fpga1.bdf" { { 88 384 384 104 "" "" } { 104 384 384 120 "" "" } { 120 384 384 136 "" "" } { 120 384 431 136 "X\[3..0\]" "" } { 112 216 384 128 "clavier2" "" } } } }  } 0 0 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "X\[3..0\] \"clavier3\" " "Error: Width mismatch in X\[3..0\] -- source is \"\"clavier3\"\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP2/exo1/fpga1.bdf" { { 88 384 384 104 "" "" } { 104 384 384 120 "" "" } { 120 384 384 136 "" "" } { 120 384 431 136 "X\[3..0\]" "" } { 128 216 384 144 "clavier3" "" } } } }  } 0 0 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Error: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 15 14:51:44 2013 " "Error: Processing ended: Tue Oct 15 14:51:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
