<p> </p><div class="page view"><div class="wiki-content"><h1 id="Design/VerificationStatus07/31/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>No open issues (RTL Freeze)  </li></ul></li><li>Verification<br/><ul><li>File a HW-Arch bug related to lookup enable </li><li>Run TT debug test case, include in random regressions  </li><li>2.2 Regression pass rate 35.33%<ul><li>Resilient config failures </li></ul></li><li>2.2 regression pass rate XPROP 96.31%</li><li>OTT limit verification pending<br/><ul><li>In progress </li></ul></li><li>CCP scoreboard in NCB. <ul><li>pending feed back from Satya </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus07/31/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>Fix snoop channel to add flop when pipe stage is required (Done)</li><li>ACE FIFO depth needs to be changed to 2 (work with Satya to resolve TB sync)</li></ul></li><li>Verification<br/><ul><li>2.2 regression pass rate 98.60%<br/><ul><li>Isolation mode failures: 3 checker issues fixed.</li><li>Heart beat failures</li></ul></li><li>OTT limit verification in progress (testing on 5% test cases)<ul><li>throttle_coh randomization pending</li><li>Mask testing pending </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus07/31/2017-LLC:">LLC:</h1><ul><li>RTL<ul><li>Scratchpad as a configurable way based solution.</li><li>working on Micro Arch </li></ul></li><li>Verification<br/><ul><li>N/A</li></ul></li></ul><h1 id="Design/VerificationStatus07/31/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>Unoptflat 1 bug pending </li><li>DMI Freeze mode </li></ul></li><li>Verification<br/><ul><li>CCP SB integration done </li><li>2.2 regression pass rate 90.95%<br/><ul><li>resiliency fixes pending </li></ul></li><li>Oski assertion integration pending, Oski fix needed. </li></ul></li></ul><h1 id="Design/VerificationStatus07/31/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>Address bit ECC fixes pending </li></ul></li><li>Verification<ul><li>random interface error injection and correction verification</li><li>un-correctable error verification pending </li><li>BIST verification done  </li><li>Block level testing pending ETA Wednesday  08/02</li><li>System level testing pending ETA Friday 08/04</li></ul></li></ul><h1 id="Design/VerificationStatus07/31/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>File 2 documentation and one RTL bug regarding way block</li><li>Timing violations that might need to be fixed (in progress)</li></ul></li><li>Verification<ul><li>2.2 Regression pass rate 98%<ul><li>2 signatures for power test</li><li>resiliency related failures </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus07/31/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>NRU bypass fix File a JIRA bug. issue found by Oski</li></ul></li><li>Verification<br/><ul><li>Bring up the CCP checker on multiple NCB in progress.  </li></ul></li></ul><h1 id="Design/VerificationStatus07/31/2017-System">System</h1><ul><li>RTL<br/><ul><li>Synthesis <br/><ul><li>working on standalone synthesis automation for 3.0<ul><li>currently in testing </li></ul></li><li>DCE violating 100ps. Fix in progress</li><li>Resiliency synthesis pending </li></ul></li></ul></li><li>Verification<ul><li>2.2 Regressions <ul><li>Fsys - 55.93%<ul><li>Resiliency related compile failures </li></ul></li><li>Psys - 72.80%<ul><li>Resiliency related compile failures</li><li>Checker issues related to victim buffer and coarse vectors, fixes done</li></ul></li></ul></li></ul></li></ul></div></div>